{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651308714950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651308714956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 16:51:54 2022 " "Processing started: Sat Apr 30 16:51:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651308714956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308714956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wishbone -c wishbone " "Command: quartus_map --read_settings_files=on --write_settings_files=off wishbone -c wishbone" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308714956 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651308717023 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651308717023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wb " "Found entity 1: uart_wb" {  } { { "uart_wb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_wb.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "uart_transmitter.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_transmitter.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "uart_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_top.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tfifo " "Found entity 1: uart_tfifo" {  } { { "uart_tfifo.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_tfifo.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_sync_flops.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_sync_flops.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sync_flops " "Found entity 1: uart_sync_flops" {  } { { "uart_sync_flops.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_sync_flops.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rfifo " "Found entity 1: uart_rfifo" {  } { { "uart_rfifo.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_rfifo.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_regs " "Found entity 1: uart_regs" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_regs.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "uart_receiver.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_receiver.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file uart_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_debug_if.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_debug_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_debug_if " "Found entity 1: uart_debug_if" {  } { { "uart_debug_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_debug_if.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raminfr.v 1 1 " "Found 1 design units, including 1 entities, in source file raminfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "raminfr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/raminfr.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wishbone_bus_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wishbone_bus_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone_bus_if " "Found entity 1: wishbone_bus_if" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_top.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_top " "Found entity 1: wb_conmax_top" {  } { { "wb_conmax_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_top.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_slave_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_slave_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_slave_if " "Found entity 1: wb_conmax_slave_if" {  } { { "wb_conmax_slave_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_slave_if.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727337 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(146) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(146)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_rf.v" 146 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727345 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(147) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(147)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_rf.v" 147 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727346 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(148) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(148)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_rf.v" 148 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727346 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(149) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(149)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_rf.v" 149 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727346 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(150) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(150)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_rf.v" 150 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727346 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(151) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(151)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_rf.v" 151 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727346 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(152) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(152)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_rf.v" 152 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727346 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(153) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(153)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_rf.v" 153 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727346 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(154) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(154)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_rf.v" 154 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727346 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(155) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(155)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_rf.v" 155 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727346 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(156) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(156)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_rf.v" 156 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727346 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(157) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(157)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_rf.v" 157 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727346 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(158) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(158)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_rf.v" 158 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727346 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(159) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(159)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_rf.v" 159 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727346 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(160) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(160)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_rf.v" 160 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727346 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(161) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(161)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_rf.v" 161 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_rf " "Found entity 1: wb_conmax_rf" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_rf.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_pri_enc.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_pri_enc.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_pri_enc " "Found entity 1: wb_conmax_pri_enc" {  } { { "wb_conmax_pri_enc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_pri_enc.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_pri_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_pri_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_pri_dec " "Found entity 1: wb_conmax_pri_dec" {  } { { "wb_conmax_pri_dec.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_pri_dec.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_msel.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_msel.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_msel " "Found entity 1: wb_conmax_msel" {  } { { "wb_conmax_msel.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_msel.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_master_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_master_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_master_if " "Found entity 1: wb_conmax_master_if" {  } { { "wb_conmax_master_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_master_if.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file wb_conmax_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_arb.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_arb.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_arb " "Found entity 1: wb_conmax_arb" {  } { { "wb_conmax_arb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_arb.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/regfile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openmips_min_sopc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file openmips_min_sopc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips_min_sopc_tb " "Found entity 1: openmips_min_sopc_tb" {  } { { "openmips_min_sopc_tb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips_min_sopc_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openmips_min_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file openmips_min_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips_min_sopc " "Found entity 1: openmips_min_sopc" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips_min_sopc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openmips.v 1 1 " "Found 1 design units, including 1 entities, in source file openmips.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips " "Found entity 1: openmips" {  } { { "openmips.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "mem_wb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem_wb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom " "Found entity 1: inst_rom" {  } { { "inst_rom.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/inst_rom.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 1 1 " "Found 1 design units, including 1 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 id " "Found entity 1: id" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio_top.v 1 1 " "Found 1 design units, including 1 entities, in source file gpio_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_top " "Found entity 1: gpio_top" {  } { { "gpio_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/gpio_top.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file gpio_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex.v 1 1 " "Found 1 design units, including 1 entities, in source file ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex " "Found entity 1: ex" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727672 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div.v(28) " "Verilog HDL information at div.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "div.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/div.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651308727684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/div.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "defines.v 0 0 " "Found 0 design units, including 0 entities, in source file defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file data_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_ram " "Found entity 1: data_ram" {  } { { "data_ram.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/data_ram.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csr.v 1 1 " "Found 1 design units, including 1 entities, in source file csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr " "Found entity 1: csr" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_rom_.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_rom_.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom_ " "Found entity 1: inst_rom_" {  } { { "inst_rom_.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/inst_rom_.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727769 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "priority plic.v(35) " "Verilog HDL Declaration warning at plic.v(35): \"priority\" is SystemVerilog-2005 keyword" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 35 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1651308727781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plic.v 1 1 " "Found 1 design units, including 1 entities, in source file plic.v" { { "Info" "ISGN_ENTITY_NAME" "1 plic " "Found entity 1: plic" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clint.v 1 1 " "Found 1 design units, including 1 entities, in source file clint.v" { { "Info" "ISGN_ENTITY_NAME" "1 clint " "Found entity 1: clint" {  } { { "clint.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/clint.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308727803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308727803 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_overrun uart_regs.v(400) " "Verilog HDL Implicit Net warning at uart_regs.v(400): created implicit net for \"rf_overrun\"" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_regs.v" 400 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308727805 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_push_pulse uart_regs.v(400) " "Verilog HDL Implicit Net warning at uart_regs.v(400): created implicit net for \"rf_push_pulse\"" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_regs.v" 400 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308727805 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "openmips_min_sopc " "Elaborating entity \"openmips_min_sopc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651308728635 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sdram_init_done openmips_min_sopc.v(111) " "Verilog HDL warning at openmips_min_sopc.v(111): object sdram_init_done used but never assigned" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips_min_sopc.v" 111 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651308728643 "|openmips_min_sopc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sdram_init_done 0 openmips_min_sopc.v(111) " "Net \"sdram_init_done\" at openmips_min_sopc.v(111) has no driver or initial value, using a default initial value '0'" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips_min_sopc.v" 111 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651308728654 "|openmips_min_sopc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "openmips openmips:openmips0 " "Elaborating entity \"openmips\" for hierarchy \"openmips:openmips0\"" {  } { { "openmips_min_sopc.v" "openmips0" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips_min_sopc.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308728706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg openmips:openmips0\|pc_reg:pc_reg0 " "Elaborating entity \"pc_reg\" for hierarchy \"openmips:openmips0\|pc_reg:pc_reg0\"" {  } { { "openmips.v" "pc_reg0" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308728762 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hold_branch_target_address pc_reg.v(28) " "Verilog HDL Always Construct warning at pc_reg.v(28): inferring latch(es) for variable \"hold_branch_target_address\", which holds its previous value in one or more paths through the always construct" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651308728762 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "need_branch pc_reg.v(28) " "Verilog HDL Always Construct warning at pc_reg.v(28): inferring latch(es) for variable \"need_branch\", which holds its previous value in one or more paths through the always construct" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651308728763 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "need_branch pc_reg.v(36) " "Inferred latch for \"need_branch\" at pc_reg.v(36)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728765 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[0\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[0\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728765 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[1\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[1\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728765 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[2\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[2\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728765 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[3\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[3\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728765 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[4\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[4\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728765 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[5\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[5\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728765 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[6\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[6\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728765 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[7\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[7\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728765 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[8\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[8\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728766 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[9\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[9\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728766 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[10\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[10\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728766 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[11\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[11\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728766 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[12\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[12\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728766 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[13\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[13\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728766 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[14\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[14\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728766 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[15\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[15\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728766 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[16\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[16\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728766 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[17\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[17\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728766 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[18\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[18\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728766 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[19\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[19\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728766 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[20\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[20\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728766 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[21\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[21\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728766 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[22\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[22\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728766 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[23\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[23\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728766 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[24\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[24\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728766 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[25\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[25\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728766 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[26\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[26\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728766 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[27\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[27\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728766 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[28\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[28\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728767 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[29\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[29\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728767 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[30\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[30\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728767 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[31\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[31\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728767 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id openmips:openmips0\|if_id:if_id0 " "Elaborating entity \"if_id\" for hierarchy \"openmips:openmips0\|if_id:if_id0\"" {  } { { "openmips.v" "if_id0" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308728787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id openmips:openmips0\|id:id0 " "Elaborating entity \"id\" for hierarchy \"openmips:openmips0\|id:id0\"" {  } { { "openmips.v" "id0" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308728807 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "id.v(579) " "Verilog HDL Case Statement warning at id.v(579): incomplete case statement has no default case item" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 579 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651308728813 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "id.v(669) " "Verilog HDL Case Statement warning at id.v(669): incomplete case statement has no default case item" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 669 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651308728814 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "excepttype_is_ecall id.v(100) " "Verilog HDL Always Construct warning at id.v(100): inferring latch(es) for variable \"excepttype_is_ecall\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651308728818 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "excepttype_is_mret id.v(100) " "Verilog HDL Always Construct warning at id.v(100): inferring latch(es) for variable \"excepttype_is_mret\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651308728818 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg1_o id.v(778) " "Verilog HDL Always Construct warning at id.v(778): inferring latch(es) for variable \"reg1_o\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651308728818 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg2_o id.v(804) " "Verilog HDL Always Construct warning at id.v(804): inferring latch(es) for variable \"reg2_o\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651308728819 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[0\] id.v(804) " "Inferred latch for \"reg2_o\[0\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728826 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[1\] id.v(804) " "Inferred latch for \"reg2_o\[1\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728826 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[2\] id.v(804) " "Inferred latch for \"reg2_o\[2\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728826 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[3\] id.v(804) " "Inferred latch for \"reg2_o\[3\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728826 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[4\] id.v(804) " "Inferred latch for \"reg2_o\[4\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728826 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[5\] id.v(804) " "Inferred latch for \"reg2_o\[5\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728826 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[6\] id.v(804) " "Inferred latch for \"reg2_o\[6\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728826 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[7\] id.v(804) " "Inferred latch for \"reg2_o\[7\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728826 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[8\] id.v(804) " "Inferred latch for \"reg2_o\[8\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728826 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[9\] id.v(804) " "Inferred latch for \"reg2_o\[9\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728826 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[10\] id.v(804) " "Inferred latch for \"reg2_o\[10\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728826 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[11\] id.v(804) " "Inferred latch for \"reg2_o\[11\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728826 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[12\] id.v(804) " "Inferred latch for \"reg2_o\[12\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728826 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[13\] id.v(804) " "Inferred latch for \"reg2_o\[13\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728826 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[14\] id.v(804) " "Inferred latch for \"reg2_o\[14\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728826 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[15\] id.v(804) " "Inferred latch for \"reg2_o\[15\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728827 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[16\] id.v(804) " "Inferred latch for \"reg2_o\[16\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728827 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[17\] id.v(804) " "Inferred latch for \"reg2_o\[17\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728827 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[18\] id.v(804) " "Inferred latch for \"reg2_o\[18\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728827 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[19\] id.v(804) " "Inferred latch for \"reg2_o\[19\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728827 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[20\] id.v(804) " "Inferred latch for \"reg2_o\[20\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728827 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[21\] id.v(804) " "Inferred latch for \"reg2_o\[21\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728827 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[22\] id.v(804) " "Inferred latch for \"reg2_o\[22\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728827 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[23\] id.v(804) " "Inferred latch for \"reg2_o\[23\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728827 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[24\] id.v(804) " "Inferred latch for \"reg2_o\[24\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728827 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[25\] id.v(804) " "Inferred latch for \"reg2_o\[25\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728827 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[26\] id.v(804) " "Inferred latch for \"reg2_o\[26\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728827 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[27\] id.v(804) " "Inferred latch for \"reg2_o\[27\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728827 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[28\] id.v(804) " "Inferred latch for \"reg2_o\[28\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728827 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[29\] id.v(804) " "Inferred latch for \"reg2_o\[29\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728827 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[30\] id.v(804) " "Inferred latch for \"reg2_o\[30\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728827 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[31\] id.v(804) " "Inferred latch for \"reg2_o\[31\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728828 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[0\] id.v(778) " "Inferred latch for \"reg1_o\[0\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728828 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[1\] id.v(778) " "Inferred latch for \"reg1_o\[1\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728828 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[2\] id.v(778) " "Inferred latch for \"reg1_o\[2\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728828 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[3\] id.v(778) " "Inferred latch for \"reg1_o\[3\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728828 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[4\] id.v(778) " "Inferred latch for \"reg1_o\[4\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728828 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[5\] id.v(778) " "Inferred latch for \"reg1_o\[5\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728828 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[6\] id.v(778) " "Inferred latch for \"reg1_o\[6\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728828 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[7\] id.v(778) " "Inferred latch for \"reg1_o\[7\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728828 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[8\] id.v(778) " "Inferred latch for \"reg1_o\[8\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728828 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[9\] id.v(778) " "Inferred latch for \"reg1_o\[9\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728828 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[10\] id.v(778) " "Inferred latch for \"reg1_o\[10\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728828 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[11\] id.v(778) " "Inferred latch for \"reg1_o\[11\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728828 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[12\] id.v(778) " "Inferred latch for \"reg1_o\[12\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728828 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[13\] id.v(778) " "Inferred latch for \"reg1_o\[13\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728828 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[14\] id.v(778) " "Inferred latch for \"reg1_o\[14\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728829 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[15\] id.v(778) " "Inferred latch for \"reg1_o\[15\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728829 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[16\] id.v(778) " "Inferred latch for \"reg1_o\[16\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728829 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[17\] id.v(778) " "Inferred latch for \"reg1_o\[17\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728829 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[18\] id.v(778) " "Inferred latch for \"reg1_o\[18\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728829 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[19\] id.v(778) " "Inferred latch for \"reg1_o\[19\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728829 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[20\] id.v(778) " "Inferred latch for \"reg1_o\[20\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728829 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[21\] id.v(778) " "Inferred latch for \"reg1_o\[21\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728829 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[22\] id.v(778) " "Inferred latch for \"reg1_o\[22\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728829 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[23\] id.v(778) " "Inferred latch for \"reg1_o\[23\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728829 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[24\] id.v(778) " "Inferred latch for \"reg1_o\[24\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728829 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[25\] id.v(778) " "Inferred latch for \"reg1_o\[25\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728829 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[26\] id.v(778) " "Inferred latch for \"reg1_o\[26\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728829 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[27\] id.v(778) " "Inferred latch for \"reg1_o\[27\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728829 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[28\] id.v(778) " "Inferred latch for \"reg1_o\[28\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728830 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[29\] id.v(778) " "Inferred latch for \"reg1_o\[29\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728830 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[30\] id.v(778) " "Inferred latch for \"reg1_o\[30\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728830 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[31\] id.v(778) " "Inferred latch for \"reg1_o\[31\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728830 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "excepttype_is_mret id.v(100) " "Inferred latch for \"excepttype_is_mret\" at id.v(100)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728830 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "excepttype_is_ecall id.v(100) " "Inferred latch for \"excepttype_is_ecall\" at id.v(100)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728830 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile openmips:openmips0\|regfile:regfile1 " "Elaborating entity \"regfile\" for hierarchy \"openmips:openmips0\|regfile:regfile1\"" {  } { { "openmips.v" "regfile1" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308728867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex openmips:openmips0\|id_ex:id_ex0 " "Elaborating entity \"id_ex\" for hierarchy \"openmips:openmips0\|id_ex:id_ex0\"" {  } { { "openmips.v" "id_ex0" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308728886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex openmips:openmips0\|ex:ex0 " "Elaborating entity \"ex\" for hierarchy \"openmips:openmips0\|ex:ex0\"" {  } { { "openmips.v" "ex0" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308728921 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg1_i_not ex.v(68) " "Verilog HDL or VHDL warning at ex.v(68): object \"reg1_i_not\" assigned a value but never read" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651308728922 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ov_sum ex.v(70) " "Verilog HDL or VHDL warning at ex.v(70): object \"ov_sum\" assigned a value but never read" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651308728922 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "trapassert ex.v(118) " "Verilog HDL Always Construct warning at ex.v(118): inferring latch(es) for variable \"trapassert\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 118 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651308728924 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "logicout ex.v(127) " "Verilog HDL Always Construct warning at ex.v(127): inferring latch(es) for variable \"logicout\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651308728927 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "arithmeticres ex.v(127) " "Verilog HDL Always Construct warning at ex.v(127): inferring latch(es) for variable \"arithmeticres\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651308728927 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "moveres ex.v(258) " "Verilog HDL Always Construct warning at ex.v(258): inferring latch(es) for variable \"moveres\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651308728937 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "csr_reg_data_o ex.v(258) " "Verilog HDL Always Construct warning at ex.v(258): inferring latch(es) for variable \"csr_reg_data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651308728937 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "csr_reg_read_addr_o ex.v(258) " "Verilog HDL Always Construct warning at ex.v(258): inferring latch(es) for variable \"csr_reg_read_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651308728937 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ex.v(319) " "Verilog HDL Case Statement warning at ex.v(319): incomplete case statement has no default case item" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 319 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651308728937 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ex.v(335) " "Verilog HDL Case Statement warning at ex.v(335): incomplete case statement has no default case item" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 335 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651308728938 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ex.v(345) " "Verilog HDL Case Statement warning at ex.v(345): incomplete case statement has no default case item" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 345 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651308728940 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wdata_o ex.v(315) " "Verilog HDL Always Construct warning at ex.v(315): inferring latch(es) for variable \"wdata_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651308728941 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[0\] ex.v(315) " "Inferred latch for \"wdata_o\[0\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728954 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[1\] ex.v(315) " "Inferred latch for \"wdata_o\[1\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728954 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[2\] ex.v(315) " "Inferred latch for \"wdata_o\[2\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728954 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[3\] ex.v(315) " "Inferred latch for \"wdata_o\[3\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728954 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[4\] ex.v(315) " "Inferred latch for \"wdata_o\[4\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728955 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[5\] ex.v(315) " "Inferred latch for \"wdata_o\[5\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728955 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[6\] ex.v(315) " "Inferred latch for \"wdata_o\[6\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728955 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[7\] ex.v(315) " "Inferred latch for \"wdata_o\[7\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728955 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[8\] ex.v(315) " "Inferred latch for \"wdata_o\[8\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728955 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[9\] ex.v(315) " "Inferred latch for \"wdata_o\[9\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728955 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[10\] ex.v(315) " "Inferred latch for \"wdata_o\[10\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728955 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[11\] ex.v(315) " "Inferred latch for \"wdata_o\[11\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728955 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[12\] ex.v(315) " "Inferred latch for \"wdata_o\[12\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728955 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[13\] ex.v(315) " "Inferred latch for \"wdata_o\[13\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728955 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[14\] ex.v(315) " "Inferred latch for \"wdata_o\[14\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728955 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[15\] ex.v(315) " "Inferred latch for \"wdata_o\[15\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728955 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[16\] ex.v(315) " "Inferred latch for \"wdata_o\[16\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728955 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[17\] ex.v(315) " "Inferred latch for \"wdata_o\[17\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728956 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[18\] ex.v(315) " "Inferred latch for \"wdata_o\[18\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728956 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[19\] ex.v(315) " "Inferred latch for \"wdata_o\[19\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728956 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[20\] ex.v(315) " "Inferred latch for \"wdata_o\[20\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728956 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[21\] ex.v(315) " "Inferred latch for \"wdata_o\[21\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728956 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[22\] ex.v(315) " "Inferred latch for \"wdata_o\[22\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728956 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[23\] ex.v(315) " "Inferred latch for \"wdata_o\[23\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728956 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[24\] ex.v(315) " "Inferred latch for \"wdata_o\[24\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728956 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[25\] ex.v(315) " "Inferred latch for \"wdata_o\[25\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728956 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[26\] ex.v(315) " "Inferred latch for \"wdata_o\[26\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728956 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[27\] ex.v(315) " "Inferred latch for \"wdata_o\[27\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728956 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[28\] ex.v(315) " "Inferred latch for \"wdata_o\[28\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728956 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[29\] ex.v(315) " "Inferred latch for \"wdata_o\[29\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728956 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[30\] ex.v(315) " "Inferred latch for \"wdata_o\[30\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728956 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[31\] ex.v(315) " "Inferred latch for \"wdata_o\[31\]\" at ex.v(315)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728957 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[0\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[0\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728957 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[1\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[1\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728957 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[2\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[2\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728957 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[3\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[3\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728957 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[4\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[4\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728957 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[5\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[5\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728957 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[6\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[6\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728957 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[7\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[7\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728957 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[8\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[8\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728957 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[9\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[9\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728957 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[10\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[10\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728957 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[11\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[11\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728957 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[0\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[0\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728957 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[1\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[1\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728957 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[2\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[2\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728957 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[3\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[3\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728957 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[4\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[4\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728957 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[5\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[5\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728957 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[6\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[6\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728958 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[7\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[7\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728958 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[8\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[8\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728958 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[9\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[9\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728958 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[10\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[10\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728958 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[11\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[11\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728958 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[12\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[12\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728958 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[13\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[13\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728958 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[14\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[14\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728958 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[15\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[15\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728958 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[16\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[16\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728958 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[17\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[17\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728958 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[18\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[18\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728958 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[19\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[19\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728958 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[20\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[20\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728958 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[21\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[21\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728958 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[22\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[22\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728958 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[23\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[23\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728958 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[24\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[24\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728959 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[25\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[25\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728959 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[26\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[26\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728959 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[27\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[27\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728959 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[28\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[28\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728959 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[29\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[29\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728959 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[30\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[30\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728959 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[31\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[31\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728959 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[0\] ex.v(258) " "Inferred latch for \"moveres\[0\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728959 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[1\] ex.v(258) " "Inferred latch for \"moveres\[1\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728959 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[2\] ex.v(258) " "Inferred latch for \"moveres\[2\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728959 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[3\] ex.v(258) " "Inferred latch for \"moveres\[3\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728959 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[4\] ex.v(258) " "Inferred latch for \"moveres\[4\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728959 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[5\] ex.v(258) " "Inferred latch for \"moveres\[5\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728959 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[6\] ex.v(258) " "Inferred latch for \"moveres\[6\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728959 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[7\] ex.v(258) " "Inferred latch for \"moveres\[7\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728959 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[8\] ex.v(258) " "Inferred latch for \"moveres\[8\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728959 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[9\] ex.v(258) " "Inferred latch for \"moveres\[9\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728960 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[10\] ex.v(258) " "Inferred latch for \"moveres\[10\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728960 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[11\] ex.v(258) " "Inferred latch for \"moveres\[11\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728960 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[12\] ex.v(258) " "Inferred latch for \"moveres\[12\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728960 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[13\] ex.v(258) " "Inferred latch for \"moveres\[13\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728960 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[14\] ex.v(258) " "Inferred latch for \"moveres\[14\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728960 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[15\] ex.v(258) " "Inferred latch for \"moveres\[15\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728960 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[16\] ex.v(258) " "Inferred latch for \"moveres\[16\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728960 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[17\] ex.v(258) " "Inferred latch for \"moveres\[17\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728960 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[18\] ex.v(258) " "Inferred latch for \"moveres\[18\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728960 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[19\] ex.v(258) " "Inferred latch for \"moveres\[19\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728960 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[20\] ex.v(258) " "Inferred latch for \"moveres\[20\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728960 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[21\] ex.v(258) " "Inferred latch for \"moveres\[21\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728960 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[22\] ex.v(258) " "Inferred latch for \"moveres\[22\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728960 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[23\] ex.v(258) " "Inferred latch for \"moveres\[23\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728960 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[24\] ex.v(258) " "Inferred latch for \"moveres\[24\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728960 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[25\] ex.v(258) " "Inferred latch for \"moveres\[25\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728960 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[26\] ex.v(258) " "Inferred latch for \"moveres\[26\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728960 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[27\] ex.v(258) " "Inferred latch for \"moveres\[27\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728960 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[28\] ex.v(258) " "Inferred latch for \"moveres\[28\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728961 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[29\] ex.v(258) " "Inferred latch for \"moveres\[29\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728961 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[30\] ex.v(258) " "Inferred latch for \"moveres\[30\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728961 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[31\] ex.v(258) " "Inferred latch for \"moveres\[31\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728961 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[0\] ex.v(127) " "Inferred latch for \"arithmeticres\[0\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728961 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[1\] ex.v(127) " "Inferred latch for \"arithmeticres\[1\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728961 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[2\] ex.v(127) " "Inferred latch for \"arithmeticres\[2\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728961 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[3\] ex.v(127) " "Inferred latch for \"arithmeticres\[3\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728961 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[4\] ex.v(127) " "Inferred latch for \"arithmeticres\[4\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728961 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[5\] ex.v(127) " "Inferred latch for \"arithmeticres\[5\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728961 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[6\] ex.v(127) " "Inferred latch for \"arithmeticres\[6\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728961 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[7\] ex.v(127) " "Inferred latch for \"arithmeticres\[7\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728961 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[8\] ex.v(127) " "Inferred latch for \"arithmeticres\[8\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728961 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[9\] ex.v(127) " "Inferred latch for \"arithmeticres\[9\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728961 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[10\] ex.v(127) " "Inferred latch for \"arithmeticres\[10\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728961 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[11\] ex.v(127) " "Inferred latch for \"arithmeticres\[11\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728961 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[12\] ex.v(127) " "Inferred latch for \"arithmeticres\[12\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728961 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[13\] ex.v(127) " "Inferred latch for \"arithmeticres\[13\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728962 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[14\] ex.v(127) " "Inferred latch for \"arithmeticres\[14\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728962 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[15\] ex.v(127) " "Inferred latch for \"arithmeticres\[15\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728962 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[16\] ex.v(127) " "Inferred latch for \"arithmeticres\[16\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728962 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[17\] ex.v(127) " "Inferred latch for \"arithmeticres\[17\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728962 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[18\] ex.v(127) " "Inferred latch for \"arithmeticres\[18\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728962 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[19\] ex.v(127) " "Inferred latch for \"arithmeticres\[19\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728962 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[20\] ex.v(127) " "Inferred latch for \"arithmeticres\[20\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728962 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[21\] ex.v(127) " "Inferred latch for \"arithmeticres\[21\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728962 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[22\] ex.v(127) " "Inferred latch for \"arithmeticres\[22\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728962 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[23\] ex.v(127) " "Inferred latch for \"arithmeticres\[23\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728962 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[24\] ex.v(127) " "Inferred latch for \"arithmeticres\[24\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728962 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[25\] ex.v(127) " "Inferred latch for \"arithmeticres\[25\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728962 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[26\] ex.v(127) " "Inferred latch for \"arithmeticres\[26\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728962 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[27\] ex.v(127) " "Inferred latch for \"arithmeticres\[27\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728962 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[28\] ex.v(127) " "Inferred latch for \"arithmeticres\[28\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728962 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[29\] ex.v(127) " "Inferred latch for \"arithmeticres\[29\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728962 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[30\] ex.v(127) " "Inferred latch for \"arithmeticres\[30\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728962 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[31\] ex.v(127) " "Inferred latch for \"arithmeticres\[31\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728962 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[0\] ex.v(127) " "Inferred latch for \"logicout\[0\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728963 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[1\] ex.v(127) " "Inferred latch for \"logicout\[1\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728963 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[2\] ex.v(127) " "Inferred latch for \"logicout\[2\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728963 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[3\] ex.v(127) " "Inferred latch for \"logicout\[3\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728963 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[4\] ex.v(127) " "Inferred latch for \"logicout\[4\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728963 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[5\] ex.v(127) " "Inferred latch for \"logicout\[5\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728963 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[6\] ex.v(127) " "Inferred latch for \"logicout\[6\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728963 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[7\] ex.v(127) " "Inferred latch for \"logicout\[7\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728963 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[8\] ex.v(127) " "Inferred latch for \"logicout\[8\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728963 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[9\] ex.v(127) " "Inferred latch for \"logicout\[9\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728963 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[10\] ex.v(127) " "Inferred latch for \"logicout\[10\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728963 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[11\] ex.v(127) " "Inferred latch for \"logicout\[11\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728963 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[12\] ex.v(127) " "Inferred latch for \"logicout\[12\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728963 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[13\] ex.v(127) " "Inferred latch for \"logicout\[13\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728963 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[14\] ex.v(127) " "Inferred latch for \"logicout\[14\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728963 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[15\] ex.v(127) " "Inferred latch for \"logicout\[15\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728963 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[16\] ex.v(127) " "Inferred latch for \"logicout\[16\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728963 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[17\] ex.v(127) " "Inferred latch for \"logicout\[17\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728963 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[18\] ex.v(127) " "Inferred latch for \"logicout\[18\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728963 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[19\] ex.v(127) " "Inferred latch for \"logicout\[19\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728963 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[20\] ex.v(127) " "Inferred latch for \"logicout\[20\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728963 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[21\] ex.v(127) " "Inferred latch for \"logicout\[21\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728963 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[22\] ex.v(127) " "Inferred latch for \"logicout\[22\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728963 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[23\] ex.v(127) " "Inferred latch for \"logicout\[23\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728963 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[24\] ex.v(127) " "Inferred latch for \"logicout\[24\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728963 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[25\] ex.v(127) " "Inferred latch for \"logicout\[25\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728963 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[26\] ex.v(127) " "Inferred latch for \"logicout\[26\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728963 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[27\] ex.v(127) " "Inferred latch for \"logicout\[27\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728963 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[28\] ex.v(127) " "Inferred latch for \"logicout\[28\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728963 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[29\] ex.v(127) " "Inferred latch for \"logicout\[29\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728963 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[30\] ex.v(127) " "Inferred latch for \"logicout\[30\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728963 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[31\] ex.v(127) " "Inferred latch for \"logicout\[31\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728963 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trapassert ex.v(118) " "Inferred latch for \"trapassert\" at ex.v(118)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308728963 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem openmips:openmips0\|ex_mem:ex_mem0 " "Elaborating entity \"ex_mem\" for hierarchy \"openmips:openmips0\|ex_mem:ex_mem0\"" {  } { { "openmips.v" "ex_mem0" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308729066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem openmips:openmips0\|mem:mem0 " "Elaborating entity \"mem\" for hierarchy \"openmips:openmips0\|mem:mem0\"" {  } { { "openmips.v" "mem0" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308729103 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero32 mem.v(66) " "Verilog HDL or VHDL warning at mem.v(66): object \"zero32\" assigned a value but never read" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651308729104 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_mip mem.v(71) " "Verilog HDL or VHDL warning at mem.v(71): object \"csr_mip\" assigned a value but never read" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651308729104 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mem.v(116) " "Verilog HDL Case Statement warning at mem.v(116): incomplete case statement has no default case item" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 116 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651308729106 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_data_o mem.v(90) " "Verilog HDL Always Construct warning at mem.v(90): inferring latch(es) for variable \"mem_data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651308729110 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[0\] mem.v(90) " "Inferred latch for \"mem_data_o\[0\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729117 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[1\] mem.v(90) " "Inferred latch for \"mem_data_o\[1\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729117 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[2\] mem.v(90) " "Inferred latch for \"mem_data_o\[2\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729117 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[3\] mem.v(90) " "Inferred latch for \"mem_data_o\[3\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729117 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[4\] mem.v(90) " "Inferred latch for \"mem_data_o\[4\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729117 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[5\] mem.v(90) " "Inferred latch for \"mem_data_o\[5\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729117 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[6\] mem.v(90) " "Inferred latch for \"mem_data_o\[6\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729117 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[7\] mem.v(90) " "Inferred latch for \"mem_data_o\[7\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729117 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[8\] mem.v(90) " "Inferred latch for \"mem_data_o\[8\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729117 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[9\] mem.v(90) " "Inferred latch for \"mem_data_o\[9\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729117 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[10\] mem.v(90) " "Inferred latch for \"mem_data_o\[10\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729117 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[11\] mem.v(90) " "Inferred latch for \"mem_data_o\[11\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729117 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[12\] mem.v(90) " "Inferred latch for \"mem_data_o\[12\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729117 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[13\] mem.v(90) " "Inferred latch for \"mem_data_o\[13\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729117 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[14\] mem.v(90) " "Inferred latch for \"mem_data_o\[14\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729117 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[15\] mem.v(90) " "Inferred latch for \"mem_data_o\[15\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729118 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[16\] mem.v(90) " "Inferred latch for \"mem_data_o\[16\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729118 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[17\] mem.v(90) " "Inferred latch for \"mem_data_o\[17\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729118 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[18\] mem.v(90) " "Inferred latch for \"mem_data_o\[18\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729118 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[19\] mem.v(90) " "Inferred latch for \"mem_data_o\[19\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729118 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[20\] mem.v(90) " "Inferred latch for \"mem_data_o\[20\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729118 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[21\] mem.v(90) " "Inferred latch for \"mem_data_o\[21\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729118 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[22\] mem.v(90) " "Inferred latch for \"mem_data_o\[22\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729118 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[23\] mem.v(90) " "Inferred latch for \"mem_data_o\[23\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729118 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[24\] mem.v(90) " "Inferred latch for \"mem_data_o\[24\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729118 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[25\] mem.v(90) " "Inferred latch for \"mem_data_o\[25\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729118 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[26\] mem.v(90) " "Inferred latch for \"mem_data_o\[26\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729118 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[27\] mem.v(90) " "Inferred latch for \"mem_data_o\[27\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729118 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[28\] mem.v(90) " "Inferred latch for \"mem_data_o\[28\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729118 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[29\] mem.v(90) " "Inferred latch for \"mem_data_o\[29\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729118 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[30\] mem.v(90) " "Inferred latch for \"mem_data_o\[30\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729118 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[31\] mem.v(90) " "Inferred latch for \"mem_data_o\[31\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729118 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb openmips:openmips0\|mem_wb:mem_wb0 " "Elaborating entity \"mem_wb\" for hierarchy \"openmips:openmips0\|mem_wb:mem_wb0\"" {  } { { "openmips.v" "mem_wb0" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308729150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl openmips:openmips0\|ctrl:ctrl0 " "Elaborating entity \"ctrl\" for hierarchy \"openmips:openmips0\|ctrl:ctrl0\"" {  } { { "openmips.v" "ctrl0" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308729174 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "new_pc ctrl.v(28) " "Verilog HDL Always Construct warning at ctrl.v(28): inferring latch(es) for variable \"new_pc\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651308729175 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[0\] ctrl.v(28) " "Inferred latch for \"new_pc\[0\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729176 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[1\] ctrl.v(28) " "Inferred latch for \"new_pc\[1\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729176 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[2\] ctrl.v(28) " "Inferred latch for \"new_pc\[2\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729176 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[3\] ctrl.v(28) " "Inferred latch for \"new_pc\[3\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729176 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[4\] ctrl.v(28) " "Inferred latch for \"new_pc\[4\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729176 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[5\] ctrl.v(28) " "Inferred latch for \"new_pc\[5\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729176 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[6\] ctrl.v(28) " "Inferred latch for \"new_pc\[6\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729176 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[7\] ctrl.v(28) " "Inferred latch for \"new_pc\[7\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729176 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[8\] ctrl.v(28) " "Inferred latch for \"new_pc\[8\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729176 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[9\] ctrl.v(28) " "Inferred latch for \"new_pc\[9\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729176 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[10\] ctrl.v(28) " "Inferred latch for \"new_pc\[10\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729176 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[11\] ctrl.v(28) " "Inferred latch for \"new_pc\[11\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729176 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[12\] ctrl.v(28) " "Inferred latch for \"new_pc\[12\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729176 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[13\] ctrl.v(28) " "Inferred latch for \"new_pc\[13\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729177 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[14\] ctrl.v(28) " "Inferred latch for \"new_pc\[14\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729177 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[15\] ctrl.v(28) " "Inferred latch for \"new_pc\[15\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729177 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[16\] ctrl.v(28) " "Inferred latch for \"new_pc\[16\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729177 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[17\] ctrl.v(28) " "Inferred latch for \"new_pc\[17\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729177 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[18\] ctrl.v(28) " "Inferred latch for \"new_pc\[18\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729177 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[19\] ctrl.v(28) " "Inferred latch for \"new_pc\[19\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729177 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[20\] ctrl.v(28) " "Inferred latch for \"new_pc\[20\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729177 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[21\] ctrl.v(28) " "Inferred latch for \"new_pc\[21\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729177 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[22\] ctrl.v(28) " "Inferred latch for \"new_pc\[22\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729177 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[23\] ctrl.v(28) " "Inferred latch for \"new_pc\[23\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729177 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[24\] ctrl.v(28) " "Inferred latch for \"new_pc\[24\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729177 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[25\] ctrl.v(28) " "Inferred latch for \"new_pc\[25\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729177 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[26\] ctrl.v(28) " "Inferred latch for \"new_pc\[26\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729178 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[27\] ctrl.v(28) " "Inferred latch for \"new_pc\[27\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729178 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[28\] ctrl.v(28) " "Inferred latch for \"new_pc\[28\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729178 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[29\] ctrl.v(28) " "Inferred latch for \"new_pc\[29\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729178 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[30\] ctrl.v(28) " "Inferred latch for \"new_pc\[30\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729178 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[31\] ctrl.v(28) " "Inferred latch for \"new_pc\[31\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729178 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div openmips:openmips0\|div:div0 " "Elaborating entity \"div\" for hierarchy \"openmips:openmips0\|div:div0\"" {  } { { "openmips.v" "div0" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308729195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr openmips:openmips0\|csr:csr0 " "Elaborating entity \"csr\" for hierarchy \"openmips:openmips0\|csr:csr0\"" {  } { { "openmips.v" "csr0" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308729240 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_o csr.v(202) " "Verilog HDL Always Construct warning at csr.v(202): inferring latch(es) for variable \"data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651308729250 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[0\] csr.v(202) " "Inferred latch for \"data_o\[0\]\" at csr.v(202)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729267 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[1\] csr.v(202) " "Inferred latch for \"data_o\[1\]\" at csr.v(202)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729267 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[2\] csr.v(202) " "Inferred latch for \"data_o\[2\]\" at csr.v(202)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729267 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[3\] csr.v(202) " "Inferred latch for \"data_o\[3\]\" at csr.v(202)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729267 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[4\] csr.v(202) " "Inferred latch for \"data_o\[4\]\" at csr.v(202)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729267 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[5\] csr.v(202) " "Inferred latch for \"data_o\[5\]\" at csr.v(202)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729267 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[6\] csr.v(202) " "Inferred latch for \"data_o\[6\]\" at csr.v(202)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729267 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[7\] csr.v(202) " "Inferred latch for \"data_o\[7\]\" at csr.v(202)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729267 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[8\] csr.v(202) " "Inferred latch for \"data_o\[8\]\" at csr.v(202)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729267 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[9\] csr.v(202) " "Inferred latch for \"data_o\[9\]\" at csr.v(202)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729267 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[10\] csr.v(202) " "Inferred latch for \"data_o\[10\]\" at csr.v(202)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729267 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[11\] csr.v(202) " "Inferred latch for \"data_o\[11\]\" at csr.v(202)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729267 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[12\] csr.v(202) " "Inferred latch for \"data_o\[12\]\" at csr.v(202)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729267 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[13\] csr.v(202) " "Inferred latch for \"data_o\[13\]\" at csr.v(202)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729268 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[14\] csr.v(202) " "Inferred latch for \"data_o\[14\]\" at csr.v(202)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729268 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[15\] csr.v(202) " "Inferred latch for \"data_o\[15\]\" at csr.v(202)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729268 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[16\] csr.v(202) " "Inferred latch for \"data_o\[16\]\" at csr.v(202)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729268 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[17\] csr.v(202) " "Inferred latch for \"data_o\[17\]\" at csr.v(202)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729268 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[18\] csr.v(202) " "Inferred latch for \"data_o\[18\]\" at csr.v(202)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729268 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[19\] csr.v(202) " "Inferred latch for \"data_o\[19\]\" at csr.v(202)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729268 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[20\] csr.v(202) " "Inferred latch for \"data_o\[20\]\" at csr.v(202)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729268 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[21\] csr.v(202) " "Inferred latch for \"data_o\[21\]\" at csr.v(202)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729268 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[22\] csr.v(202) " "Inferred latch for \"data_o\[22\]\" at csr.v(202)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729268 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[23\] csr.v(202) " "Inferred latch for \"data_o\[23\]\" at csr.v(202)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729268 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[24\] csr.v(202) " "Inferred latch for \"data_o\[24\]\" at csr.v(202)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729268 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[25\] csr.v(202) " "Inferred latch for \"data_o\[25\]\" at csr.v(202)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729268 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[26\] csr.v(202) " "Inferred latch for \"data_o\[26\]\" at csr.v(202)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729268 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[27\] csr.v(202) " "Inferred latch for \"data_o\[27\]\" at csr.v(202)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729268 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[28\] csr.v(202) " "Inferred latch for \"data_o\[28\]\" at csr.v(202)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729268 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[29\] csr.v(202) " "Inferred latch for \"data_o\[29\]\" at csr.v(202)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729269 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[30\] csr.v(202) " "Inferred latch for \"data_o\[30\]\" at csr.v(202)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729269 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[31\] csr.v(202) " "Inferred latch for \"data_o\[31\]\" at csr.v(202)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729269 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_bus_if openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if " "Elaborating entity \"wishbone_bus_if\" for hierarchy \"openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\"" {  } { { "openmips.v" "dwishbone_bus_if" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308729332 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cpu_data_o wishbone_bus_if.v(112) " "Verilog HDL Always Construct warning at wishbone_bus_if.v(112): inferring latch(es) for variable \"cpu_data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651308729335 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[0\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[0\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729337 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[1\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[1\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729337 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[2\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[2\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729337 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[3\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[3\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729337 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[4\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[4\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729337 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[5\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[5\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729337 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[6\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[6\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729337 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[7\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[7\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729337 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[8\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[8\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729338 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[9\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[9\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729338 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[10\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[10\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729338 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[11\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[11\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729338 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[12\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[12\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729338 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[13\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[13\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729338 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[14\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[14\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729338 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[15\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[15\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729338 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[16\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[16\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729338 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[17\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[17\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729338 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[18\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[18\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729338 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[19\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[19\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729338 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[20\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[20\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729338 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[21\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[21\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729338 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[22\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[22\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729338 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[23\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[23\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729339 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[24\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[24\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729339 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[25\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[25\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729339 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[26\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[26\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729339 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[27\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[27\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729339 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[28\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[28\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729339 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[29\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[29\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729339 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[30\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[30\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729339 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[31\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[31\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729339 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_rom_ inst_rom_:inst_rom_0 " "Elaborating entity \"inst_rom_\" for hierarchy \"inst_rom_:inst_rom_0\"" {  } { { "openmips_min_sopc.v" "inst_rom_0" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips_min_sopc.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308729377 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wb_wr inst_rom_.v(31) " "Verilog HDL or VHDL warning at inst_rom_.v(31): object \"wb_wr\" assigned a value but never read" {  } { { "inst_rom_.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/inst_rom_.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651308729378 "|openmips_min_sopc|inst_rom_:inst_rom_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wb_rd inst_rom_.v(32) " "Verilog HDL or VHDL warning at inst_rom_.v(32): object \"wb_rd\" assigned a value but never read" {  } { { "inst_rom_.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/inst_rom_.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651308729378 "|openmips_min_sopc|inst_rom_:inst_rom_0"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "26 0 1023 inst_rom_.v(38) " "Verilog HDL warning at inst_rom_.v(38): number of words (26) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "inst_rom_.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/inst_rom_.v" 38 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1651308729385 "|openmips_min_sopc|inst_rom_:inst_rom_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.data_a 0 inst_rom_.v(36) " "Net \"inst_mem.data_a\" at inst_rom_.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom_.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/inst_rom_.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651308729409 "|openmips_min_sopc|inst_rom_:inst_rom_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.waddr_a 0 inst_rom_.v(36) " "Net \"inst_mem.waddr_a\" at inst_rom_.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom_.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/inst_rom_.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651308729409 "|openmips_min_sopc|inst_rom_:inst_rom_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.we_a 0 inst_rom_.v(36) " "Net \"inst_mem.we_a\" at inst_rom_.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom_.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/inst_rom_.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651308729409 "|openmips_min_sopc|inst_rom_:inst_rom_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_top gpio_top:gpio_top0 " "Elaborating entity \"gpio_top\" for hierarchy \"gpio_top:gpio_top0\"" {  } { { "openmips_min_sopc.v" "gpio_top0" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips_min_sopc.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308729448 ""}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "gpio_top.v(987) " "Verilog HDL Synthesis Attribute warning at gpio_top.v(987): ignoring full_case attribute on case statement with explicit default case item" {  } { { "gpio_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/gpio_top.v" 987 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1651308729480 "|openmips_min_sopc|gpio_top:gpio_top0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plic plic:plic0 " "Elaborating entity \"plic\" for hierarchy \"plic:plic0\"" {  } { { "openmips_min_sopc.v" "plic0" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips_min_sopc.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308729492 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "irq plic.v(78) " "Verilog HDL Always Construct warning at plic.v(78): inferring latch(es) for variable \"irq\", which holds its previous value in one or more paths through the always construct" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651308729500 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[0\] plic.v(78) " "Inferred latch for \"irq\[0\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729510 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[1\] plic.v(78) " "Inferred latch for \"irq\[1\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729510 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[2\] plic.v(78) " "Inferred latch for \"irq\[2\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729510 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[3\] plic.v(78) " "Inferred latch for \"irq\[3\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729510 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[4\] plic.v(78) " "Inferred latch for \"irq\[4\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729510 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[5\] plic.v(78) " "Inferred latch for \"irq\[5\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729510 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[6\] plic.v(78) " "Inferred latch for \"irq\[6\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729511 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[7\] plic.v(78) " "Inferred latch for \"irq\[7\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729511 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[8\] plic.v(78) " "Inferred latch for \"irq\[8\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729511 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[9\] plic.v(78) " "Inferred latch for \"irq\[9\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729511 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[10\] plic.v(78) " "Inferred latch for \"irq\[10\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729511 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[11\] plic.v(78) " "Inferred latch for \"irq\[11\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729511 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[12\] plic.v(78) " "Inferred latch for \"irq\[12\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729511 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[13\] plic.v(78) " "Inferred latch for \"irq\[13\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729511 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[14\] plic.v(78) " "Inferred latch for \"irq\[14\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729511 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[15\] plic.v(78) " "Inferred latch for \"irq\[15\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729511 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[16\] plic.v(78) " "Inferred latch for \"irq\[16\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729512 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[17\] plic.v(78) " "Inferred latch for \"irq\[17\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729512 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[18\] plic.v(78) " "Inferred latch for \"irq\[18\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729512 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[19\] plic.v(78) " "Inferred latch for \"irq\[19\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729512 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[20\] plic.v(78) " "Inferred latch for \"irq\[20\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729512 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[21\] plic.v(78) " "Inferred latch for \"irq\[21\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729512 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[22\] plic.v(78) " "Inferred latch for \"irq\[22\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729512 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[23\] plic.v(78) " "Inferred latch for \"irq\[23\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729512 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[24\] plic.v(78) " "Inferred latch for \"irq\[24\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729512 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[25\] plic.v(78) " "Inferred latch for \"irq\[25\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729512 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[26\] plic.v(78) " "Inferred latch for \"irq\[26\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729512 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[27\] plic.v(78) " "Inferred latch for \"irq\[27\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729512 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[28\] plic.v(78) " "Inferred latch for \"irq\[28\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729512 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[29\] plic.v(78) " "Inferred latch for \"irq\[29\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729512 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[30\] plic.v(78) " "Inferred latch for \"irq\[30\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729513 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[31\] plic.v(78) " "Inferred latch for \"irq\[31\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729513 "|openmips_min_sopc|plic:plic0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clint clint:clint0 " "Elaborating entity \"clint\" for hierarchy \"clint:clint0\"" {  } { { "openmips_min_sopc.v" "clint0" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips_min_sopc.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308729568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top uart_top:uart_top0 " "Elaborating entity \"uart_top\" for hierarchy \"uart_top:uart_top0\"" {  } { { "openmips_min_sopc.v" "uart_top0" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips_min_sopc.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308729625 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "(...\|uart_top) UART INFO: Data bus width is 32. Debug Interface present.\\n uart_top.v(329) " "Verilog HDL Display System Task info at uart_top.v(329): (...\|uart_top) UART INFO: Data bus width is 32. Debug Interface present.\\n" {  } { { "uart_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_top.v" 329 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729627 "|openmips_min_sopc|uart_top:uart_top0"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "(...\|uart_top) UART INFO: Doesn't have baudrate output\\n uart_top.v(334) " "Verilog HDL Display System Task info at uart_top.v(334): (...\|uart_top) UART INFO: Doesn't have baudrate output\\n" {  } { { "uart_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_top.v" 334 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308729627 "|openmips_min_sopc|uart_top:uart_top0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_wb uart_top:uart_top0\|uart_wb:wb_interface " "Elaborating entity \"uart_wb\" for hierarchy \"uart_top:uart_top0\|uart_wb:wb_interface\"" {  } { { "uart_top.v" "wb_interface" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_top.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308729630 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_wb.v(276) " "Verilog HDL Case Statement information at uart_wb.v(276): all case item expressions in this case statement are onehot" {  } { { "uart_wb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_wb.v" 276 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1651308729632 "|openmips_min_sopc|uart_top:uart_top0|uart_wb:wb_interface"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_wb.v(293) " "Verilog HDL Case Statement information at uart_wb.v(293): all case item expressions in this case statement are onehot" {  } { { "uart_wb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_wb.v" 293 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1651308729632 "|openmips_min_sopc|uart_top:uart_top0|uart_wb:wb_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_regs uart_top:uart_top0\|uart_regs:regs " "Elaborating entity \"uart_regs\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\"" {  } { { "uart_top.v" "regs" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_top.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308729668 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(611) " "Verilog HDL assignment warning at uart_regs.v(611): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_regs.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651308729682 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(623) " "Verilog HDL assignment warning at uart_regs.v(623): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_regs.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651308729682 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(634) " "Verilog HDL assignment warning at uart_regs.v(634): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_regs.v" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651308729682 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(645) " "Verilog HDL assignment warning at uart_regs.v(645): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_regs.v" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651308729682 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(656) " "Verilog HDL assignment warning at uart_regs.v(656): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_regs.v" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651308729682 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(667) " "Verilog HDL assignment warning at uart_regs.v(667): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_regs.v" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651308729682 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(678) " "Verilog HDL assignment warning at uart_regs.v(678): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_regs.v" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651308729682 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(689) " "Verilog HDL assignment warning at uart_regs.v(689): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_regs.v" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651308729682 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(698) " "Verilog HDL assignment warning at uart_regs.v(698): truncated value with size 32 to match size of target (16)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_regs.v" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651308729682 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(700) " "Verilog HDL assignment warning at uart_regs.v(700): truncated value with size 32 to match size of target (16)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_regs.v" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651308729682 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_regs.v(738) " "Verilog HDL assignment warning at uart_regs.v(738): truncated value with size 32 to match size of target (8)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_regs.v" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651308729682 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(807) " "Verilog HDL assignment warning at uart_regs.v(807): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_regs.v" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651308729682 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(814) " "Verilog HDL assignment warning at uart_regs.v(814): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_regs.v" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651308729682 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(821) " "Verilog HDL assignment warning at uart_regs.v(821): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_regs.v" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651308729682 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(828) " "Verilog HDL assignment warning at uart_regs.v(828): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_regs.v" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651308729682 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(835) " "Verilog HDL assignment warning at uart_regs.v(835): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_regs.v" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651308729682 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(846) " "Verilog HDL assignment warning at uart_regs.v(846): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_regs.v" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651308729682 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter " "Elaborating entity \"uart_transmitter\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\"" {  } { { "uart_regs.v" "transmitter" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_regs.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308729685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tfifo uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx " "Elaborating entity \"uart_tfifo\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\"" {  } { { "uart_transmitter.v" "fifo_tx" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_transmitter.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308729689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminfr uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo " "Elaborating entity \"raminfr\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\"" {  } { { "uart_tfifo.v" "tfifo" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_tfifo.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308729694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_sync_flops uart_top:uart_top0\|uart_regs:regs\|uart_sync_flops:i_uart_sync_flops " "Elaborating entity \"uart_sync_flops\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\|uart_sync_flops:i_uart_sync_flops\"" {  } { { "uart_regs.v" "i_uart_sync_flops" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_regs.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308729702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver " "Elaborating entity \"uart_receiver\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\"" {  } { { "uart_regs.v" "receiver" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_regs.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308729708 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rbit_in uart_receiver.v(225) " "Verilog HDL or VHDL warning at uart_receiver.v(225): object \"rbit_in\" assigned a value but never read" {  } { { "uart_receiver.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_receiver.v" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651308729710 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rcounter16_eq_1 uart_receiver.v(258) " "Verilog HDL or VHDL warning at uart_receiver.v(258): object \"rcounter16_eq_1\" assigned a value but never read" {  } { { "uart_receiver.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_receiver.v" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651308729710 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_receiver.v(463) " "Verilog HDL assignment warning at uart_receiver.v(463): truncated value with size 32 to match size of target (8)" {  } { { "uart_receiver.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_receiver.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651308729710 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_receiver.v(479) " "Verilog HDL assignment warning at uart_receiver.v(479): truncated value with size 32 to match size of target (10)" {  } { { "uart_receiver.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_receiver.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651308729710 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs|uart_receiver:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rfifo uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx " "Elaborating entity \"uart_rfifo\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\"" {  } { { "uart_receiver.v" "fifo_rx" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_receiver.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308729714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_debug_if uart_top:uart_top0\|uart_debug_if:dbg " "Elaborating entity \"uart_debug_if\" for hierarchy \"uart_top:uart_top0\|uart_debug_if:dbg\"" {  } { { "uart_top.v" "dbg" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_top.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308729723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_top wb_conmax_top:wb_conmax_top0 " "Elaborating entity \"wb_conmax_top\" for hierarchy \"wb_conmax_top:wb_conmax_top0\"" {  } { { "openmips_min_sopc.v" "wb_conmax_top0" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips_min_sopc.v" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308729732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_master_if wb_conmax_top:wb_conmax_top0\|wb_conmax_master_if:m0 " "Elaborating entity \"wb_conmax_master_if\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_master_if:m0\"" {  } { { "wb_conmax_top.v" "m0" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_top.v" 1992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308729814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_slave_if wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0 " "Elaborating entity \"wb_conmax_slave_if\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\"" {  } { { "wb_conmax_top.v" "s0" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_top.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308729850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_arb wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_arb:arb " "Elaborating entity \"wb_conmax_arb\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_arb:arb\"" {  } { { "wb_conmax_slave_if.v" "arb" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_slave_if.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308729858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_msel wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel " "Elaborating entity \"wb_conmax_msel\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\"" {  } { { "wb_conmax_slave_if.v" "msel" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_slave_if.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308729867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_pri_enc wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc " "Elaborating entity \"wb_conmax_pri_enc\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc\"" {  } { { "wb_conmax_msel.v" "pri_enc" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_msel.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308729874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_pri_dec wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc\|wb_conmax_pri_dec:pd0 " "Elaborating entity \"wb_conmax_pri_dec\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc\|wb_conmax_pri_dec:pd0\"" {  } { { "wb_conmax_pri_enc.v" "pd0" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_pri_enc.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308729880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_rf wb_conmax_top:wb_conmax_top0\|wb_conmax_rf:rf " "Elaborating entity \"wb_conmax_rf\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_rf:rf\"" {  } { { "wb_conmax_top.v" "rf" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_top.v" 4801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308730819 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0 " "Inferred RAM node \"uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1651308736652 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0 " "Inferred RAM node \"uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1651308736653 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "openmips:openmips0\|regfile:regfile1\|regs " "RAM logic \"openmips:openmips0\|regfile:regfile1\|regs\" is uninferred due to asynchronous read logic" {  } { { "regfile.v" "regs" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/regfile.v" 25 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1651308736654 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "inst_rom_:inst_rom_0\|inst_mem " "RAM logic \"inst_rom_:inst_rom_0\|inst_mem\" is uninferred due to asynchronous read logic" {  } { { "inst_rom_.v" "inst_mem" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/inst_rom_.v" 36 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1651308736654 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1651308736654 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/db/wishbone.ram0_inst_rom__9b1afda1.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/db/wishbone.ram0_inst_rom__9b1afda1.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1651308736684 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651308743790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651308743790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651308743790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651308743790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651308743790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651308743790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651308743790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651308743790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651308743790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651308743790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651308743790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651308743790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651308743790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651308743790 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651308743790 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651308743790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651308743790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651308743790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651308743790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651308743790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651308743790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651308743790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651308743790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651308743790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651308743790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651308743790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651308743790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651308743790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651308743790 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651308743790 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651308743790 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "openmips:openmips0\|ex:ex0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"openmips:openmips0\|ex:ex0\|Mult0\"" {  } { { "ex.v" "Mult0" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 115 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651308743793 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "openmips:openmips0\|ex:ex0\|Add4 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"openmips:openmips0\|ex:ex0\|Add4\"" {  } { { "ex.v" "Add4" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 113 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651308743793 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651308743793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308744203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651308744203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651308744203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651308744203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651308744203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651308744203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651308744203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651308744203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651308744203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651308744203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651308744203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651308744203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651308744203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651308744203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651308744203 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651308744203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u9c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u9c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u9c1 " "Found entity 1: altsyncram_u9c1" {  } { { "db/altsyncram_u9c1.tdf" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/db/altsyncram_u9c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308744350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308744350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "openmips:openmips0\|ex:ex0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"openmips:openmips0\|ex:ex0\|lpm_mult:Mult0\"" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 115 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308744814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "openmips:openmips0\|ex:ex0\|lpm_mult:Mult0 " "Instantiated megafunction \"openmips:openmips0\|ex:ex0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651308744814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651308744814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651308744814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651308744814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651308744814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651308744814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651308744814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651308744814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651308744814 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 115 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651308744814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308744920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308744920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "openmips:openmips0\|ex:ex0\|lpm_add_sub:Add4 " "Elaborated megafunction instantiation \"openmips:openmips0\|ex:ex0\|lpm_add_sub:Add4\"" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 113 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308745187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "openmips:openmips0\|ex:ex0\|lpm_add_sub:Add4 " "Instantiated megafunction \"openmips:openmips0\|ex:ex0\|lpm_add_sub:Add4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651308745187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651308745187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651308745187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651308745187 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 113 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651308745187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pvi " "Found entity 1: add_sub_pvi" {  } { { "db/add_sub_pvi.tdf" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/db/add_sub_pvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651308745294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308745294 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651308746370 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1651308746438 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1651308746438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|mem:mem0\|mem_data_o\[28\] " "Latch openmips:openmips0\|mem:mem0\|mem_data_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746524 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|mem:mem0\|mem_data_o\[20\] " "Latch openmips:openmips0\|mem:mem0\|mem_data_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746525 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|mem:mem0\|mem_data_o\[12\] " "Latch openmips:openmips0\|mem:mem0\|mem_data_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746525 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|mem:mem0\|mem_data_o\[30\] " "Latch openmips:openmips0\|mem:mem0\|mem_data_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746525 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|mem:mem0\|mem_data_o\[22\] " "Latch openmips:openmips0\|mem:mem0\|mem_data_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746525 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|mem:mem0\|mem_data_o\[14\] " "Latch openmips:openmips0\|mem:mem0\|mem_data_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746525 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|mem:mem0\|mem_data_o\[8\] " "Latch openmips:openmips0\|mem:mem0\|mem_data_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746525 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|mem:mem0\|mem_data_o\[9\] " "Latch openmips:openmips0\|mem:mem0\|mem_data_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746525 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|mem:mem0\|mem_data_o\[10\] " "Latch openmips:openmips0\|mem:mem0\|mem_data_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746525 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|mem:mem0\|mem_data_o\[11\] " "Latch openmips:openmips0\|mem:mem0\|mem_data_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746525 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|mem:mem0\|mem_data_o\[13\] " "Latch openmips:openmips0\|mem:mem0\|mem_data_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746525 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|mem:mem0\|mem_data_o\[15\] " "Latch openmips:openmips0\|mem:mem0\|mem_data_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746525 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|mem:mem0\|mem_data_o\[16\] " "Latch openmips:openmips0\|mem:mem0\|mem_data_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746525 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|mem:mem0\|mem_data_o\[17\] " "Latch openmips:openmips0\|mem:mem0\|mem_data_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746526 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|mem:mem0\|mem_data_o\[18\] " "Latch openmips:openmips0\|mem:mem0\|mem_data_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746526 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|mem:mem0\|mem_data_o\[19\] " "Latch openmips:openmips0\|mem:mem0\|mem_data_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746526 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|mem:mem0\|mem_data_o\[21\] " "Latch openmips:openmips0\|mem:mem0\|mem_data_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746526 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|mem:mem0\|mem_data_o\[23\] " "Latch openmips:openmips0\|mem:mem0\|mem_data_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746526 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|mem:mem0\|mem_data_o\[24\] " "Latch openmips:openmips0\|mem:mem0\|mem_data_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746526 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|mem:mem0\|mem_data_o\[25\] " "Latch openmips:openmips0\|mem:mem0\|mem_data_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746526 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|mem:mem0\|mem_data_o\[26\] " "Latch openmips:openmips0\|mem:mem0\|mem_data_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746526 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|mem:mem0\|mem_data_o\[27\] " "Latch openmips:openmips0\|mem:mem0\|mem_data_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746526 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|mem:mem0\|mem_data_o\[29\] " "Latch openmips:openmips0\|mem:mem0\|mem_data_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746526 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|mem:mem0\|mem_data_o\[31\] " "Latch openmips:openmips0\|mem:mem0\|mem_data_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746526 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[7\] " "Latch openmips:openmips0\|ex:ex0\|csr_reg_data_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746526 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[3\] " "Latch openmips:openmips0\|ex:ex0\|csr_reg_data_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746526 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[11\] " "Latch openmips:openmips0\|ex:ex0\|csr_reg_data_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746527 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[28\] " "Latch openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746527 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[28\] " "Latch openmips:openmips0\|ctrl:ctrl0\|new_pc\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746527 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg1_o\[0\] " "Latch openmips:openmips0\|id:id0\|reg1_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[15\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[15\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746527 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg2_o\[0\] " "Latch openmips:openmips0\|id:id0\|reg2_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[20\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[20\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746527 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg1_o\[1\] " "Latch openmips:openmips0\|id:id0\|reg1_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746527 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg2_o\[1\] " "Latch openmips:openmips0\|id:id0\|reg2_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[21\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[21\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746527 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg1_o\[2\] " "Latch openmips:openmips0\|id:id0\|reg1_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[17\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[17\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746528 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg2_o\[2\] " "Latch openmips:openmips0\|id:id0\|reg2_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[22\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[22\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746528 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg1_o\[3\] " "Latch openmips:openmips0\|id:id0\|reg1_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[18\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[18\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746528 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg2_o\[3\] " "Latch openmips:openmips0\|id:id0\|reg2_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[23\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[23\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746528 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg1_o\[4\] " "Latch openmips:openmips0\|id:id0\|reg1_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[19\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[19\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746528 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg2_o\[4\] " "Latch openmips:openmips0\|id:id0\|reg2_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[2\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746528 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg1_o\[5\] " "Latch openmips:openmips0\|id:id0\|reg1_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[0\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746528 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg2_o\[5\] " "Latch openmips:openmips0\|id:id0\|reg2_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[25\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[25\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746528 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg1_o\[6\] " "Latch openmips:openmips0\|id:id0\|reg1_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[0\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746528 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg2_o\[6\] " "Latch openmips:openmips0\|id:id0\|reg2_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[26\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[26\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746529 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg1_o\[7\] " "Latch openmips:openmips0\|id:id0\|reg1_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[0\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746529 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg2_o\[7\] " "Latch openmips:openmips0\|id:id0\|reg2_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746529 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg1_o\[8\] " "Latch openmips:openmips0\|id:id0\|reg1_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[0\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746529 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg2_o\[8\] " "Latch openmips:openmips0\|id:id0\|reg2_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[28\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[28\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746529 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg1_o\[9\] " "Latch openmips:openmips0\|id:id0\|reg1_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[0\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746529 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg2_o\[9\] " "Latch openmips:openmips0\|id:id0\|reg2_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[29\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[29\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746529 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg1_o\[10\] " "Latch openmips:openmips0\|id:id0\|reg1_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[0\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746529 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg2_o\[10\] " "Latch openmips:openmips0\|id:id0\|reg2_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[30\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[30\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746529 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg1_o\[11\] " "Latch openmips:openmips0\|id:id0\|reg1_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[0\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746529 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg2_o\[11\] " "Latch openmips:openmips0\|id:id0\|reg2_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746529 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg1_o\[12\] " "Latch openmips:openmips0\|id:id0\|reg1_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[2\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746530 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg2_o\[12\] " "Latch openmips:openmips0\|id:id0\|reg2_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746530 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg1_o\[13\] " "Latch openmips:openmips0\|id:id0\|reg1_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[2\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746530 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg2_o\[13\] " "Latch openmips:openmips0\|id:id0\|reg2_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746530 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg1_o\[14\] " "Latch openmips:openmips0\|id:id0\|reg1_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[14\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[14\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746530 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg2_o\[14\] " "Latch openmips:openmips0\|id:id0\|reg2_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746530 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg1_o\[15\] " "Latch openmips:openmips0\|id:id0\|reg1_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[15\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[15\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746530 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg2_o\[15\] " "Latch openmips:openmips0\|id:id0\|reg2_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746530 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg1_o\[16\] " "Latch openmips:openmips0\|id:id0\|reg1_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746530 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg2_o\[16\] " "Latch openmips:openmips0\|id:id0\|reg2_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746530 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg1_o\[17\] " "Latch openmips:openmips0\|id:id0\|reg1_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[17\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[17\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746530 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg2_o\[17\] " "Latch openmips:openmips0\|id:id0\|reg2_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746530 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg1_o\[18\] " "Latch openmips:openmips0\|id:id0\|reg1_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[18\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[18\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746531 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg2_o\[18\] " "Latch openmips:openmips0\|id:id0\|reg2_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746531 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg1_o\[19\] " "Latch openmips:openmips0\|id:id0\|reg1_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[19\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[19\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746531 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg2_o\[19\] " "Latch openmips:openmips0\|id:id0\|reg2_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746531 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg1_o\[20\] " "Latch openmips:openmips0\|id:id0\|reg1_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[2\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746531 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg2_o\[20\] " "Latch openmips:openmips0\|id:id0\|reg2_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746531 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg1_o\[21\] " "Latch openmips:openmips0\|id:id0\|reg1_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[2\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746531 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg2_o\[21\] " "Latch openmips:openmips0\|id:id0\|reg2_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746531 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg1_o\[22\] " "Latch openmips:openmips0\|id:id0\|reg1_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[2\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746531 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg2_o\[22\] " "Latch openmips:openmips0\|id:id0\|reg2_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746531 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg1_o\[23\] " "Latch openmips:openmips0\|id:id0\|reg1_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[2\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746531 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg2_o\[23\] " "Latch openmips:openmips0\|id:id0\|reg2_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746531 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg1_o\[24\] " "Latch openmips:openmips0\|id:id0\|reg1_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[2\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746532 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg2_o\[24\] " "Latch openmips:openmips0\|id:id0\|reg2_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746532 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg1_o\[25\] " "Latch openmips:openmips0\|id:id0\|reg1_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[2\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746532 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg2_o\[25\] " "Latch openmips:openmips0\|id:id0\|reg2_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746532 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg1_o\[26\] " "Latch openmips:openmips0\|id:id0\|reg1_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[2\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746532 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg2_o\[26\] " "Latch openmips:openmips0\|id:id0\|reg2_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746532 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg1_o\[27\] " "Latch openmips:openmips0\|id:id0\|reg1_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[2\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746532 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg2_o\[27\] " "Latch openmips:openmips0\|id:id0\|reg2_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746532 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg1_o\[28\] " "Latch openmips:openmips0\|id:id0\|reg1_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[2\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746533 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg2_o\[28\] " "Latch openmips:openmips0\|id:id0\|reg2_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746533 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg1_o\[29\] " "Latch openmips:openmips0\|id:id0\|reg1_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[2\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746533 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg2_o\[29\] " "Latch openmips:openmips0\|id:id0\|reg2_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746533 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg1_o\[30\] " "Latch openmips:openmips0\|id:id0\|reg1_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[2\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746533 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg2_o\[30\] " "Latch openmips:openmips0\|id:id0\|reg2_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746533 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg2_o\[31\] " "Latch openmips:openmips0\|id:id0\|reg2_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746533 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|id:id0\|reg1_o\[31\] " "Latch openmips:openmips0\|id:id0\|reg1_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[0\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746533 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[29\] " "Latch openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746533 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[29\] " "Latch openmips:openmips0\|ctrl:ctrl0\|new_pc\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746533 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[30\] " "Latch openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746534 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[30\] " "Latch openmips:openmips0\|ctrl:ctrl0\|new_pc\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746534 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[31\] " "Latch openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746534 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[31\] " "Latch openmips:openmips0\|ctrl:ctrl0\|new_pc\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746534 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[4\] " "Latch openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746534 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[4\] " "Latch openmips:openmips0\|ctrl:ctrl0\|new_pc\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746534 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[3\] " "Latch openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746534 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[3\] " "Latch openmips:openmips0\|ctrl:ctrl0\|new_pc\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_data\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_data\[3\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746534 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[2\] " "Latch openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746534 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[2\] " "Latch openmips:openmips0\|ctrl:ctrl0\|new_pc\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746534 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[6\] " "Latch openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746534 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[6\] " "Latch openmips:openmips0\|ctrl:ctrl0\|new_pc\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746535 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[7\] " "Latch openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746535 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[7\] " "Latch openmips:openmips0\|ctrl:ctrl0\|new_pc\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_data\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_data\[7\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746535 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[1\] " "Latch openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746535 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[1\] " "Latch openmips:openmips0\|ctrl:ctrl0\|new_pc\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746535 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[0\] " "Latch openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[0\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746535 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[0\] " "Latch openmips:openmips0\|ctrl:ctrl0\|new_pc\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746535 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[5\] " "Latch openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746535 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[5\] " "Latch openmips:openmips0\|ctrl:ctrl0\|new_pc\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746535 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[24\] " "Latch openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746535 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[24\] " "Latch openmips:openmips0\|ctrl:ctrl0\|new_pc\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746535 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[25\] " "Latch openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746536 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[25\] " "Latch openmips:openmips0\|ctrl:ctrl0\|new_pc\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746536 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[26\] " "Latch openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746536 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[26\] " "Latch openmips:openmips0\|ctrl:ctrl0\|new_pc\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746536 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[27\] " "Latch openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746536 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[27\] " "Latch openmips:openmips0\|ctrl:ctrl0\|new_pc\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746536 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|csr:csr0\|data_o\[7\] " "Latch openmips:openmips0\|csr:csr0\|data_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746536 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|csr:csr0\|data_o\[3\] " "Latch openmips:openmips0\|csr:csr0\|data_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746536 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|csr:csr0\|data_o\[11\] " "Latch openmips:openmips0\|csr:csr0\|data_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746536 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[0\] " "Latch openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746536 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[1\] " "Latch openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746536 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[3\] " "Latch openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746536 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[6\] " "Latch openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746537 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[12\] " "Latch openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746537 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[13\] " "Latch openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746537 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[14\] " "Latch openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746537 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[5\] " "Latch openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746537 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[25\] " "Latch openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746537 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[26\] " "Latch openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746537 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[27\] " "Latch openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746537 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[28\] " "Latch openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746537 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[29\] " "Latch openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746537 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[30\] " "Latch openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746537 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[31\] " "Latch openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746537 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[4\] " "Latch openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746538 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[2\] " "Latch openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746538 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[15\] " "Latch openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746538 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[16\] " "Latch openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746538 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[17\] " "Latch openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746538 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[18\] " "Latch openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746538 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[19\] " "Latch openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746538 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[20\] " "Latch openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746538 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[21\] " "Latch openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746538 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[22\] " "Latch openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746538 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[23\] " "Latch openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746538 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[24\] " "Latch openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746538 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[23\] " "Latch openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746539 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[23\] " "Latch openmips:openmips0\|ctrl:ctrl0\|new_pc\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746539 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[22\] " "Latch openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746539 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[22\] " "Latch openmips:openmips0\|ctrl:ctrl0\|new_pc\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746539 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[21\] " "Latch openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746539 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[21\] " "Latch openmips:openmips0\|ctrl:ctrl0\|new_pc\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746539 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[20\] " "Latch openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746539 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[20\] " "Latch openmips:openmips0\|ctrl:ctrl0\|new_pc\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746539 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[19\] " "Latch openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746539 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[19\] " "Latch openmips:openmips0\|ctrl:ctrl0\|new_pc\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746539 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[18\] " "Latch openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746539 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[18\] " "Latch openmips:openmips0\|ctrl:ctrl0\|new_pc\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746539 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[17\] " "Latch openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746540 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[17\] " "Latch openmips:openmips0\|ctrl:ctrl0\|new_pc\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746540 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[16\] " "Latch openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746540 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[16\] " "Latch openmips:openmips0\|ctrl:ctrl0\|new_pc\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746540 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[15\] " "Latch openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746540 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[15\] " "Latch openmips:openmips0\|ctrl:ctrl0\|new_pc\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746540 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[14\] " "Latch openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746540 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[14\] " "Latch openmips:openmips0\|ctrl:ctrl0\|new_pc\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746540 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[13\] " "Latch openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746540 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[13\] " "Latch openmips:openmips0\|ctrl:ctrl0\|new_pc\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746540 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[12\] " "Latch openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746540 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[12\] " "Latch openmips:openmips0\|ctrl:ctrl0\|new_pc\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746541 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[11\] " "Latch openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746541 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[11\] " "Latch openmips:openmips0\|ctrl:ctrl0\|new_pc\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_data\[11\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_data\[11\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746541 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[10\] " "Latch openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746541 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[10\] " "Latch openmips:openmips0\|ctrl:ctrl0\|new_pc\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746541 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[9\] " "Latch openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746541 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[9\] " "Latch openmips:openmips0\|ctrl:ctrl0\|new_pc\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746541 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[8\] " "Latch openmips:openmips0\|pc_reg:pc_reg0\|hold_branch_target_address\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|if_id:if_id0\|id_inst\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|if_id:if_id0\|id_inst\[4\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746541 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[8\] " "Latch openmips:openmips0\|ctrl:ctrl0\|new_pc\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex_mem:ex_mem0\|mem_csr_reg_write_addr\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746541 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[0\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[1\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746541 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[8\] " "Latch openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746541 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[16\] " "Latch openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746541 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[24\] " "Latch openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746542 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[0\] " "Latch openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746542 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[1\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746542 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[17\] " "Latch openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746542 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[9\] " "Latch openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746542 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[25\] " "Latch openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746542 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[1\] " "Latch openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746542 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[2\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[1\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746542 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[10\] " "Latch openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746542 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[18\] " "Latch openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746542 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[26\] " "Latch openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746542 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[2\] " "Latch openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746542 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[3\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746543 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[19\] " "Latch openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746543 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[11\] " "Latch openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746543 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[27\] " "Latch openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746543 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[3\] " "Latch openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746543 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[4\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[1\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746543 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[12\] " "Latch openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746543 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[20\] " "Latch openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746543 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[28\] " "Latch openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746543 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[4\] " "Latch openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746543 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[5\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746543 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[21\] " "Latch openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746543 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[13\] " "Latch openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746543 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[29\] " "Latch openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746544 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[5\] " "Latch openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746544 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[6\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[1\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746544 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[14\] " "Latch openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746544 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[22\] " "Latch openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746544 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[30\] " "Latch openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746544 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[6\] " "Latch openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746544 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[7\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746544 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[23\] " "Latch openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746544 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[15\] " "Latch openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746545 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[31\] " "Latch openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746545 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[7\] " "Latch openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746545 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[8\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[1\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746545 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[9\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746545 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[10\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[1\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746545 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[11\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746545 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[12\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[1\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746545 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[13\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746545 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[14\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[1\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746545 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[15\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746546 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[16\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746546 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[17\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746546 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[18\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746546 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[19\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746546 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[20\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746546 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[21\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746546 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[22\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746546 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[23\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746546 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[24\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[1\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746546 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[25\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746546 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[26\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[1\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[1\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746546 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[27\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746547 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[28\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746547 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[29\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746547 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[30\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746547 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[31\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746547 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 315 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[7\] " "Latch openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746547 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[8\] " "Latch openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746547 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[9\] " "Latch openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746547 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[10\] " "Latch openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746547 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[11\] " "Latch openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746547 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[28\] " "Latch openmips:openmips0\|ex:ex0\|csr_reg_data_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746547 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[0\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746548 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[0\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746548 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[1\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746548 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[1\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746548 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[2\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746548 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[2\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746548 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[3\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746548 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[3\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746548 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[4\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746548 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[4\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746548 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[5\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746548 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[5\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746548 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[6\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746548 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[6\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746549 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[7\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746549 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[7\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746549 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[8\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746549 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[8\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746549 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[9\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746549 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[9\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746549 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[10\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746549 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[10\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746549 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[11\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746549 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[11\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746549 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[12\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746549 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[12\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746550 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[13\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746550 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[13\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746550 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[14\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746550 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[14\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746550 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[15\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746550 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[15\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746550 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[16\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746550 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[16\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746550 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[17\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746550 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[17\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746550 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[18\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746550 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[18\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746550 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[19\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746551 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[19\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746551 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[20\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746551 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[20\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746551 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[21\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746551 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[21\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746551 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[22\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746551 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[22\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746551 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[23\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746551 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[23\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746551 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[24\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746551 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[24\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746551 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[25\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746551 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[25\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746552 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[26\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746552 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[26\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746552 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[27\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746552 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[27\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746552 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[28\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746552 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[28\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746552 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[29\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746552 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[29\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746552 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[30\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746552 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[30\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746552 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[31\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746552 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[31\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746553 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[29\] " "Latch openmips:openmips0\|ex:ex0\|csr_reg_data_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746553 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[30\] " "Latch openmips:openmips0\|ex:ex0\|csr_reg_data_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746553 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[31\] " "Latch openmips:openmips0\|ex:ex0\|csr_reg_data_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746553 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[4\] " "Latch openmips:openmips0\|ex:ex0\|csr_reg_data_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746553 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[2\] " "Latch openmips:openmips0\|ex:ex0\|csr_reg_data_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746553 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[6\] " "Latch openmips:openmips0\|ex:ex0\|csr_reg_data_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746553 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[1\] " "Latch openmips:openmips0\|ex:ex0\|csr_reg_data_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746553 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[0\] " "Latch openmips:openmips0\|ex:ex0\|csr_reg_data_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746553 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[5\] " "Latch openmips:openmips0\|ex:ex0\|csr_reg_data_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746553 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[24\] " "Latch openmips:openmips0\|ex:ex0\|csr_reg_data_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746553 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[25\] " "Latch openmips:openmips0\|ex:ex0\|csr_reg_data_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746553 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[26\] " "Latch openmips:openmips0\|ex:ex0\|csr_reg_data_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746553 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[27\] " "Latch openmips:openmips0\|ex:ex0\|csr_reg_data_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746553 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[23\] " "Latch openmips:openmips0\|ex:ex0\|csr_reg_data_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746554 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[22\] " "Latch openmips:openmips0\|ex:ex0\|csr_reg_data_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746554 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[21\] " "Latch openmips:openmips0\|ex:ex0\|csr_reg_data_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746554 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[20\] " "Latch openmips:openmips0\|ex:ex0\|csr_reg_data_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746554 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[19\] " "Latch openmips:openmips0\|ex:ex0\|csr_reg_data_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746554 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[18\] " "Latch openmips:openmips0\|ex:ex0\|csr_reg_data_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746554 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[17\] " "Latch openmips:openmips0\|ex:ex0\|csr_reg_data_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746554 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[16\] " "Latch openmips:openmips0\|ex:ex0\|csr_reg_data_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746554 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[15\] " "Latch openmips:openmips0\|ex:ex0\|csr_reg_data_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746554 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[14\] " "Latch openmips:openmips0\|ex:ex0\|csr_reg_data_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746554 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[13\] " "Latch openmips:openmips0\|ex:ex0\|csr_reg_data_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746554 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[12\] " "Latch openmips:openmips0\|ex:ex0\|csr_reg_data_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746554 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[10\] " "Latch openmips:openmips0\|ex:ex0\|csr_reg_data_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746554 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[9\] " "Latch openmips:openmips0\|ex:ex0\|csr_reg_data_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746555 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[8\] " "Latch openmips:openmips0\|ex:ex0\|csr_reg_data_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746555 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|csr:csr0\|data_o\[28\] " "Latch openmips:openmips0\|csr:csr0\|data_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746555 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|csr:csr0\|data_o\[0\] " "Latch openmips:openmips0\|csr:csr0\|data_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746555 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|csr:csr0\|data_o\[1\] " "Latch openmips:openmips0\|csr:csr0\|data_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746555 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|csr:csr0\|data_o\[2\] " "Latch openmips:openmips0\|csr:csr0\|data_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746555 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|csr:csr0\|data_o\[4\] " "Latch openmips:openmips0\|csr:csr0\|data_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746555 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|csr:csr0\|data_o\[5\] " "Latch openmips:openmips0\|csr:csr0\|data_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746555 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|csr:csr0\|data_o\[6\] " "Latch openmips:openmips0\|csr:csr0\|data_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746555 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|csr:csr0\|data_o\[8\] " "Latch openmips:openmips0\|csr:csr0\|data_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746555 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|csr:csr0\|data_o\[9\] " "Latch openmips:openmips0\|csr:csr0\|data_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746555 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|csr:csr0\|data_o\[10\] " "Latch openmips:openmips0\|csr:csr0\|data_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746555 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|csr:csr0\|data_o\[12\] " "Latch openmips:openmips0\|csr:csr0\|data_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746555 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|csr:csr0\|data_o\[13\] " "Latch openmips:openmips0\|csr:csr0\|data_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746555 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|csr:csr0\|data_o\[14\] " "Latch openmips:openmips0\|csr:csr0\|data_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746556 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|csr:csr0\|data_o\[15\] " "Latch openmips:openmips0\|csr:csr0\|data_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746556 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|csr:csr0\|data_o\[16\] " "Latch openmips:openmips0\|csr:csr0\|data_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746556 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|csr:csr0\|data_o\[17\] " "Latch openmips:openmips0\|csr:csr0\|data_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746556 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|csr:csr0\|data_o\[18\] " "Latch openmips:openmips0\|csr:csr0\|data_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746556 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|csr:csr0\|data_o\[19\] " "Latch openmips:openmips0\|csr:csr0\|data_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746556 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|csr:csr0\|data_o\[20\] " "Latch openmips:openmips0\|csr:csr0\|data_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746556 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|csr:csr0\|data_o\[21\] " "Latch openmips:openmips0\|csr:csr0\|data_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746556 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|csr:csr0\|data_o\[22\] " "Latch openmips:openmips0\|csr:csr0\|data_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746556 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|csr:csr0\|data_o\[23\] " "Latch openmips:openmips0\|csr:csr0\|data_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746556 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|csr:csr0\|data_o\[24\] " "Latch openmips:openmips0\|csr:csr0\|data_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746556 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|csr:csr0\|data_o\[25\] " "Latch openmips:openmips0\|csr:csr0\|data_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746556 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|csr:csr0\|data_o\[26\] " "Latch openmips:openmips0\|csr:csr0\|data_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746557 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|csr:csr0\|data_o\[27\] " "Latch openmips:openmips0\|csr:csr0\|data_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746557 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|csr:csr0\|data_o\[29\] " "Latch openmips:openmips0\|csr:csr0\|data_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746557 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|csr:csr0\|data_o\[30\] " "Latch openmips:openmips0\|csr:csr0\|data_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746557 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|csr:csr0\|data_o\[31\] " "Latch openmips:openmips0\|csr:csr0\|data_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651308746557 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651308746557 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_transmitter.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_transmitter.v" 172 -1 0 } } { "uart_wb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_wb.v" 191 -1 0 } } { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_regs.v" 479 -1 0 } } { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_regs.v" 506 -1 0 } } { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_regs.v" 862 -1 0 } } { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_regs.v" 667 -1 0 } } { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_regs.v" 659 -1 0 } } { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_regs.v" 313 -1 0 } } { "uart_sync_flops.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_sync_flops.v" 116 -1 0 } } { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_regs.v" 678 -1 0 } } { "uart_sync_flops.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_sync_flops.v" 108 -1 0 } } { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/uart_regs.v" 670 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1651308746609 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1651308746609 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651308752166 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "778 " "778 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651308761005 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/output_files/wishbone.map.smsg " "Generated suppressed messages file D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/output_files/wishbone.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308761430 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651308762278 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651308762278 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12031 " "Implemented 12031 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651308763514 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651308763514 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11955 " "Implemented 11955 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651308763514 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651308763514 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1651308763514 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651308763514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 834 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 834 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4926 " "Peak virtual memory: 4926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651308763611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 30 16:52:43 2022 " "Processing ended: Sat Apr 30 16:52:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651308763611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651308763611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651308763611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651308763611 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651308774999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651308775129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 16:52:50 2022 " "Processing started: Sat Apr 30 16:52:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651308775129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651308775129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off wishbone -c wishbone " "Command: quartus_fit --read_settings_files=off --write_settings_files=off wishbone -c wishbone" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651308775129 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651308779983 ""}
{ "Info" "0" "" "Project  = wishbone" {  } {  } 0 0 "Project  = wishbone" 0 0 "Fitter" 0 0 1651308779984 ""}
{ "Info" "0" "" "Revision = wishbone" {  } {  } 0 0 "Revision = wishbone" 0 0 "Fitter" 0 0 1651308779985 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651308780740 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651308780740 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "wishbone EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"wishbone\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651308780967 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651308781044 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651308781044 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651308781284 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651308783503 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651308783503 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651308783503 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1651308783503 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651308783537 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651308783537 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651308783537 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651308783537 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651308783544 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1651308783700 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "52 52 " "No exact pin location assignment(s) for 52 pins of 52 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1651308784229 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "430 " "The Timing Analyzer is analyzing 430 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1651308785748 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wishbone.sdc " "Synopsys Design Constraints File file not found: 'wishbone.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1651308785758 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1651308785759 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|csr0\|WideNor2~11  from: datac  to: combout " "Cell: openmips0\|csr0\|WideNor2~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651308785836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ctrl0\|Equal0~4  from: datad  to: combout " "Cell: openmips0\|ctrl0\|Equal0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651308785836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|Mux32~4  from: datab  to: combout " "Cell: openmips0\|ex0\|Mux32~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651308785836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|Mux32~5  from: datac  to: combout " "Cell: openmips0\|ex0\|Mux32~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651308785836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|id0\|Equal11~0  from: datab  to: combout " "Cell: openmips0\|id0\|Equal11~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651308785836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|id0\|Selector102~0  from: datab  to: combout " "Cell: openmips0\|id0\|Selector102~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651308785836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|id0\|Selector102~2  from: datac  to: combout " "Cell: openmips0\|id0\|Selector102~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651308785836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|id0\|reg2_o_mux\[31\]~62  from: cin  to: combout " "Cell: openmips0\|id0\|reg2_o_mux\[31\]~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651308785836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|mem0\|Exception_code\[3\]~17  from: datab  to: combout " "Cell: openmips0\|mem0\|Exception_code\[3\]~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651308785836 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1651308785836 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1651308785910 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1651308785912 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1651308785921 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651308786568 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|csr:csr0\|mstatus\[3\] " "Destination node openmips:openmips0\|csr:csr0\|mstatus\[3\]" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 2910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651308786568 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|pri_out\[0\] " "Destination node wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|pri_out\[0\]" {  } { { "wb_conmax_msel.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_msel.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651308786568 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|pri_out\[1\] " "Destination node wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|pri_out\[1\]" {  } { { "wb_conmax_msel.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_msel.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651308786568 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s1\|wb_conmax_msel:msel\|pri_out\[0\] " "Destination node wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s1\|wb_conmax_msel:msel\|pri_out\[0\]" {  } { { "wb_conmax_msel.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_msel.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 5061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651308786568 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s1\|wb_conmax_msel:msel\|pri_out\[1\] " "Destination node wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s1\|wb_conmax_msel:msel\|pri_out\[1\]" {  } { { "wb_conmax_msel.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_msel.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 5060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651308786568 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s2\|wb_conmax_msel:msel\|pri_out\[0\] " "Destination node wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s2\|wb_conmax_msel:msel\|pri_out\[0\]" {  } { { "wb_conmax_msel.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_msel.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 4974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651308786568 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s2\|wb_conmax_msel:msel\|pri_out\[1\] " "Destination node wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s2\|wb_conmax_msel:msel\|pri_out\[1\]" {  } { { "wb_conmax_msel.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_msel.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 4973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651308786568 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s3\|wb_conmax_msel:msel\|pri_out\[0\] " "Destination node wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s3\|wb_conmax_msel:msel\|pri_out\[0\]" {  } { { "wb_conmax_msel.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_msel.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 4866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651308786568 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s3\|wb_conmax_msel:msel\|pri_out\[1\] " "Destination node wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s3\|wb_conmax_msel:msel\|pri_out\[1\]" {  } { { "wb_conmax_msel.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_msel.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 4865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651308786568 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s4\|wb_conmax_msel:msel\|pri_out\[0\] " "Destination node wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s4\|wb_conmax_msel:msel\|pri_out\[0\]" {  } { { "wb_conmax_msel.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wb_conmax_msel.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 4806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651308786568 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1651308786568 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651308786568 ""}  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips_min_sopc.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 17931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651308786568 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|ex:ex0\|WideOr9~2  " "Automatically promoted node openmips:openmips0\|ex:ex0\|WideOr9~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651308786569 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 267 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 9528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651308786569 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|csr:csr0\|WideNor2  " "Automatically promoted node openmips:openmips0\|csr:csr0\|WideNor2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651308786569 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/csr.v" 205 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 2996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651308786569 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[31\]~8  " "Automatically promoted node openmips:openmips0\|ctrl:ctrl0\|new_pc\[31\]~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651308786569 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ctrl.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 9690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651308786569 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|ex:ex0\|Mux32~7  " "Automatically promoted node openmips:openmips0\|ex:ex0\|Mux32~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651308786569 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 317 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 13166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651308786569 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|ex:ex0\|WideOr13~1  " "Automatically promoted node openmips:openmips0\|ex:ex0\|WideOr13~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651308786569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|ex:ex0\|Mux17~2 " "Destination node openmips:openmips0\|ex:ex0\|Mux17~2" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 317 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 13732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651308786569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|ex:ex0\|Mux16~7 " "Destination node openmips:openmips0\|ex:ex0\|Mux16~7" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 317 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 13771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651308786569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|ex:ex0\|Mux19~0 " "Destination node openmips:openmips0\|ex:ex0\|Mux19~0" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 317 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 13788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651308786569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|ex:ex0\|Mux18~0 " "Destination node openmips:openmips0\|ex:ex0\|Mux18~0" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 317 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 13819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651308786569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|ex:ex0\|Mux21~4 " "Destination node openmips:openmips0\|ex:ex0\|Mux21~4" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 317 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 13837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651308786569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|ex:ex0\|Mux20~4 " "Destination node openmips:openmips0\|ex:ex0\|Mux20~4" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 317 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 13865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651308786569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|ex:ex0\|Mux23~2 " "Destination node openmips:openmips0\|ex:ex0\|Mux23~2" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 317 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 13882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651308786569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|ex:ex0\|Mux22~2 " "Destination node openmips:openmips0\|ex:ex0\|Mux22~2" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 317 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 13909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651308786569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|ex:ex0\|Mux29~21 " "Destination node openmips:openmips0\|ex:ex0\|Mux29~21" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 317 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 14037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651308786569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|ex:ex0\|Mux28~12 " "Destination node openmips:openmips0\|ex:ex0\|Mux28~12" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 317 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 14054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651308786569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1651308786569 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651308786569 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 319 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 13731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651308786569 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|ex:ex0\|WideOr1~1  " "Automatically promoted node openmips:openmips0\|ex:ex0\|WideOr1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651308786570 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/ex.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 15211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651308786570 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|id:id0\|Selector102~6  " "Automatically promoted node openmips:openmips0\|id:id0\|Selector102~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651308786570 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/id.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 9824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651308786570 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|mem:mem0\|WideOr2~1  " "Automatically promoted node openmips:openmips0\|mem:mem0\|WideOr2~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651308786570 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|rd_buf\[14\]~1 " "Destination node openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|rd_buf\[14\]~1" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 15215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651308786570 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_we_o~2 " "Destination node openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_we_o~2" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 17505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651308786570 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651308786570 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/mem.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 8147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651308786570 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|Selector107~0  " "Automatically promoted node openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|Selector107~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651308786570 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/wishbone_bus_if.v" 117 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 13174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651308786570 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651308788114 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651308788124 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651308788124 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651308788138 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651308788156 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651308788174 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651308789756 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1651308789767 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651308789767 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "51 unused 3.3V 18 33 0 " "Number of I/O pins in group: 51 (unused VREF, 3.3V VCCIO, 18 input, 33 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1651308789779 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1651308789779 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1651308789779 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651308789779 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651308789779 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651308789779 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651308789779 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651308789779 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 10 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651308789779 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651308789779 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651308789779 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1651308789779 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1651308789779 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651308790085 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1651308790108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651308791208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651308795164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651308795243 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651308828515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:33 " "Fitter placement operations ending: elapsed time is 00:00:33" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651308828515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651308831329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+04 ns 51.3% " "2e+04 ns of routing delay (approximately 51.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1651308851718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "73 " "Router estimated average interconnect usage is 73% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "89 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 89% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 1 { 0 "Router estimated peak interconnect usage is 89% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651308857130 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651308857130 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1651308857140 ""}
{ "Warning" "WFITAPI_FITAPI_ERROR_VPR_ROUTING_CONGESTION" "" "The router is trying to resolve an exceedingly large amount of congestion. At the moment, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in the Chip Planner." {  } {  } 0 16684 "The router is trying to resolve an exceedingly large amount of congestion. At the moment, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in the Chip Planner." 0 0 "Fitter" 0 -1 1651308857283 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "3 " "Failed to route the following 3 signal(s)" { { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "openmips:openmips0\|mem_wb:mem_wb0\|wb_wdata\[8\] " "Signal \"openmips:openmips0\|mem_wb:mem_wb0\|wb_wdata\[8\]\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1651309371861 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "openmips:openmips0\|mem_wb:mem_wb0\|wb_wdata\[17\] " "Signal \"openmips:openmips0\|mem_wb:mem_wb0\|wb_wdata\[17\]\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1651309371861 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "openmips:openmips0\|regfile:regfile1\|regs~1443 " "Signal \"openmips:openmips0\|regfile:regfile1\|regs~1443\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1651309371861 ""}  } {  } 0 170138 "Failed to route the following %1!d! signal(s)" 0 0 "Design Software" 0 -1 1651309371861 ""} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "3 " "Cannot fit design in device -- following 3 routing resource(s) needed by more than one signal during the last fitting attempt" { { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "R4 interconnect (X26_Y16, I1) " "Routing resource R4 interconnect (X26_Y16, I1)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1651309371861 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "R4 interconnect (X22_Y16, I16) " "Routing resource R4 interconnect (X22_Y16, I16)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1651309371861 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Input (X29_Y16, I29) " "Routing resource LAB Input (X29_Y16, I29)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1651309371861 ""}  } {  } 0 170140 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "Design Software" 0 -1 1651309371861 ""}  } { { "c:/intelfpga/18.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1651309371861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1651309371862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:09:00 " "Fitter routing operations ending: elapsed time is 00:09:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651309371871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651309372271 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651309374202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651309374202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651309376007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+04 ns 51.2% " "2e+04 ns of routing delay (approximately 51.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1651309394347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "73 " "Router estimated average interconnect usage is 73% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "89 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 89% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 1 { 0 "Router estimated peak interconnect usage is 89% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651309399693 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651309399693 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1651309399701 ""}
{ "Warning" "WFITAPI_FITAPI_ERROR_VPR_ROUTING_CONGESTION" "" "The router is trying to resolve an exceedingly large amount of congestion. At the moment, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in the Chip Planner." {  } {  } 0 16684 "The router is trying to resolve an exceedingly large amount of congestion. At the moment, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in the Chip Planner." 0 0 "Fitter" 0 -1 1651309399751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1651309918778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:09:02 " "Fitter routing operations ending: elapsed time is 00:09:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651309918822 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 51.97 " "Total time spent on timing analysis during the Fitter is 51.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651309919518 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651309919625 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651309921005 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651309921009 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651309922750 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651309926716 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "19 Cyclone IV E " "19 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL 23 " "Pin clk uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips_min_sopc.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651309927503 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3-V LVTTL 83 " "Pin rst uses I/O standard 3.3-V LVTTL at 83" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { rst } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips_min_sopc.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651309927503 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "uart_in 3.3-V LVTTL 67 " "Pin uart_in uses I/O standard 3.3-V LVTTL at 67" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { uart_in } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips_min_sopc.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651309927503 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[5\] 3.3-V LVTTL 87 " "Pin gpio_i\[5\] uses I/O standard 3.3-V LVTTL at 87" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[5] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651309927503 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[6\] 3.3-V LVTTL 119 " "Pin gpio_i\[6\] uses I/O standard 3.3-V LVTTL at 119" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[6] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651309927503 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[14\] 3.3-V LVTTL 51 " "Pin gpio_i\[14\] uses I/O standard 3.3-V LVTTL at 51" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[14] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651309927503 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[13\] 3.3-V LVTTL 70 " "Pin gpio_i\[13\] uses I/O standard 3.3-V LVTTL at 70" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[13] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651309927503 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[12\] 3.3-V LVTTL 38 " "Pin gpio_i\[12\] uses I/O standard 3.3-V LVTTL at 38" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[12] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651309927503 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[4\] 3.3-V LVTTL 86 " "Pin gpio_i\[4\] uses I/O standard 3.3-V LVTTL at 86" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[4] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651309927503 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[0\] 3.3-V LVTTL 84 " "Pin gpio_i\[0\] uses I/O standard 3.3-V LVTTL at 84" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[0] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651309927503 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[1\] 3.3-V LVTTL 113 " "Pin gpio_i\[1\] uses I/O standard 3.3-V LVTTL at 113" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[1] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651309927503 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[2\] 3.3-V LVTTL 59 " "Pin gpio_i\[2\] uses I/O standard 3.3-V LVTTL at 59" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[2] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651309927503 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[3\] 3.3-V LVTTL 124 " "Pin gpio_i\[3\] uses I/O standard 3.3-V LVTTL at 124" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[3] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651309927503 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[15\] 3.3-V LVTTL 72 " "Pin gpio_i\[15\] uses I/O standard 3.3-V LVTTL at 72" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[15] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651309927503 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[9\] 3.3-V LVTTL 54 " "Pin gpio_i\[9\] uses I/O standard 3.3-V LVTTL at 54" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[9] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651309927503 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[8\] 3.3-V LVTTL 85 " "Pin gpio_i\[8\] uses I/O standard 3.3-V LVTTL at 85" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[8] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651309927503 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[11\] 3.3-V LVTTL 49 " "Pin gpio_i\[11\] uses I/O standard 3.3-V LVTTL at 49" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[11] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651309927503 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[10\] 3.3-V LVTTL 44 " "Pin gpio_i\[10\] uses I/O standard 3.3-V LVTTL at 44" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[10] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651309927503 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[7\] 3.3-V LVTTL 39 " "Pin gpio_i\[7\] uses I/O standard 3.3-V LVTTL at 39" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[7] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651309927503 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1651309927503 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/output_files/wishbone.fit.smsg " "Generated suppressed messages file D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/output_files/wishbone.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651309928250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5677 " "Peak virtual memory: 5677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651309931765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 30 17:12:11 2022 " "Processing ended: Sat Apr 30 17:12:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651309931765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:19:21 " "Elapsed time: 00:19:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651309931765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:20:28 " "Total CPU time (on all processors): 00:20:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651309931765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651309931765 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1651309934414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651309934421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 17:12:14 2022 " "Processing started: Sat Apr 30 17:12:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651309934421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1651309934421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off wishbone -c wishbone " "Command: quartus_asm --read_settings_files=off --write_settings_files=off wishbone -c wishbone" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1651309934421 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1651309935342 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1651309935933 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1651309935969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651309936410 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 30 17:12:16 2022 " "Processing ended: Sat Apr 30 17:12:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651309936410 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651309936410 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651309936410 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1651309936410 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1651309937069 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1651309938341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651309938360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 17:12:17 2022 " "Processing started: Sat Apr 30 17:12:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651309938360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651309938360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta wishbone -c wishbone " "Command: quartus_sta wishbone -c wishbone" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651309938361 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651309938847 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1651309940555 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651309940555 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651309940637 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651309940637 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "430 " "The Timing Analyzer is analyzing 430 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1651309941085 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wishbone.sdc " "Synopsys Design Constraints File file not found: 'wishbone.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1651309941338 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651309941339 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651309941375 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\] openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\] " "create_clock -period 1.000 -name openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\] openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651309941375 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clint:clint0\|mtime\[0\] clint:clint0\|mtime\[0\] " "create_clock -period 1.000 -name clint:clint0\|mtime\[0\] clint:clint0\|mtime\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651309941375 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name openmips:openmips0\|id:id0\|reg1_o\[0\] openmips:openmips0\|id:id0\|reg1_o\[0\] " "create_clock -period 1.000 -name openmips:openmips0\|id:id0\|reg1_o\[0\] openmips:openmips0\|id:id0\|reg1_o\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651309941375 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\] openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\] " "create_clock -period 1.000 -name openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\] openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651309941375 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "create_clock -period 1.000 -name openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651309941375 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst rst " "create_clock -period 1.000 -name rst rst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651309941375 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651309941375 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|csr0\|WideNor2~11  from: datab  to: combout " "Cell: openmips0\|csr0\|WideNor2~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651309941419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ctrl0\|Equal0~4  from: datad  to: combout " "Cell: openmips0\|ctrl0\|Equal0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651309941419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|Mux32~4  from: dataa  to: combout " "Cell: openmips0\|ex0\|Mux32~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651309941419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|Mux32~5  from: datab  to: combout " "Cell: openmips0\|ex0\|Mux32~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651309941419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|id0\|Equal11~0  from: dataa  to: combout " "Cell: openmips0\|id0\|Equal11~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651309941419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|id0\|Selector102~0  from: dataa  to: combout " "Cell: openmips0\|id0\|Selector102~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651309941419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|id0\|Selector102~2  from: datab  to: combout " "Cell: openmips0\|id0\|Selector102~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651309941419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|id0\|reg2_o_mux\[31\]~62  from: cin  to: combout " "Cell: openmips0\|id0\|reg2_o_mux\[31\]~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651309941419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|mem0\|Exception_code\[3\]~17  from: datad  to: combout " "Cell: openmips0\|mem0\|Exception_code\[3\]~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651309941419 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651309941419 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1651309941460 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651309941463 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651309941468 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651309941490 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651309944762 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651309944762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.616 " "Worst-case setup slack is -23.616" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309944765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309944765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.616           -3715.775 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\]  " "  -23.616           -3715.775 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309944765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.442          -39479.785 clk  " "  -19.442          -39479.785 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309944765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.765            -480.368 openmips:openmips0\|id:id0\|reg1_o\[0\]  " "  -17.765            -480.368 openmips:openmips0\|id:id0\|reg1_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309944765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.514            -415.368 openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]  " "  -16.514            -415.368 openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309944765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.354            -486.448 openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\]  " "  -16.354            -486.448 openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309944765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.003            -686.619 clint:clint0\|mtime\[0\]  " "  -11.003            -686.619 clint:clint0\|mtime\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309944765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.955              -6.381 rst  " "   -0.955              -6.381 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309944765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651309944765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -9.845 " "Worst-case hold slack is -9.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.845            -604.364 clint:clint0\|mtime\[0\]  " "   -9.845            -604.364 clint:clint0\|mtime\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.403            -212.420 openmips:openmips0\|id:id0\|reg1_o\[0\]  " "   -8.403            -212.420 openmips:openmips0\|id:id0\|reg1_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.145            -127.726 openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]  " "   -6.145            -127.726 openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.722            -251.800 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\]  " "   -5.722            -251.800 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.466             -63.378 openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\]  " "   -3.466             -63.378 openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.136             -25.150 clk  " "   -2.136             -25.150 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.491              -0.904 rst  " "   -0.491              -0.904 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651309945078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.882 " "Worst-case recovery slack is -4.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.882            -723.183 clk  " "   -4.882            -723.183 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.758            -134.266 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\]  " "   -4.758            -134.266 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.093             -42.657 openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]  " "   -3.093             -42.657 openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.733              -2.472 openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\]  " "   -1.733              -2.472 openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.974               0.000 clint:clint0\|mtime\[0\]  " "    1.974               0.000 clint:clint0\|mtime\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.592               0.000 openmips:openmips0\|id:id0\|reg1_o\[0\]  " "    5.592               0.000 openmips:openmips0\|id:id0\|reg1_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651309945112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -10.088 " "Worst-case removal slack is -10.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.088            -296.189 openmips:openmips0\|id:id0\|reg1_o\[0\]  " "  -10.088            -296.189 openmips:openmips0\|id:id0\|reg1_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.961            -723.077 clint:clint0\|mtime\[0\]  " "   -9.961            -723.077 clint:clint0\|mtime\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.838            -336.157 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\]  " "   -5.838            -336.157 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.196            -126.954 openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]  " "   -5.196            -126.954 openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.582            -120.371 openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\]  " "   -3.582            -120.371 openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.208             -10.765 clk  " "   -0.208             -10.765 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651309945145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.470 " "Worst-case minimum pulse width slack is -4.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.470            -768.801 openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]  " "   -4.470            -768.801 openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -6039.062 clk  " "   -3.201           -6039.062 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 rst  " "   -3.000              -3.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.509            -115.408 openmips:openmips0\|id:id0\|reg1_o\[0\]  " "   -1.509            -115.408 openmips:openmips0\|id:id0\|reg1_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.511             -54.349 clint:clint0\|mtime\[0\]  " "   -0.511             -54.349 clint:clint0\|mtime\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.454             -63.814 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\]  " "   -0.454             -63.814 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\]  " "    0.233               0.000 openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309945150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651309945150 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651309946697 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651309946697 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651309946709 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651309946748 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651309948739 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|csr0\|WideNor2~11  from: datab  to: combout " "Cell: openmips0\|csr0\|WideNor2~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651309949302 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ctrl0\|Equal0~4  from: datad  to: combout " "Cell: openmips0\|ctrl0\|Equal0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651309949302 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|Mux32~4  from: dataa  to: combout " "Cell: openmips0\|ex0\|Mux32~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651309949302 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|Mux32~5  from: datab  to: combout " "Cell: openmips0\|ex0\|Mux32~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651309949302 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|id0\|Equal11~0  from: dataa  to: combout " "Cell: openmips0\|id0\|Equal11~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651309949302 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|id0\|Selector102~0  from: dataa  to: combout " "Cell: openmips0\|id0\|Selector102~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651309949302 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|id0\|Selector102~2  from: datab  to: combout " "Cell: openmips0\|id0\|Selector102~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651309949302 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|id0\|reg2_o_mux\[31\]~62  from: cin  to: combout " "Cell: openmips0\|id0\|reg2_o_mux\[31\]~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651309949302 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|mem0\|Exception_code\[3\]~17  from: datad  to: combout " "Cell: openmips0\|mem0\|Exception_code\[3\]~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651309949302 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651309949302 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651309949304 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651309949993 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651309949993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.987 " "Worst-case setup slack is -21.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.987           -3492.932 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\]  " "  -21.987           -3492.932 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.488          -37049.399 clk  " "  -18.488          -37049.399 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.630            -479.226 openmips:openmips0\|id:id0\|reg1_o\[0\]  " "  -17.630            -479.226 openmips:openmips0\|id:id0\|reg1_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.874            -394.948 openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]  " "  -15.874            -394.948 openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.626            -466.246 openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\]  " "  -15.626            -466.246 openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.925            -681.351 clint:clint0\|mtime\[0\]  " "  -10.925            -681.351 clint:clint0\|mtime\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.009              -6.855 rst  " "   -1.009              -6.855 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651309950000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -8.724 " "Worst-case hold slack is -8.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.724            -535.554 clint:clint0\|mtime\[0\]  " "   -8.724            -535.554 clint:clint0\|mtime\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.463            -188.139 openmips:openmips0\|id:id0\|reg1_o\[0\]  " "   -7.463            -188.139 openmips:openmips0\|id:id0\|reg1_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.295            -111.947 openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]  " "   -5.295            -111.947 openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.289            -239.287 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\]  " "   -5.289            -239.287 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.120             -57.260 openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\]  " "   -3.120             -57.260 openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.957             -22.590 clk  " "   -1.957             -22.590 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.332              -0.514 rst  " "   -0.332              -0.514 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651309950304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.564 " "Worst-case recovery slack is -4.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.564            -126.812 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\]  " "   -4.564            -126.812 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.317            -585.287 clk  " "   -4.317            -585.287 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.816             -37.500 openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]  " "   -2.816             -37.500 openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.564              -3.087 openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\]  " "   -1.564              -3.087 openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.583               0.000 clint:clint0\|mtime\[0\]  " "    1.583               0.000 clint:clint0\|mtime\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.711               0.000 openmips:openmips0\|id:id0\|reg1_o\[0\]  " "    4.711               0.000 openmips:openmips0\|id:id0\|reg1_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651309950339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -8.966 " "Worst-case removal slack is -8.966" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.966            -653.655 clint:clint0\|mtime\[0\]  " "   -8.966            -653.655 clint:clint0\|mtime\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.922            -261.697 openmips:openmips0\|id:id0\|reg1_o\[0\]  " "   -8.922            -261.697 openmips:openmips0\|id:id0\|reg1_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.377            -311.088 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\]  " "   -5.377            -311.088 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.525            -106.265 openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]  " "   -4.525            -106.265 openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.208            -105.437 openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\]  " "   -3.208            -105.437 openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.114              -3.922 clk  " "   -0.114              -3.922 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651309950377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.493 " "Worst-case minimum pulse width slack is -4.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.493            -706.715 openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]  " "   -4.493            -706.715 openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -6043.192 clk  " "   -3.201           -6043.192 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.488 rst  " "   -3.000              -3.488 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.918            -166.336 openmips:openmips0\|id:id0\|reg1_o\[0\]  " "   -1.918            -166.336 openmips:openmips0\|id:id0\|reg1_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.803            -107.124 clint:clint0\|mtime\[0\]  " "   -0.803            -107.124 clint:clint0\|mtime\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.753             -90.317 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\]  " "   -0.753             -90.317 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\]  " "    0.166               0.000 openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309950388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651309950388 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651309952037 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651309952037 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651309952056 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|csr0\|WideNor2~11  from: datab  to: combout " "Cell: openmips0\|csr0\|WideNor2~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651309952648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ctrl0\|Equal0~4  from: datad  to: combout " "Cell: openmips0\|ctrl0\|Equal0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651309952648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|Mux32~4  from: dataa  to: combout " "Cell: openmips0\|ex0\|Mux32~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651309952648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|Mux32~5  from: datab  to: combout " "Cell: openmips0\|ex0\|Mux32~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651309952648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|id0\|Equal11~0  from: dataa  to: combout " "Cell: openmips0\|id0\|Equal11~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651309952648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|id0\|Selector102~0  from: dataa  to: combout " "Cell: openmips0\|id0\|Selector102~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651309952648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|id0\|Selector102~2  from: datab  to: combout " "Cell: openmips0\|id0\|Selector102~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651309952648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|id0\|reg2_o_mux\[31\]~62  from: cin  to: combout " "Cell: openmips0\|id0\|reg2_o_mux\[31\]~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651309952648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|mem0\|Exception_code\[3\]~17  from: datad  to: combout " "Cell: openmips0\|mem0\|Exception_code\[3\]~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651309952648 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651309952648 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651309952650 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651309952975 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651309952975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.235 " "Worst-case setup slack is -10.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309952986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309952986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.235           -1565.924 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\]  " "  -10.235           -1565.924 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309952986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.269          -15627.503 clk  " "   -8.269          -15627.503 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309952986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.503            -193.627 openmips:openmips0\|id:id0\|reg1_o\[0\]  " "   -7.503            -193.627 openmips:openmips0\|id:id0\|reg1_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309952986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.498            -190.798 openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]  " "   -7.498            -190.798 openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309952986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.603            -181.524 openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\]  " "   -6.603            -181.524 openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309952986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.299            -261.402 clint:clint0\|mtime\[0\]  " "   -4.299            -261.402 clint:clint0\|mtime\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309952986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.556               0.000 rst  " "    0.556               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309952986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651309952986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.746 " "Worst-case hold slack is -4.746" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.746            -300.526 clint:clint0\|mtime\[0\]  " "   -4.746            -300.526 clint:clint0\|mtime\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.168            -107.972 openmips:openmips0\|id:id0\|reg1_o\[0\]  " "   -4.168            -107.972 openmips:openmips0\|id:id0\|reg1_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.152             -68.217 openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]  " "   -3.152             -68.217 openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.669            -137.785 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\]  " "   -2.669            -137.785 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.684             -34.243 openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\]  " "   -1.684             -34.243 openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.933             -15.496 clk  " "   -0.933             -15.496 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.681              -5.413 rst  " "   -0.681              -5.413 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651309953313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.754 " "Worst-case recovery slack is -2.754" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.754            -629.816 clk  " "   -2.754            -629.816 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.167             -63.578 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\]  " "   -2.167             -63.578 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.725             -27.753 openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]  " "   -1.725             -27.753 openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.147              -2.286 openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\]  " "   -1.147              -2.286 openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.570               0.000 clint:clint0\|mtime\[0\]  " "    0.570               0.000 clint:clint0\|mtime\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.477               0.000 openmips:openmips0\|id:id0\|reg1_o\[0\]  " "    2.477               0.000 openmips:openmips0\|id:id0\|reg1_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651309953352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.789 " "Worst-case removal slack is -4.789" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.789            -348.534 clint:clint0\|mtime\[0\]  " "   -4.789            -348.534 clint:clint0\|mtime\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.764            -141.000 openmips:openmips0\|id:id0\|reg1_o\[0\]  " "   -4.764            -141.000 openmips:openmips0\|id:id0\|reg1_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.712            -159.091 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\]  " "   -2.712            -159.091 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.632             -69.252 openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]  " "   -2.632             -69.252 openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.727             -53.160 openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\]  " "   -1.727             -53.160 openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.281             -19.379 clk  " "   -0.281             -19.379 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651309953392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -5268.559 clk  " "   -3.000           -5268.559 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.712 rst  " "   -3.000              -9.712 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.711            -252.688 openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\]  " "   -1.711            -252.688 openmips:openmips0\|ex:ex0\|csr_reg_read_addr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.649             -43.138 openmips:openmips0\|id:id0\|reg1_o\[0\]  " "   -0.649             -43.138 openmips:openmips0\|id:id0\|reg1_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.150              -8.113 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\]  " "   -0.150              -8.113 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072               0.000 clint:clint0\|mtime\[0\]  " "    0.072               0.000 clint:clint0\|mtime\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\]  " "    0.241               0.000 openmips:openmips0\|ex_mem:ex_mem0\|mem_aluop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651309953407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651309953407 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651309955191 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651309955191 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651309955681 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651309955682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4924 " "Peak virtual memory: 4924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651309955902 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 30 17:12:35 2022 " "Processing ended: Sat Apr 30 17:12:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651309955902 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651309955902 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651309955902 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651309955902 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1651309957657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651309957663 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 17:12:37 2022 " "Processing started: Sat Apr 30 17:12:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651309957663 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651309957663 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off wishbone -c wishbone " "Command: quartus_eda --read_settings_files=off --write_settings_files=off wishbone -c wishbone" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651309957663 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1651309959769 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wishbone_8_1200mv_85c_slow.vo D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/simulation/modelsim/ simulation " "Generated file wishbone_8_1200mv_85c_slow.vo in folder \"D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651309964100 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wishbone_8_1200mv_0c_slow.vo D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/simulation/modelsim/ simulation " "Generated file wishbone_8_1200mv_0c_slow.vo in folder \"D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651309965351 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wishbone_min_1200mv_0c_fast.vo D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/simulation/modelsim/ simulation " "Generated file wishbone_min_1200mv_0c_fast.vo in folder \"D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651309966651 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wishbone.vo D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/simulation/modelsim/ simulation " "Generated file wishbone.vo in folder \"D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651309967895 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wishbone_8_1200mv_85c_v_slow.sdo D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/simulation/modelsim/ simulation " "Generated file wishbone_8_1200mv_85c_v_slow.sdo in folder \"D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651309968696 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wishbone_8_1200mv_0c_v_slow.sdo D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/simulation/modelsim/ simulation " "Generated file wishbone_8_1200mv_0c_v_slow.sdo in folder \"D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651309969525 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wishbone_min_1200mv_0c_v_fast.sdo D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/simulation/modelsim/ simulation " "Generated file wishbone_min_1200mv_0c_v_fast.sdo in folder \"D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651309970393 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wishbone_v.sdo D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/simulation/modelsim/ simulation " "Generated file wishbone_v.sdo in folder \"D:/Github/OpenRSIC-V/rsic/15_14+_umode_n/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651309971215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651309971413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 30 17:12:51 2022 " "Processing ended: Sat Apr 30 17:12:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651309971413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651309971413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651309971413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651309971413 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 850 s " "Quartus Prime Full Compilation was successful. 0 errors, 850 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651309972162 ""}
