# Reading pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi Pro vmap 2022.2 Lib Mapping Utility 2022.04 Apr 26 2022
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vmap 2022.2 Lib Mapping Utility 2022.04 Apr 26 2022
# vmap SmartFusion2 C:/Microchip/Libero_SoC_v2022.2/Designer/lib/modelsimpro/precompiled/vlog/SmartFusion2 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vcom 2022.2 Compiler 2022.04 Apr 26 2022
# Start time: 15:37:36 on Dec 05,2022
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Constantin/Documents/VHDLSoundchip/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FCCC_C0_FCCC_C0_0_FCCC
# -- Compiling architecture DEF_ARCH of FCCC_C0_FCCC_C0_0_FCCC
# End time: 15:37:36 on Dec 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2022.2 Compiler 2022.04 Apr 26 2022
# Start time: 15:37:36 on Dec 05,2022
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Constantin/Documents/VHDLSoundchip/component/work/FCCC_C0/FCCC_C0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FCCC_C0
# -- Compiling architecture RTL of FCCC_C0
# End time: 15:37:36 on Dec 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2022.2 Compiler 2022.04 Apr 26 2022
# Start time: 15:37:36 on Dec 05,2022
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Constantin/Documents/VHDLSoundchip/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OSC_C0_OSC_C0_0_OSC
# -- Compiling architecture DEF_ARCH of OSC_C0_OSC_C0_0_OSC
# End time: 15:37:36 on Dec 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2022.2 Compiler 2022.04 Apr 26 2022
# Start time: 15:37:36 on Dec 05,2022
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Constantin/Documents/VHDLSoundchip/component/work/OSC_C0/OSC_C0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OSC_C0
# -- Compiling architecture RTL of OSC_C0
# End time: 15:37:36 on Dec 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2022.2 Compiler 2022.04 Apr 26 2022
# Start time: 15:37:36 on Dec 05,2022
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Constantin/Documents/VHDLSoundchip/hdl/delta_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delta_adder
# -- Compiling architecture architecture_delta_adder of delta_adder
# End time: 15:37:36 on Dec 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2022.2 Compiler 2022.04 Apr 26 2022
# Start time: 15:37:36 on Dec 05,2022
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Constantin/Documents/VHDLSoundchip/hdl/sigma_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sigma_adder
# -- Compiling architecture architecture_sigma_adder of sigma_adder
# End time: 15:37:36 on Dec 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2022.2 Compiler 2022.04 Apr 26 2022
# Start time: 15:37:36 on Dec 05,2022
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Constantin/Documents/VHDLSoundchip/hdl/dac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dac
# -- Compiling architecture architecture_dac of dac
# End time: 15:37:36 on Dec 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2022.2 Compiler 2022.04 Apr 26 2022
# Start time: 15:37:36 on Dec 05,2022
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Constantin/Documents/VHDLSoundchip/hdl/data_receiver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity data_receiver
# -- Compiling architecture architecture_data_receiver of data_receiver
# End time: 15:37:37 on Dec 05,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2022.2 Compiler 2022.04 Apr 26 2022
# Start time: 15:37:37 on Dec 05,2022
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Constantin/Documents/VHDLSoundchip/hdl/spi_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity spi_slave
# -- Compiling architecture Behavioral of spi_slave
# End time: 15:37:37 on Dec 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2022.2 Compiler 2022.04 Apr 26 2022
# Start time: 15:37:37 on Dec 05,2022
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Constantin/Documents/VHDLSoundchip/component/work/soundchip/soundchip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity soundchip
# -- Compiling architecture RTL of soundchip
# End time: 15:37:37 on Dec 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2022.2 Compiler 2022.04 Apr 26 2022
# Start time: 15:37:37 on Dec 05,2022
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Constantin/Documents/VHDLSoundchip/stimulus/soundchip_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Compiling entity soundchip_tb
# -- Compiling architecture behavioral of soundchip_tb
# End time: 15:37:37 on Dec 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L SmartFusion2 -L presynth -t 1fs presynth.soundchip_tb 
# Start time: 15:37:37 on Dec 05,2022
# //  ModelSim Microsemi Pro 2022.2 Apr 26 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi Pro and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading presynth.soundchip_tb(behavioral)
# Loading presynth.soundchip(rtl)
# Loading SmartFusion2.AND2
# Loading SmartFusion2.CFG2
# Loading ieee.numeric_std(body)
# Loading presynth.dac(architecture_dac)
# Loading presynth.delta_adder(architecture_delta_adder)
# Loading presynth.sigma_adder(architecture_sigma_adder)
# Loading presynth.data_receiver(architecture_data_receiver)
# Loading presynth.fccc_c0(rtl)
# Loading presynth.fccc_c0_fccc_c0_0_fccc(def_arch)
# Loading SmartFusion2.VCC
# Loading SmartFusion2.GND
# Loading SmartFusion2.CLKINT
# Loading SmartFusion2.CCC
# Loading SmartFusion2.CCC_PLL
# Loading SmartFusion2.ABISCB82
# Loading SmartFusion2.ABI_PLL_FRONT
# Loading SmartFusion2.refstop
# Loading SmartFusion2.Divide_2
# Loading SmartFusion2.ABI_PHASE
# Loading SmartFusion2.CCC_FB_DELAY
# Loading SmartFusion2.CCC_DELAY
# Loading SmartFusion2.CCC_RF_DELAY
# Loading SmartFusion2.CCC_RF_DIV
# Loading SmartFusion2.Freq_Divider
# Loading SmartFusion2.Even_Divider
# Loading SmartFusion2.Odd_Divider
# Loading SmartFusion2.CCC_FB_DIV
# Loading SmartFusion2.CCC_RF_MUX
# Loading SmartFusion2.CCC_FB_MUX
# Loading SmartFusion2.CCC_GPD0
# Loading SmartFusion2.CCC_GPD
# Loading SmartFusion2.CCC_GPD1
# Loading SmartFusion2.CCC_GPD2
# Loading SmartFusion2.CCC_GPD3
# Loading SmartFusion2.CCC_SYNCB_GEN
# Loading SmartFusion2.RSTN_SYNC
# Loading SmartFusion2.SYNCGEN_CNT14
# Loading SmartFusion2.CCC_GPD_MUX0
# Loading SmartFusion2.CCC_GPD_MUX
# Loading SmartFusion2.CCC_GPD_MUX1
# Loading SmartFusion2.CCC_GPD_MUX2
# Loading SmartFusion2.CCC_GPD_MUX3
# Loading SmartFusion2.CCC_NGMUX0
# Loading SmartFusion2.CCC_NGMUX
# Loading SmartFusion2.CCC_NGPREMUX
# Loading SmartFusion2.CCC_NGMUX1
# Loading SmartFusion2.CCC_NGMUX2
# Loading SmartFusion2.CCC_NGMUX3
# Loading SmartFusion2.CCC_CONFIG
# Loading presynth.osc_c0(rtl)
# Loading presynth.osc_c0_osc_c0_0_osc(def_arch)
# Loading SmartFusion2.RCOSC_25_50MHZ
# Loading presynth.spi_slave(behavioral)
# Loading SmartFusion2.SYSRESET
# Loading SmartFusion2.UDP_MUX2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Constantin  Hostname: DESKTOP-1NBCJI9  ProcessID: 22456
#           Attempting to use alternate WLF file "./wlftnqxjsb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnqxjsb
run
run -continue
run
# End time: 15:39:49 on Dec 05,2022, Elapsed time: 0:02:12
# Errors: 0, Warnings: 2
