Analysis & Synthesis Status : Successful - Sun Nov 07 19:51:24 2021
Quartus II Version : 8.1 Build 163 10/28/2008 SJ Web Edition
Revision Name : problem2_19101196
Top-level Entity Name : problem2_19101196
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 5
    Dedicated logic registers : 5
Total registers : 5
Total pins : 12
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
