{
	"cts__timing__setup__tns__pre_repair": -826787,
	"cts__timing__setup__ws__pre_repair": -850.353,
	"cts__clock__skew__setup__pre_repair": 203.267,
	"cts__clock__skew__hold__pre_repair": 203.229,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.0423351,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.0206089,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 1e+30,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 1868,
	"cts__timing__drv__hold_violation_count__pre_repair": 1576,
	"cts__design__io__pre_repair": 264,
	"cts__design__die__area__pre_repair": 5724.37,
	"cts__design__core__area__pre_repair": 5076.64,
	"cts__design__instance__count__pre_repair": 19989,
	"cts__design__instance__area__pre_repair": 2396.22,
	"cts__design__instance__count__stdcell__pre_repair": 19989,
	"cts__design__instance__area__stdcell__pre_repair": 2396.22,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.47201,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.47201,
	"cts__timing__setup__tns__post_repair": -826787,
	"cts__timing__setup__ws__post_repair": -850.353,
	"cts__clock__skew__setup__post_repair": 203.267,
	"cts__clock__skew__hold__post_repair": 203.229,
	"cts__timing__drv__max_slew_limit__post_repair": 0.0423351,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.0206089,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 1e+30,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 1868,
	"cts__timing__drv__hold_violation_count__post_repair": 1576,
	"cts__design__io__post_repair": 264,
	"cts__design__die__area__post_repair": 5724.37,
	"cts__design__core__area__post_repair": 5076.64,
	"cts__design__instance__count__post_repair": 19989,
	"cts__design__instance__area__post_repair": 2396.22,
	"cts__design__instance__count__stdcell__post_repair": 19989,
	"cts__design__instance__area__stdcell__post_repair": 2396.22,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.47201,
	"cts__design__instance__utilization__stdcell__post_repair": 0.47201,
	"cts__design__instance__displacement__total": 144.572,
	"cts__design__instance__displacement__mean": 0.007,
	"cts__design__instance__displacement__max": 1.066,
	"cts__route__wirelength__estimated": 75506.9,
	"cts__design__instance__count__setup_buffer": 255,
	"cts__design__instance__count__hold_buffer": 1680,
	"cts__design__instance__displacement__total": 4257.62,
	"cts__design__instance__displacement__mean": 0.194,
	"cts__design__instance__displacement__max": 8.103,
	"cts__route__wirelength__estimated": 81423,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": -482222,
	"cts__timing__setup__ws": -499.415,
	"cts__clock__skew__setup": 202.933,
	"cts__clock__skew__hold": 202.896,
	"cts__timing__drv__max_slew_limit": 0.0404047,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.0206089,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 1e+30,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 1536,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__design__io": 264,
	"cts__design__die__area": 5724.37,
	"cts__design__core__area": 5076.64,
	"cts__design__instance__count": 21924,
	"cts__design__instance__area": 2542.9,
	"cts__design__instance__count__stdcell": 21924,
	"cts__design__instance__area__stdcell": 2542.9,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.500902,
	"cts__design__instance__utilization__stdcell": 0.500902
}