//  Precision RTL Synthesis 64-bit 2018.1.0.19 (Production Release) Fri Aug 10 05:55:53 PDT 2018
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2018, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Windows 10 W@DESKTOP-86TQKQ1  10.0.19041 x64
//  
//  Start time Sun Apr 04 02:24:08 2021

***************************************************************
Device Utilization for 3S50tq144
***************************************************************
Resource                          Used    Avail   Utilization
---------------------------------------------------------------
IOs                               25      97       25.77%
Global Buffers                    0       8         0.00%
LUTs                              8       1536      0.52%
CLB Slices                        4       768       0.52%
Dffs or Latches                   0       1827      0.00%
Block RAMs                        0       4         0.00%
Block Multipliers                 0       4         0.00%
Block Multiplier Dffs             0       144       0.00%
---------------------------------------------------------------

***************************************************

Library: cad_lib    Cell: mux_2_to_1    View: mixed

***************************************************

  Cell    Library  References     Total Area

 IBUF    xis3    17 x
 LUT3    xis3     8 x      1      8 LUTs
 OBUF    xis3     8 x

 Number of ports :                           25
 Number of nets :                            50
 Number of instances :                       33
 Number of references to this view :          0

Total accumulated area : 
 Number of LUTs :                             8
 Number of gates :                            8
 Number of accumulated instances :           33


*****************************
 IO Register Mapping Report
*****************************
Design: cad_lib.mux_2_to_1.mixed

+-----------------+-----------+----------+----------+----------+
| Port            | Direction |   INFF   |  OUTFF   |  TRIFF   |
+-----------------+-----------+----------+----------+----------+
| Data_In_0(7)    | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_In_0(6)    | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_In_0(5)    | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_In_0(4)    | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_In_0(3)    | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_In_0(2)    | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_In_0(1)    | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_In_0(0)    | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_In_1(7)    | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_In_1(6)    | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_In_1(5)    | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_In_1(4)    | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_In_1(3)    | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_In_1(2)    | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_In_1(1)    | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_In_1(0)    | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(7)            | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(6)            | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(5)            | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(4)            | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(3)            | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(2)            | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(1)            | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(0)            | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Sel             | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
Total registers mapped: 0
