// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="find_max_bin,hls_ip_2019_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcku15p-ffva1760-1LV-i,HLS_INPUT_CLOCK=3.125000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.548000,HLS_SYN_LAT=4,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=842,HLS_SYN_LUT=3566,HLS_VERSION=2019_2_1}" *)

module find_max_bin (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        slcvec_angle_polar_offset_mrad_V,
        roi_seed_r_V,
        max_bin_count_0_V,
        max_bin_count_1_V,
        max_bin_count_2_V,
        max_bin_count_3_V,
        max_bin_count_4_V,
        max_bin_count_5_V,
        max_bin_count_6_V,
        max_bin_count_7_V,
        max_bin_count_8_V,
        max_bin_count_9_V,
        max_bin_count_10_V,
        max_bin_count_11_V,
        max_bin_count_12_V,
        max_bin_count_13_V,
        max_bin_count_14_V,
        max_bin_count_15_V,
        max_bin_count_16_V,
        max_bin_count_17_V,
        max_bin_count_18_V,
        max_bin_count_19_V,
        max_bin_count_20_V,
        max_bin_count_21_V,
        max_bin_count_22_V,
        max_bin_count_23_V,
        max_bin_count_24_V,
        max_bin_count_25_V,
        max_bin_count_26_V,
        max_bin_count_27_V,
        max_bin_count_28_V,
        max_bin_count_29_V,
        max_bin_count_30_V,
        max_bin_count_31_V,
        max_bin_count_32_V,
        max_bin_count_33_V,
        max_bin_count_34_V,
        max_bin_count_35_V,
        max_bin_count_36_V,
        max_bin_count_37_V,
        max_bin_count_38_V,
        max_bin_count_39_V,
        max_bin_count_40_V,
        max_bin_count_41_V,
        max_bin_count_42_V,
        max_bin_count_43_V,
        max_bin_count_44_V,
        max_bin_count_45_V,
        max_bin_count_46_V,
        max_bin_count_47_V,
        max_bin_count_48_V,
        max_bin_count_49_V,
        max_bin_count_50_V,
        max_bin_count_51_V,
        max_bin_count_52_V,
        max_bin_count_53_V,
        max_bin_count_54_V,
        max_bin_count_55_V,
        max_bin_count_56_V,
        max_bin_count_57_V,
        max_bin_count_58_V,
        max_bin_count_59_V,
        max_bin_count_60_V,
        max_bin_count_61_V,
        max_bin_count_62_V,
        max_bin_count_63_V,
        max_bin_count_64_V,
        max_bin_count_65_V,
        max_bin_count_66_V,
        max_bin_count_67_V,
        max_bin_count_68_V,
        max_bin_count_69_V,
        max_bin_count_70_V,
        max_bin_count_71_V,
        max_bin_count_72_V,
        max_bin_count_73_V,
        max_bin_count_74_V,
        max_bin_count_75_V,
        max_bin_count_76_V,
        max_bin_count_77_V,
        max_bin_count_78_V,
        max_bin_count_79_V,
        max_bin_count_80_V,
        max_bin_count_81_V,
        max_bin_count_82_V,
        max_bin_count_83_V,
        max_bin_count_84_V,
        max_bin_count_85_V,
        max_bin_count_86_V,
        max_bin_count_87_V,
        max_bin_count_88_V,
        max_bin_count_89_V,
        max_bin_count_90_V,
        max_bin_count_91_V,
        max_bin_count_92_V,
        max_bin_count_93_V,
        max_bin_count_94_V,
        max_bin_count_95_V,
        max_bin_count_96_V,
        max_bin_count_97_V,
        max_bin_count_98_V,
        max_bin_count_99_V,
        max_bin_count_100_V,
        max_bin_count_101_V,
        max_bin_count_102_V,
        max_bin_count_103_V,
        max_bin_count_104_V,
        max_bin_count_105_V,
        max_bin_count_106_V,
        max_bin_count_107_V,
        max_bin_count_108_V,
        max_bin_count_109_V,
        max_bin_count_110_V,
        max_bin_count_111_V,
        max_bin_count_112_V,
        max_bin_count_113_V,
        max_bin_count_114_V,
        max_bin_count_115_V,
        max_bin_count_116_V,
        max_bin_count_117_V,
        max_bin_count_118_V,
        max_bin_count_119_V,
        max_bin_count_120_V,
        max_bin_count_121_V,
        max_bin_count_122_V,
        max_bin_count_123_V,
        max_bin_count_124_V,
        max_bin_count_125_V,
        max_bin_count_126_V,
        max_bin_count_127_V,
        max_bin_r_0_V,
        max_bin_r_1_V,
        max_bin_r_2_V,
        max_bin_r_3_V,
        max_bin_r_4_V,
        max_bin_r_5_V,
        max_bin_r_6_V,
        max_bin_r_7_V,
        max_bin_r_8_V,
        max_bin_r_9_V,
        max_bin_r_10_V,
        max_bin_r_11_V,
        max_bin_r_12_V,
        max_bin_r_13_V,
        max_bin_r_14_V,
        max_bin_r_15_V,
        max_bin_r_16_V,
        max_bin_r_17_V,
        max_bin_r_18_V,
        max_bin_r_19_V,
        max_bin_r_20_V,
        max_bin_r_21_V,
        max_bin_r_22_V,
        max_bin_r_23_V,
        max_bin_r_24_V,
        max_bin_r_25_V,
        max_bin_r_26_V,
        max_bin_r_27_V,
        max_bin_r_28_V,
        max_bin_r_29_V,
        max_bin_r_30_V,
        max_bin_r_31_V,
        max_bin_r_32_V,
        max_bin_r_33_V,
        max_bin_r_34_V,
        max_bin_r_35_V,
        max_bin_r_36_V,
        max_bin_r_37_V,
        max_bin_r_38_V,
        max_bin_r_39_V,
        max_bin_r_40_V,
        max_bin_r_41_V,
        max_bin_r_42_V,
        max_bin_r_43_V,
        max_bin_r_44_V,
        max_bin_r_45_V,
        max_bin_r_46_V,
        max_bin_r_47_V,
        max_bin_r_48_V,
        max_bin_r_49_V,
        max_bin_r_50_V,
        max_bin_r_51_V,
        max_bin_r_52_V,
        max_bin_r_53_V,
        max_bin_r_54_V,
        max_bin_r_55_V,
        max_bin_r_56_V,
        max_bin_r_57_V,
        max_bin_r_58_V,
        max_bin_r_59_V,
        max_bin_r_60_V,
        max_bin_r_61_V,
        max_bin_r_62_V,
        max_bin_r_63_V,
        max_bin_r_64_V,
        max_bin_r_65_V,
        max_bin_r_66_V,
        max_bin_r_67_V,
        max_bin_r_68_V,
        max_bin_r_69_V,
        max_bin_r_70_V,
        max_bin_r_71_V,
        max_bin_r_72_V,
        max_bin_r_73_V,
        max_bin_r_74_V,
        max_bin_r_75_V,
        max_bin_r_76_V,
        max_bin_r_77_V,
        max_bin_r_78_V,
        max_bin_r_79_V,
        max_bin_r_80_V,
        max_bin_r_81_V,
        max_bin_r_82_V,
        max_bin_r_83_V,
        max_bin_r_84_V,
        max_bin_r_85_V,
        max_bin_r_86_V,
        max_bin_r_87_V,
        max_bin_r_88_V,
        max_bin_r_89_V,
        max_bin_r_90_V,
        max_bin_r_91_V,
        max_bin_r_92_V,
        max_bin_r_93_V,
        max_bin_r_94_V,
        max_bin_r_95_V,
        max_bin_r_96_V,
        max_bin_r_97_V,
        max_bin_r_98_V,
        max_bin_r_99_V,
        max_bin_r_100_V,
        max_bin_r_101_V,
        max_bin_r_102_V,
        max_bin_r_103_V,
        max_bin_r_104_V,
        max_bin_r_105_V,
        max_bin_r_106_V,
        max_bin_r_107_V,
        max_bin_r_108_V,
        max_bin_r_109_V,
        max_bin_r_110_V,
        max_bin_r_111_V,
        max_bin_r_112_V,
        max_bin_r_113_V,
        max_bin_r_114_V,
        max_bin_r_115_V,
        max_bin_r_116_V,
        max_bin_r_117_V,
        max_bin_r_118_V,
        max_bin_r_119_V,
        max_bin_r_120_V,
        max_bin_r_121_V,
        max_bin_r_122_V,
        max_bin_r_123_V,
        max_bin_r_124_V,
        max_bin_r_125_V,
        max_bin_r_126_V,
        max_bin_r_127_V,
        hls_LT_theta_global_V,
        hls_LT_theta_global_V_ap_vld,
        hls_LT_r_global_V,
        hls_LT_r_global_V_ap_vld,
        hls_LT_theta_V,
        hls_LT_theta_V_ap_vld,
        hls_LT_r_V,
        hls_LT_r_V_ap_vld,
        res_max_bin_count_V,
        res_max_bin_count_V_ap_vld,
        res_max_bin_theta_V,
        res_max_bin_theta_V_ap_vld,
        res_max_bin_r_V,
        res_max_bin_r_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [17:0] slcvec_angle_polar_offset_mrad_V;
input  [21:0] roi_seed_r_V;
input  [3:0] max_bin_count_0_V;
input  [3:0] max_bin_count_1_V;
input  [3:0] max_bin_count_2_V;
input  [3:0] max_bin_count_3_V;
input  [3:0] max_bin_count_4_V;
input  [3:0] max_bin_count_5_V;
input  [3:0] max_bin_count_6_V;
input  [3:0] max_bin_count_7_V;
input  [3:0] max_bin_count_8_V;
input  [3:0] max_bin_count_9_V;
input  [3:0] max_bin_count_10_V;
input  [3:0] max_bin_count_11_V;
input  [3:0] max_bin_count_12_V;
input  [3:0] max_bin_count_13_V;
input  [3:0] max_bin_count_14_V;
input  [3:0] max_bin_count_15_V;
input  [3:0] max_bin_count_16_V;
input  [3:0] max_bin_count_17_V;
input  [3:0] max_bin_count_18_V;
input  [3:0] max_bin_count_19_V;
input  [3:0] max_bin_count_20_V;
input  [3:0] max_bin_count_21_V;
input  [3:0] max_bin_count_22_V;
input  [3:0] max_bin_count_23_V;
input  [3:0] max_bin_count_24_V;
input  [3:0] max_bin_count_25_V;
input  [3:0] max_bin_count_26_V;
input  [3:0] max_bin_count_27_V;
input  [3:0] max_bin_count_28_V;
input  [3:0] max_bin_count_29_V;
input  [3:0] max_bin_count_30_V;
input  [3:0] max_bin_count_31_V;
input  [3:0] max_bin_count_32_V;
input  [3:0] max_bin_count_33_V;
input  [3:0] max_bin_count_34_V;
input  [3:0] max_bin_count_35_V;
input  [3:0] max_bin_count_36_V;
input  [3:0] max_bin_count_37_V;
input  [3:0] max_bin_count_38_V;
input  [3:0] max_bin_count_39_V;
input  [3:0] max_bin_count_40_V;
input  [3:0] max_bin_count_41_V;
input  [3:0] max_bin_count_42_V;
input  [3:0] max_bin_count_43_V;
input  [3:0] max_bin_count_44_V;
input  [3:0] max_bin_count_45_V;
input  [3:0] max_bin_count_46_V;
input  [3:0] max_bin_count_47_V;
input  [3:0] max_bin_count_48_V;
input  [3:0] max_bin_count_49_V;
input  [3:0] max_bin_count_50_V;
input  [3:0] max_bin_count_51_V;
input  [3:0] max_bin_count_52_V;
input  [3:0] max_bin_count_53_V;
input  [3:0] max_bin_count_54_V;
input  [3:0] max_bin_count_55_V;
input  [3:0] max_bin_count_56_V;
input  [3:0] max_bin_count_57_V;
input  [3:0] max_bin_count_58_V;
input  [3:0] max_bin_count_59_V;
input  [3:0] max_bin_count_60_V;
input  [3:0] max_bin_count_61_V;
input  [3:0] max_bin_count_62_V;
input  [3:0] max_bin_count_63_V;
input  [3:0] max_bin_count_64_V;
input  [3:0] max_bin_count_65_V;
input  [3:0] max_bin_count_66_V;
input  [3:0] max_bin_count_67_V;
input  [3:0] max_bin_count_68_V;
input  [3:0] max_bin_count_69_V;
input  [3:0] max_bin_count_70_V;
input  [3:0] max_bin_count_71_V;
input  [3:0] max_bin_count_72_V;
input  [3:0] max_bin_count_73_V;
input  [3:0] max_bin_count_74_V;
input  [3:0] max_bin_count_75_V;
input  [3:0] max_bin_count_76_V;
input  [3:0] max_bin_count_77_V;
input  [3:0] max_bin_count_78_V;
input  [3:0] max_bin_count_79_V;
input  [3:0] max_bin_count_80_V;
input  [3:0] max_bin_count_81_V;
input  [3:0] max_bin_count_82_V;
input  [3:0] max_bin_count_83_V;
input  [3:0] max_bin_count_84_V;
input  [3:0] max_bin_count_85_V;
input  [3:0] max_bin_count_86_V;
input  [3:0] max_bin_count_87_V;
input  [3:0] max_bin_count_88_V;
input  [3:0] max_bin_count_89_V;
input  [3:0] max_bin_count_90_V;
input  [3:0] max_bin_count_91_V;
input  [3:0] max_bin_count_92_V;
input  [3:0] max_bin_count_93_V;
input  [3:0] max_bin_count_94_V;
input  [3:0] max_bin_count_95_V;
input  [3:0] max_bin_count_96_V;
input  [3:0] max_bin_count_97_V;
input  [3:0] max_bin_count_98_V;
input  [3:0] max_bin_count_99_V;
input  [3:0] max_bin_count_100_V;
input  [3:0] max_bin_count_101_V;
input  [3:0] max_bin_count_102_V;
input  [3:0] max_bin_count_103_V;
input  [3:0] max_bin_count_104_V;
input  [3:0] max_bin_count_105_V;
input  [3:0] max_bin_count_106_V;
input  [3:0] max_bin_count_107_V;
input  [3:0] max_bin_count_108_V;
input  [3:0] max_bin_count_109_V;
input  [3:0] max_bin_count_110_V;
input  [3:0] max_bin_count_111_V;
input  [3:0] max_bin_count_112_V;
input  [3:0] max_bin_count_113_V;
input  [3:0] max_bin_count_114_V;
input  [3:0] max_bin_count_115_V;
input  [3:0] max_bin_count_116_V;
input  [3:0] max_bin_count_117_V;
input  [3:0] max_bin_count_118_V;
input  [3:0] max_bin_count_119_V;
input  [3:0] max_bin_count_120_V;
input  [3:0] max_bin_count_121_V;
input  [3:0] max_bin_count_122_V;
input  [3:0] max_bin_count_123_V;
input  [3:0] max_bin_count_124_V;
input  [3:0] max_bin_count_125_V;
input  [3:0] max_bin_count_126_V;
input  [3:0] max_bin_count_127_V;
input  [6:0] max_bin_r_0_V;
input  [6:0] max_bin_r_1_V;
input  [6:0] max_bin_r_2_V;
input  [6:0] max_bin_r_3_V;
input  [6:0] max_bin_r_4_V;
input  [6:0] max_bin_r_5_V;
input  [6:0] max_bin_r_6_V;
input  [6:0] max_bin_r_7_V;
input  [6:0] max_bin_r_8_V;
input  [6:0] max_bin_r_9_V;
input  [6:0] max_bin_r_10_V;
input  [6:0] max_bin_r_11_V;
input  [6:0] max_bin_r_12_V;
input  [6:0] max_bin_r_13_V;
input  [6:0] max_bin_r_14_V;
input  [6:0] max_bin_r_15_V;
input  [6:0] max_bin_r_16_V;
input  [6:0] max_bin_r_17_V;
input  [6:0] max_bin_r_18_V;
input  [6:0] max_bin_r_19_V;
input  [6:0] max_bin_r_20_V;
input  [6:0] max_bin_r_21_V;
input  [6:0] max_bin_r_22_V;
input  [6:0] max_bin_r_23_V;
input  [6:0] max_bin_r_24_V;
input  [6:0] max_bin_r_25_V;
input  [6:0] max_bin_r_26_V;
input  [6:0] max_bin_r_27_V;
input  [6:0] max_bin_r_28_V;
input  [6:0] max_bin_r_29_V;
input  [6:0] max_bin_r_30_V;
input  [6:0] max_bin_r_31_V;
input  [6:0] max_bin_r_32_V;
input  [6:0] max_bin_r_33_V;
input  [6:0] max_bin_r_34_V;
input  [6:0] max_bin_r_35_V;
input  [6:0] max_bin_r_36_V;
input  [6:0] max_bin_r_37_V;
input  [6:0] max_bin_r_38_V;
input  [6:0] max_bin_r_39_V;
input  [6:0] max_bin_r_40_V;
input  [6:0] max_bin_r_41_V;
input  [6:0] max_bin_r_42_V;
input  [6:0] max_bin_r_43_V;
input  [6:0] max_bin_r_44_V;
input  [6:0] max_bin_r_45_V;
input  [6:0] max_bin_r_46_V;
input  [6:0] max_bin_r_47_V;
input  [6:0] max_bin_r_48_V;
input  [6:0] max_bin_r_49_V;
input  [6:0] max_bin_r_50_V;
input  [6:0] max_bin_r_51_V;
input  [6:0] max_bin_r_52_V;
input  [6:0] max_bin_r_53_V;
input  [6:0] max_bin_r_54_V;
input  [6:0] max_bin_r_55_V;
input  [6:0] max_bin_r_56_V;
input  [6:0] max_bin_r_57_V;
input  [6:0] max_bin_r_58_V;
input  [6:0] max_bin_r_59_V;
input  [6:0] max_bin_r_60_V;
input  [6:0] max_bin_r_61_V;
input  [6:0] max_bin_r_62_V;
input  [6:0] max_bin_r_63_V;
input  [6:0] max_bin_r_64_V;
input  [6:0] max_bin_r_65_V;
input  [6:0] max_bin_r_66_V;
input  [6:0] max_bin_r_67_V;
input  [6:0] max_bin_r_68_V;
input  [6:0] max_bin_r_69_V;
input  [6:0] max_bin_r_70_V;
input  [6:0] max_bin_r_71_V;
input  [6:0] max_bin_r_72_V;
input  [6:0] max_bin_r_73_V;
input  [6:0] max_bin_r_74_V;
input  [6:0] max_bin_r_75_V;
input  [6:0] max_bin_r_76_V;
input  [6:0] max_bin_r_77_V;
input  [6:0] max_bin_r_78_V;
input  [6:0] max_bin_r_79_V;
input  [6:0] max_bin_r_80_V;
input  [6:0] max_bin_r_81_V;
input  [6:0] max_bin_r_82_V;
input  [6:0] max_bin_r_83_V;
input  [6:0] max_bin_r_84_V;
input  [6:0] max_bin_r_85_V;
input  [6:0] max_bin_r_86_V;
input  [6:0] max_bin_r_87_V;
input  [6:0] max_bin_r_88_V;
input  [6:0] max_bin_r_89_V;
input  [6:0] max_bin_r_90_V;
input  [6:0] max_bin_r_91_V;
input  [6:0] max_bin_r_92_V;
input  [6:0] max_bin_r_93_V;
input  [6:0] max_bin_r_94_V;
input  [6:0] max_bin_r_95_V;
input  [6:0] max_bin_r_96_V;
input  [6:0] max_bin_r_97_V;
input  [6:0] max_bin_r_98_V;
input  [6:0] max_bin_r_99_V;
input  [6:0] max_bin_r_100_V;
input  [6:0] max_bin_r_101_V;
input  [6:0] max_bin_r_102_V;
input  [6:0] max_bin_r_103_V;
input  [6:0] max_bin_r_104_V;
input  [6:0] max_bin_r_105_V;
input  [6:0] max_bin_r_106_V;
input  [6:0] max_bin_r_107_V;
input  [6:0] max_bin_r_108_V;
input  [6:0] max_bin_r_109_V;
input  [6:0] max_bin_r_110_V;
input  [6:0] max_bin_r_111_V;
input  [6:0] max_bin_r_112_V;
input  [6:0] max_bin_r_113_V;
input  [6:0] max_bin_r_114_V;
input  [6:0] max_bin_r_115_V;
input  [6:0] max_bin_r_116_V;
input  [6:0] max_bin_r_117_V;
input  [6:0] max_bin_r_118_V;
input  [6:0] max_bin_r_119_V;
input  [6:0] max_bin_r_120_V;
input  [6:0] max_bin_r_121_V;
input  [6:0] max_bin_r_122_V;
input  [6:0] max_bin_r_123_V;
input  [6:0] max_bin_r_124_V;
input  [6:0] max_bin_r_125_V;
input  [6:0] max_bin_r_126_V;
input  [6:0] max_bin_r_127_V;
output  [17:0] hls_LT_theta_global_V;
output   hls_LT_theta_global_V_ap_vld;
output  [21:0] hls_LT_r_global_V;
output   hls_LT_r_global_V_ap_vld;
output  [17:0] hls_LT_theta_V;
output   hls_LT_theta_V_ap_vld;
output  [21:0] hls_LT_r_V;
output   hls_LT_r_V_ap_vld;
output  [3:0] res_max_bin_count_V;
output   res_max_bin_count_V_ap_vld;
output  [6:0] res_max_bin_theta_V;
output   res_max_bin_theta_V_ap_vld;
output  [6:0] res_max_bin_r_V;
output   res_max_bin_r_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg hls_LT_theta_global_V_ap_vld;
reg hls_LT_r_global_V_ap_vld;
reg hls_LT_theta_V_ap_vld;
reg hls_LT_r_V_ap_vld;
reg res_max_bin_count_V_ap_vld;
reg res_max_bin_theta_V_ap_vld;
reg res_max_bin_r_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_11001;
reg   [21:0] roi_seed_r_V_read_reg_6202;
reg   [21:0] roi_seed_r_V_read_reg_6202_pp0_iter1_reg;
reg   [21:0] roi_seed_r_V_read_reg_6202_pp0_iter2_reg;
reg   [21:0] roi_seed_r_V_read_reg_6202_pp0_iter3_reg;
reg   [17:0] slcvec_angle_polar_o_reg_6207;
reg   [17:0] slcvec_angle_polar_o_reg_6207_pp0_iter1_reg;
reg   [17:0] slcvec_angle_polar_o_reg_6207_pp0_iter2_reg;
reg   [17:0] slcvec_angle_polar_o_reg_6207_pp0_iter3_reg;
wire   [0:0] icmp_ln895_fu_2568_p2;
reg   [0:0] icmp_ln895_reg_6212;
reg   [0:0] icmp_ln895_reg_6212_pp0_iter1_reg;
wire   [0:0] icmp_ln895_1_fu_2574_p2;
reg   [0:0] icmp_ln895_1_reg_6217;
reg   [0:0] icmp_ln895_1_reg_6217_pp0_iter1_reg;
wire   [0:0] icmp_ln895_2_fu_2580_p2;
reg   [0:0] icmp_ln895_2_reg_6222;
reg   [0:0] icmp_ln895_2_reg_6222_pp0_iter1_reg;
wire   [0:0] icmp_ln895_3_fu_2586_p2;
reg   [0:0] icmp_ln895_3_reg_6227;
reg   [0:0] icmp_ln895_3_reg_6227_pp0_iter1_reg;
wire   [0:0] icmp_ln895_4_fu_2592_p2;
reg   [0:0] icmp_ln895_4_reg_6232;
wire   [0:0] icmp_ln895_6_fu_2598_p2;
reg   [0:0] icmp_ln895_6_reg_6237;
wire   [0:0] icmp_ln895_15_fu_2604_p2;
reg   [0:0] icmp_ln895_15_reg_6242;
wire   [0:0] icmp_ln895_7_fu_2610_p2;
reg   [0:0] icmp_ln895_7_reg_6247;
wire   [0:0] icmp_ln895_8_fu_2616_p2;
reg   [0:0] icmp_ln895_8_reg_6252;
reg   [0:0] icmp_ln895_8_reg_6252_pp0_iter1_reg;
wire   [0:0] icmp_ln895_9_fu_2622_p2;
reg   [0:0] icmp_ln895_9_reg_6257;
reg   [0:0] icmp_ln895_9_reg_6257_pp0_iter1_reg;
wire   [0:0] icmp_ln895_10_fu_2628_p2;
reg   [0:0] icmp_ln895_10_reg_6262;
reg   [0:0] icmp_ln895_10_reg_6262_pp0_iter1_reg;
wire   [0:0] icmp_ln895_11_fu_2634_p2;
reg   [0:0] icmp_ln895_11_reg_6267;
reg   [0:0] icmp_ln895_11_reg_6267_pp0_iter1_reg;
wire   [0:0] icmp_ln895_12_fu_2640_p2;
reg   [0:0] icmp_ln895_12_reg_6272;
wire   [0:0] icmp_ln895_13_fu_2646_p2;
reg   [0:0] icmp_ln895_13_reg_6277;
wire   [0:0] icmp_ln895_14_fu_2652_p2;
reg   [0:0] icmp_ln895_14_reg_6282;
wire   [0:0] icmp_ln895_27_fu_2658_p2;
reg   [0:0] icmp_ln895_27_reg_6287;
wire   [0:0] icmp_ln895_16_fu_2664_p2;
reg   [0:0] icmp_ln895_16_reg_6292;
reg   [0:0] icmp_ln895_16_reg_6292_pp0_iter1_reg;
wire   [0:0] icmp_ln895_17_fu_2670_p2;
reg   [0:0] icmp_ln895_17_reg_6297;
reg   [0:0] icmp_ln895_17_reg_6297_pp0_iter1_reg;
wire   [0:0] icmp_ln895_18_fu_2676_p2;
reg   [0:0] icmp_ln895_18_reg_6302;
reg   [0:0] icmp_ln895_18_reg_6302_pp0_iter1_reg;
wire   [0:0] icmp_ln895_19_fu_2682_p2;
reg   [0:0] icmp_ln895_19_reg_6307;
reg   [0:0] icmp_ln895_19_reg_6307_pp0_iter1_reg;
wire   [0:0] icmp_ln895_20_fu_2688_p2;
reg   [0:0] icmp_ln895_20_reg_6312;
wire   [0:0] icmp_ln895_21_fu_2694_p2;
reg   [0:0] icmp_ln895_21_reg_6317;
wire   [0:0] icmp_ln895_22_fu_2700_p2;
reg   [0:0] icmp_ln895_22_reg_6322;
wire   [0:0] icmp_ln895_23_fu_2706_p2;
reg   [0:0] icmp_ln895_23_reg_6327;
wire   [0:0] icmp_ln895_24_fu_2712_p2;
reg   [0:0] icmp_ln895_24_reg_6332;
reg   [0:0] icmp_ln895_24_reg_6332_pp0_iter1_reg;
wire   [0:0] icmp_ln895_25_fu_2718_p2;
reg   [0:0] icmp_ln895_25_reg_6337;
reg   [0:0] icmp_ln895_25_reg_6337_pp0_iter1_reg;
wire   [0:0] icmp_ln895_26_fu_2724_p2;
reg   [0:0] icmp_ln895_26_reg_6342;
reg   [0:0] icmp_ln895_26_reg_6342_pp0_iter1_reg;
wire   [0:0] icmp_ln895_39_fu_2730_p2;
reg   [0:0] icmp_ln895_39_reg_6347;
reg   [0:0] icmp_ln895_39_reg_6347_pp0_iter1_reg;
wire   [0:0] icmp_ln895_28_fu_2736_p2;
reg   [0:0] icmp_ln895_28_reg_6352;
wire   [0:0] icmp_ln895_29_fu_2742_p2;
reg   [0:0] icmp_ln895_29_reg_6357;
wire   [0:0] icmp_ln895_30_fu_2748_p2;
reg   [0:0] icmp_ln895_30_reg_6362;
wire   [0:0] icmp_ln895_31_fu_2754_p2;
reg   [0:0] icmp_ln895_31_reg_6367;
wire   [0:0] icmp_ln895_32_fu_2760_p2;
reg   [0:0] icmp_ln895_32_reg_6372;
reg   [0:0] icmp_ln895_32_reg_6372_pp0_iter1_reg;
wire   [0:0] icmp_ln895_33_fu_2766_p2;
reg   [0:0] icmp_ln895_33_reg_6377;
reg   [0:0] icmp_ln895_33_reg_6377_pp0_iter1_reg;
wire   [0:0] icmp_ln895_34_fu_2772_p2;
reg   [0:0] icmp_ln895_34_reg_6382;
reg   [0:0] icmp_ln895_34_reg_6382_pp0_iter1_reg;
wire   [0:0] icmp_ln895_35_fu_2778_p2;
reg   [0:0] icmp_ln895_35_reg_6387;
reg   [0:0] icmp_ln895_35_reg_6387_pp0_iter1_reg;
wire   [0:0] icmp_ln895_36_fu_2784_p2;
reg   [0:0] icmp_ln895_36_reg_6392;
wire   [0:0] icmp_ln895_37_fu_2790_p2;
reg   [0:0] icmp_ln895_37_reg_6397;
wire   [0:0] icmp_ln895_38_fu_2796_p2;
reg   [0:0] icmp_ln895_38_reg_6402;
wire   [0:0] icmp_ln895_64_fu_2802_p2;
reg   [0:0] icmp_ln895_64_reg_6407;
wire   [0:0] icmp_ln895_40_fu_2808_p2;
reg   [0:0] icmp_ln895_40_reg_6412;
reg   [0:0] icmp_ln895_40_reg_6412_pp0_iter1_reg;
wire   [0:0] icmp_ln895_41_fu_2814_p2;
reg   [0:0] icmp_ln895_41_reg_6417;
reg   [0:0] icmp_ln895_41_reg_6417_pp0_iter1_reg;
wire   [0:0] icmp_ln895_42_fu_2820_p2;
reg   [0:0] icmp_ln895_42_reg_6422;
reg   [0:0] icmp_ln895_42_reg_6422_pp0_iter1_reg;
wire   [0:0] icmp_ln895_43_fu_2826_p2;
reg   [0:0] icmp_ln895_43_reg_6427;
reg   [0:0] icmp_ln895_43_reg_6427_pp0_iter1_reg;
wire   [0:0] icmp_ln895_44_fu_2832_p2;
reg   [0:0] icmp_ln895_44_reg_6432;
wire   [0:0] icmp_ln895_45_fu_2838_p2;
reg   [0:0] icmp_ln895_45_reg_6437;
wire   [0:0] icmp_ln895_46_fu_2844_p2;
reg   [0:0] icmp_ln895_46_reg_6442;
wire   [0:0] icmp_ln895_47_fu_2850_p2;
reg   [0:0] icmp_ln895_47_reg_6447;
wire   [0:0] icmp_ln895_48_fu_2856_p2;
reg   [0:0] icmp_ln895_48_reg_6452;
reg   [0:0] icmp_ln895_48_reg_6452_pp0_iter1_reg;
wire   [0:0] icmp_ln895_49_fu_2862_p2;
reg   [0:0] icmp_ln895_49_reg_6457;
reg   [0:0] icmp_ln895_49_reg_6457_pp0_iter1_reg;
wire   [0:0] icmp_ln895_50_fu_2868_p2;
reg   [0:0] icmp_ln895_50_reg_6462;
reg   [0:0] icmp_ln895_50_reg_6462_pp0_iter1_reg;
wire   [0:0] icmp_ln895_51_fu_2874_p2;
reg   [0:0] icmp_ln895_51_reg_6467;
reg   [0:0] icmp_ln895_51_reg_6467_pp0_iter1_reg;
wire   [0:0] icmp_ln895_52_fu_2880_p2;
reg   [0:0] icmp_ln895_52_reg_6472;
wire   [0:0] icmp_ln895_53_fu_2886_p2;
reg   [0:0] icmp_ln895_53_reg_6477;
wire   [0:0] icmp_ln895_54_fu_2892_p2;
reg   [0:0] icmp_ln895_54_reg_6482;
wire   [0:0] icmp_ln895_55_fu_2898_p2;
reg   [0:0] icmp_ln895_55_reg_6487;
wire   [0:0] icmp_ln895_56_fu_2904_p2;
reg   [0:0] icmp_ln895_56_reg_6492;
reg   [0:0] icmp_ln895_56_reg_6492_pp0_iter1_reg;
wire   [0:0] icmp_ln895_57_fu_2910_p2;
reg   [0:0] icmp_ln895_57_reg_6497;
reg   [0:0] icmp_ln895_57_reg_6497_pp0_iter1_reg;
wire   [0:0] icmp_ln895_58_fu_2916_p2;
reg   [0:0] icmp_ln895_58_reg_6502;
reg   [0:0] icmp_ln895_58_reg_6502_pp0_iter1_reg;
wire   [0:0] icmp_ln895_59_fu_2922_p2;
reg   [0:0] icmp_ln895_59_reg_6507;
reg   [0:0] icmp_ln895_59_reg_6507_pp0_iter1_reg;
wire   [0:0] icmp_ln895_60_fu_2928_p2;
reg   [0:0] icmp_ln895_60_reg_6512;
wire   [0:0] icmp_ln895_61_fu_2934_p2;
reg   [0:0] icmp_ln895_61_reg_6517;
wire   [0:0] icmp_ln895_62_fu_2940_p2;
reg   [0:0] icmp_ln895_62_reg_6522;
wire   [0:0] icmp_ln895_63_fu_2946_p2;
reg   [0:0] icmp_ln895_63_reg_6527;
wire   [0:0] icmp_ln895_65_fu_2952_p2;
reg   [0:0] icmp_ln895_65_reg_6532;
reg   [0:0] icmp_ln895_65_reg_6532_pp0_iter1_reg;
wire   [6:0] select_ln303_1_fu_4292_p3;
reg   [6:0] select_ln303_1_reg_6537;
wire   [3:0] select_ln303_2_fu_4300_p3;
reg   [3:0] select_ln303_2_reg_6542;
wire   [0:0] icmp_ln895_66_fu_2956_p2;
reg   [0:0] icmp_ln895_66_reg_6548;
reg   [0:0] icmp_ln895_66_reg_6548_pp0_iter1_reg;
wire   [6:0] select_ln303_4_fu_4308_p3;
reg   [6:0] select_ln303_4_reg_6553;
wire   [3:0] select_ln303_5_fu_4316_p3;
reg   [3:0] select_ln303_5_reg_6558;
wire   [0:0] icmp_ln895_67_fu_2960_p2;
reg   [0:0] icmp_ln895_67_reg_6564;
reg   [0:0] icmp_ln895_67_reg_6564_pp0_iter1_reg;
wire   [6:0] select_ln303_7_fu_4324_p3;
reg   [6:0] select_ln303_7_reg_6569;
wire   [3:0] select_ln303_8_fu_4332_p3;
reg   [3:0] select_ln303_8_reg_6574;
wire   [0:0] icmp_ln895_68_fu_2964_p2;
reg   [0:0] icmp_ln895_68_reg_6580;
reg   [0:0] icmp_ln895_68_reg_6580_pp0_iter1_reg;
wire   [6:0] select_ln303_10_fu_4340_p3;
reg   [6:0] select_ln303_10_reg_6585;
wire   [3:0] select_ln303_11_fu_4348_p3;
reg   [3:0] select_ln303_11_reg_6590;
wire   [0:0] icmp_ln895_69_fu_2968_p2;
reg   [0:0] icmp_ln895_69_reg_6596;
wire   [6:0] select_ln303_13_fu_4356_p3;
reg   [6:0] select_ln303_13_reg_6601;
wire   [3:0] select_ln303_14_fu_4364_p3;
reg   [3:0] select_ln303_14_reg_6606;
wire   [0:0] icmp_ln895_70_fu_2972_p2;
reg   [0:0] icmp_ln895_70_reg_6612;
wire   [6:0] select_ln303_16_fu_4372_p3;
reg   [6:0] select_ln303_16_reg_6617;
wire   [3:0] select_ln303_17_fu_4380_p3;
reg   [3:0] select_ln303_17_reg_6622;
wire   [0:0] icmp_ln895_71_fu_2976_p2;
reg   [0:0] icmp_ln895_71_reg_6628;
wire   [6:0] select_ln303_19_fu_4388_p3;
reg   [6:0] select_ln303_19_reg_6633;
wire   [3:0] select_ln303_20_fu_4396_p3;
reg   [3:0] select_ln303_20_reg_6638;
wire   [0:0] icmp_ln895_72_fu_2980_p2;
reg   [0:0] icmp_ln895_72_reg_6644;
wire   [6:0] select_ln303_22_fu_4404_p3;
reg   [6:0] select_ln303_22_reg_6649;
wire   [3:0] select_ln303_23_fu_4412_p3;
reg   [3:0] select_ln303_23_reg_6654;
wire   [0:0] icmp_ln895_73_fu_2984_p2;
reg   [0:0] icmp_ln895_73_reg_6660;
reg   [0:0] icmp_ln895_73_reg_6660_pp0_iter1_reg;
wire   [6:0] select_ln303_25_fu_4420_p3;
reg   [6:0] select_ln303_25_reg_6665;
wire   [3:0] select_ln303_26_fu_4428_p3;
reg   [3:0] select_ln303_26_reg_6670;
wire   [0:0] icmp_ln895_74_fu_2988_p2;
reg   [0:0] icmp_ln895_74_reg_6676;
reg   [0:0] icmp_ln895_74_reg_6676_pp0_iter1_reg;
wire   [6:0] select_ln303_28_fu_4436_p3;
reg   [6:0] select_ln303_28_reg_6681;
wire   [3:0] select_ln303_29_fu_4444_p3;
reg   [3:0] select_ln303_29_reg_6686;
wire   [0:0] icmp_ln895_75_fu_2992_p2;
reg   [0:0] icmp_ln895_75_reg_6692;
reg   [0:0] icmp_ln895_75_reg_6692_pp0_iter1_reg;
wire   [6:0] select_ln303_31_fu_4452_p3;
reg   [6:0] select_ln303_31_reg_6697;
wire   [3:0] select_ln303_32_fu_4460_p3;
reg   [3:0] select_ln303_32_reg_6702;
wire   [0:0] icmp_ln895_76_fu_2996_p2;
reg   [0:0] icmp_ln895_76_reg_6708;
reg   [0:0] icmp_ln895_76_reg_6708_pp0_iter1_reg;
wire   [6:0] select_ln303_34_fu_4468_p3;
reg   [6:0] select_ln303_34_reg_6713;
wire   [3:0] select_ln303_35_fu_4476_p3;
reg   [3:0] select_ln303_35_reg_6718;
wire   [0:0] icmp_ln895_77_fu_3000_p2;
reg   [0:0] icmp_ln895_77_reg_6724;
wire   [6:0] select_ln303_37_fu_4484_p3;
reg   [6:0] select_ln303_37_reg_6729;
wire   [3:0] select_ln303_38_fu_4492_p3;
reg   [3:0] select_ln303_38_reg_6734;
wire   [0:0] icmp_ln895_78_fu_3004_p2;
reg   [0:0] icmp_ln895_78_reg_6740;
wire   [6:0] select_ln303_40_fu_4500_p3;
reg   [6:0] select_ln303_40_reg_6745;
wire   [3:0] select_ln303_41_fu_4508_p3;
reg   [3:0] select_ln303_41_reg_6750;
wire   [0:0] icmp_ln895_79_fu_3008_p2;
reg   [0:0] icmp_ln895_79_reg_6756;
wire   [6:0] select_ln303_43_fu_4516_p3;
reg   [6:0] select_ln303_43_reg_6761;
wire   [3:0] select_ln303_44_fu_4524_p3;
reg   [3:0] select_ln303_44_reg_6766;
wire   [0:0] icmp_ln895_80_fu_3012_p2;
reg   [0:0] icmp_ln895_80_reg_6772;
wire   [6:0] select_ln303_46_fu_4532_p3;
reg   [6:0] select_ln303_46_reg_6777;
wire   [3:0] select_ln303_47_fu_4540_p3;
reg   [3:0] select_ln303_47_reg_6782;
wire   [0:0] icmp_ln895_81_fu_3016_p2;
reg   [0:0] icmp_ln895_81_reg_6788;
reg   [0:0] icmp_ln895_81_reg_6788_pp0_iter1_reg;
wire   [6:0] select_ln303_49_fu_4548_p3;
reg   [6:0] select_ln303_49_reg_6793;
wire   [3:0] select_ln303_50_fu_4556_p3;
reg   [3:0] select_ln303_50_reg_6798;
wire   [0:0] icmp_ln895_82_fu_3020_p2;
reg   [0:0] icmp_ln895_82_reg_6804;
reg   [0:0] icmp_ln895_82_reg_6804_pp0_iter1_reg;
wire   [6:0] select_ln303_52_fu_4564_p3;
reg   [6:0] select_ln303_52_reg_6809;
wire   [3:0] select_ln303_53_fu_4572_p3;
reg   [3:0] select_ln303_53_reg_6814;
wire   [0:0] icmp_ln895_83_fu_3024_p2;
reg   [0:0] icmp_ln895_83_reg_6820;
reg   [0:0] icmp_ln895_83_reg_6820_pp0_iter1_reg;
wire   [6:0] select_ln303_55_fu_4580_p3;
reg   [6:0] select_ln303_55_reg_6825;
wire   [3:0] select_ln303_56_fu_4588_p3;
reg   [3:0] select_ln303_56_reg_6830;
wire   [0:0] icmp_ln895_84_fu_3028_p2;
reg   [0:0] icmp_ln895_84_reg_6836;
reg   [0:0] icmp_ln895_84_reg_6836_pp0_iter1_reg;
wire   [6:0] select_ln303_58_fu_4596_p3;
reg   [6:0] select_ln303_58_reg_6841;
wire   [3:0] select_ln303_59_fu_4604_p3;
reg   [3:0] select_ln303_59_reg_6846;
wire   [0:0] icmp_ln895_85_fu_3032_p2;
reg   [0:0] icmp_ln895_85_reg_6852;
wire   [6:0] select_ln303_61_fu_4612_p3;
reg   [6:0] select_ln303_61_reg_6857;
wire   [3:0] select_ln303_62_fu_4620_p3;
reg   [3:0] select_ln303_62_reg_6862;
wire   [0:0] icmp_ln895_86_fu_3036_p2;
reg   [0:0] icmp_ln895_86_reg_6868;
wire   [6:0] select_ln303_64_fu_4628_p3;
reg   [6:0] select_ln303_64_reg_6873;
wire   [3:0] select_ln303_65_fu_4636_p3;
reg   [3:0] select_ln303_65_reg_6878;
wire   [0:0] icmp_ln895_87_fu_3040_p2;
reg   [0:0] icmp_ln895_87_reg_6884;
wire   [6:0] select_ln303_67_fu_4644_p3;
reg   [6:0] select_ln303_67_reg_6889;
wire   [3:0] select_ln303_68_fu_4652_p3;
reg   [3:0] select_ln303_68_reg_6894;
wire   [0:0] icmp_ln895_88_fu_3044_p2;
reg   [0:0] icmp_ln895_88_reg_6900;
wire   [6:0] select_ln303_70_fu_4660_p3;
reg   [6:0] select_ln303_70_reg_6905;
wire   [3:0] select_ln303_71_fu_4668_p3;
reg   [3:0] select_ln303_71_reg_6910;
wire   [0:0] icmp_ln895_89_fu_3048_p2;
reg   [0:0] icmp_ln895_89_reg_6916;
reg   [0:0] icmp_ln895_89_reg_6916_pp0_iter1_reg;
wire   [6:0] select_ln303_73_fu_4676_p3;
reg   [6:0] select_ln303_73_reg_6921;
wire   [3:0] select_ln303_74_fu_4684_p3;
reg   [3:0] select_ln303_74_reg_6926;
wire   [0:0] icmp_ln895_90_fu_3052_p2;
reg   [0:0] icmp_ln895_90_reg_6932;
reg   [0:0] icmp_ln895_90_reg_6932_pp0_iter1_reg;
wire   [6:0] select_ln303_76_fu_4692_p3;
reg   [6:0] select_ln303_76_reg_6937;
wire   [3:0] select_ln303_77_fu_4700_p3;
reg   [3:0] select_ln303_77_reg_6942;
wire   [0:0] icmp_ln895_91_fu_3056_p2;
reg   [0:0] icmp_ln895_91_reg_6948;
reg   [0:0] icmp_ln895_91_reg_6948_pp0_iter1_reg;
wire   [6:0] select_ln303_79_fu_4708_p3;
reg   [6:0] select_ln303_79_reg_6953;
wire   [3:0] select_ln303_80_fu_4716_p3;
reg   [3:0] select_ln303_80_reg_6958;
wire   [0:0] icmp_ln895_92_fu_3060_p2;
reg   [0:0] icmp_ln895_92_reg_6964;
reg   [0:0] icmp_ln895_92_reg_6964_pp0_iter1_reg;
wire   [6:0] select_ln303_82_fu_4724_p3;
reg   [6:0] select_ln303_82_reg_6969;
wire   [3:0] select_ln303_83_fu_4732_p3;
reg   [3:0] select_ln303_83_reg_6974;
wire   [0:0] icmp_ln895_93_fu_3064_p2;
reg   [0:0] icmp_ln895_93_reg_6980;
wire   [6:0] select_ln303_85_fu_4740_p3;
reg   [6:0] select_ln303_85_reg_6985;
wire   [3:0] select_ln303_86_fu_4748_p3;
reg   [3:0] select_ln303_86_reg_6990;
wire   [0:0] icmp_ln895_94_fu_3068_p2;
reg   [0:0] icmp_ln895_94_reg_6996;
wire   [6:0] select_ln303_88_fu_4756_p3;
reg   [6:0] select_ln303_88_reg_7001;
wire   [3:0] select_ln303_89_fu_4764_p3;
reg   [3:0] select_ln303_89_reg_7006;
wire   [0:0] icmp_ln895_95_fu_3072_p2;
reg   [0:0] icmp_ln895_95_reg_7012;
wire   [6:0] select_ln303_91_fu_4772_p3;
reg   [6:0] select_ln303_91_reg_7017;
wire   [3:0] select_ln303_92_fu_4780_p3;
reg   [3:0] select_ln303_92_reg_7022;
wire   [0:0] icmp_ln895_96_fu_3076_p2;
reg   [0:0] icmp_ln895_96_reg_7028;
wire   [6:0] select_ln303_94_fu_4788_p3;
reg   [6:0] select_ln303_94_reg_7033;
wire   [3:0] select_ln303_95_fu_4796_p3;
reg   [3:0] select_ln303_95_reg_7038;
wire   [0:0] icmp_ln895_97_fu_3080_p2;
reg   [0:0] icmp_ln895_97_reg_7044;
wire   [0:0] icmp_ln895_98_fu_3084_p2;
reg   [0:0] icmp_ln895_98_reg_7049;
wire   [0:0] icmp_ln895_99_fu_3088_p2;
reg   [0:0] icmp_ln895_99_reg_7054;
wire   [0:0] icmp_ln895_100_fu_3092_p2;
reg   [0:0] icmp_ln895_100_reg_7059;
wire   [0:0] icmp_ln895_105_fu_3112_p2;
reg   [0:0] icmp_ln895_105_reg_7064;
wire   [0:0] icmp_ln895_106_fu_3116_p2;
reg   [0:0] icmp_ln895_106_reg_7069;
wire   [0:0] icmp_ln895_107_fu_3120_p2;
reg   [0:0] icmp_ln895_107_reg_7074;
wire   [0:0] icmp_ln895_108_fu_3124_p2;
reg   [0:0] icmp_ln895_108_reg_7079;
wire   [0:0] icmp_ln895_113_fu_3144_p2;
reg   [0:0] icmp_ln895_113_reg_7084;
wire   [6:0] select_ln333_1_fu_5412_p3;
reg   [6:0] select_ln333_1_reg_7089;
wire   [3:0] select_ln333_2_fu_5420_p3;
reg   [3:0] select_ln333_2_reg_7094;
wire   [0:0] icmp_ln895_114_fu_3148_p2;
reg   [0:0] icmp_ln895_114_reg_7100;
wire   [6:0] select_ln333_4_fu_5428_p3;
reg   [6:0] select_ln333_4_reg_7105;
wire   [3:0] select_ln333_5_fu_5436_p3;
reg   [3:0] select_ln333_5_reg_7110;
wire   [0:0] icmp_ln895_115_fu_3152_p2;
reg   [0:0] icmp_ln895_115_reg_7116;
wire   [6:0] select_ln333_7_fu_5444_p3;
reg   [6:0] select_ln333_7_reg_7121;
wire   [3:0] select_ln333_8_fu_5452_p3;
reg   [3:0] select_ln333_8_reg_7126;
wire   [0:0] icmp_ln895_116_fu_3156_p2;
reg   [0:0] icmp_ln895_116_reg_7132;
wire   [6:0] select_ln333_10_fu_5460_p3;
reg   [6:0] select_ln333_10_reg_7137;
wire   [3:0] select_ln333_11_fu_5468_p3;
reg   [3:0] select_ln333_11_reg_7142;
wire   [6:0] select_ln333_12_fu_5476_p3;
reg   [6:0] select_ln333_12_reg_7148;
wire   [6:0] select_ln333_13_fu_5484_p3;
reg   [6:0] select_ln333_13_reg_7153;
wire   [3:0] select_ln333_14_fu_5492_p3;
reg   [3:0] select_ln333_14_reg_7158;
wire   [6:0] select_ln333_15_fu_5500_p3;
reg   [6:0] select_ln333_15_reg_7164;
wire   [6:0] select_ln333_16_fu_5508_p3;
reg   [6:0] select_ln333_16_reg_7169;
wire   [3:0] select_ln333_17_fu_5516_p3;
reg   [3:0] select_ln333_17_reg_7174;
wire   [6:0] select_ln333_18_fu_5524_p3;
reg   [6:0] select_ln333_18_reg_7180;
wire   [6:0] select_ln333_19_fu_5532_p3;
reg   [6:0] select_ln333_19_reg_7185;
wire   [3:0] select_ln333_20_fu_5540_p3;
reg   [3:0] select_ln333_20_reg_7190;
wire   [6:0] select_ln333_21_fu_5548_p3;
reg   [6:0] select_ln333_21_reg_7196;
wire   [6:0] select_ln333_22_fu_5556_p3;
reg   [6:0] select_ln333_22_reg_7201;
wire   [3:0] select_ln333_23_fu_5564_p3;
reg   [3:0] select_ln333_23_reg_7206;
wire   [6:0] select_ln348_fu_5992_p3;
reg   [6:0] select_ln348_reg_7212;
wire   [6:0] select_ln348_6_fu_6032_p3;
reg   [6:0] select_ln348_6_reg_7217;
wire   [0:0] icmp_ln895_125_fu_3192_p2;
reg   [0:0] icmp_ln895_125_reg_7222;
wire   [6:0] res_max_bin_r_t_V_fu_6072_p3;
reg   [6:0] res_max_bin_r_t_V_reg_7227;
wire   [3:0] res_max_bin_count_t_s_fu_6080_p3;
reg   [3:0] res_max_bin_count_t_s_reg_7232;
wire   [6:0] res_max_bin_theta_t_1_fu_6088_p3;
reg   [6:0] res_max_bin_theta_t_1_reg_7238;
wire   [6:0] res_max_bin_r_t_V_1_fu_6096_p3;
reg   [6:0] res_max_bin_r_t_V_1_reg_7243;
wire   [3:0] res_max_bin_count_t_1_fu_6104_p3;
reg   [3:0] res_max_bin_count_t_1_reg_7248;
wire   [6:0] res_max_bin_theta_t_2_fu_6117_p3;
reg   [6:0] res_max_bin_theta_t_2_reg_7254;
wire   [3:0] res_max_bin_count_t_2_fu_6124_p3;
reg   [3:0] res_max_bin_count_t_2_reg_7260;
wire   [6:0] res_max_bin_r_t_V_3_fu_6130_p3;
reg   [6:0] res_max_bin_r_t_V_3_reg_7265;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage0_01001;
wire   [21:0] zext_ln708_fu_6171_p1;
wire    ap_block_pp0_stage0;
wire   [3:0] select_ln895_2_fu_3212_p3;
wire   [3:0] select_ln895_98_fu_3756_p3;
wire   [3:0] select_ln895_5_fu_3229_p3;
wire   [3:0] select_ln895_101_fu_3773_p3;
wire   [3:0] select_ln895_8_fu_3246_p3;
wire   [3:0] select_ln895_104_fu_3790_p3;
wire   [3:0] select_ln895_11_fu_3263_p3;
wire   [3:0] select_ln895_107_fu_3807_p3;
wire   [3:0] select_ln895_14_fu_3280_p3;
wire   [3:0] select_ln895_110_fu_3824_p3;
wire   [3:0] select_ln895_17_fu_3297_p3;
wire   [3:0] select_ln895_113_fu_3841_p3;
wire   [3:0] select_ln895_20_fu_3314_p3;
wire   [3:0] select_ln895_116_fu_3858_p3;
wire   [3:0] select_ln895_23_fu_3331_p3;
wire   [3:0] select_ln895_119_fu_3875_p3;
wire   [3:0] select_ln895_26_fu_3348_p3;
wire   [3:0] select_ln895_122_fu_3892_p3;
wire   [3:0] select_ln895_29_fu_3365_p3;
wire   [3:0] select_ln895_125_fu_3909_p3;
wire   [3:0] select_ln895_32_fu_3382_p3;
wire   [3:0] select_ln895_128_fu_3926_p3;
wire   [3:0] select_ln895_35_fu_3399_p3;
wire   [3:0] select_ln895_131_fu_3943_p3;
wire   [3:0] select_ln895_38_fu_3416_p3;
wire   [3:0] select_ln895_134_fu_3960_p3;
wire   [3:0] select_ln895_41_fu_3433_p3;
wire   [3:0] select_ln895_137_fu_3977_p3;
wire   [3:0] select_ln895_44_fu_3450_p3;
wire   [3:0] select_ln895_140_fu_3994_p3;
wire   [3:0] select_ln895_47_fu_3467_p3;
wire   [3:0] select_ln895_143_fu_4011_p3;
wire   [3:0] select_ln895_50_fu_3484_p3;
wire   [3:0] select_ln895_146_fu_4028_p3;
wire   [3:0] select_ln895_53_fu_3501_p3;
wire   [3:0] select_ln895_149_fu_4045_p3;
wire   [3:0] select_ln895_56_fu_3518_p3;
wire   [3:0] select_ln895_152_fu_4062_p3;
wire   [3:0] select_ln895_59_fu_3535_p3;
wire   [3:0] select_ln895_155_fu_4079_p3;
wire   [3:0] select_ln895_62_fu_3552_p3;
wire   [3:0] select_ln895_158_fu_4096_p3;
wire   [3:0] select_ln895_65_fu_3569_p3;
wire   [3:0] select_ln895_161_fu_4113_p3;
wire   [3:0] select_ln895_68_fu_3586_p3;
wire   [3:0] select_ln895_164_fu_4130_p3;
wire   [3:0] select_ln895_71_fu_3603_p3;
wire   [3:0] select_ln895_167_fu_4147_p3;
wire   [3:0] select_ln895_74_fu_3620_p3;
wire   [3:0] select_ln895_170_fu_4164_p3;
wire   [3:0] select_ln895_77_fu_3637_p3;
wire   [3:0] select_ln895_173_fu_4181_p3;
wire   [3:0] select_ln895_80_fu_3654_p3;
wire   [3:0] select_ln895_176_fu_4198_p3;
wire   [3:0] select_ln895_83_fu_3671_p3;
wire   [3:0] select_ln895_179_fu_4215_p3;
wire   [3:0] select_ln895_86_fu_3688_p3;
wire   [3:0] select_ln895_182_fu_4232_p3;
wire   [3:0] select_ln895_89_fu_3705_p3;
wire   [3:0] select_ln895_185_fu_4249_p3;
wire   [3:0] select_ln895_92_fu_3722_p3;
wire   [3:0] select_ln895_188_fu_4266_p3;
wire   [3:0] select_ln895_95_fu_3739_p3;
wire   [3:0] select_ln895_191_fu_4283_p3;
wire   [3:0] select_ln318_2_fu_5146_p3;
wire   [3:0] select_ln318_26_fu_5282_p3;
wire   [3:0] select_ln318_5_fu_5159_p3;
wire   [3:0] select_ln318_29_fu_5295_p3;
wire   [3:0] select_ln318_8_fu_5172_p3;
wire   [3:0] select_ln318_32_fu_5308_p3;
wire   [3:0] select_ln318_11_fu_5185_p3;
wire   [3:0] select_ln318_35_fu_5321_p3;
wire   [3:0] select_ln318_14_fu_5206_p3;
wire   [3:0] select_ln318_38_fu_5342_p3;
wire   [3:0] select_ln318_17_fu_5227_p3;
wire   [3:0] select_ln318_41_fu_5363_p3;
wire   [3:0] select_ln318_20_fu_5248_p3;
wire   [3:0] select_ln318_44_fu_5384_p3;
wire   [3:0] select_ln318_23_fu_5269_p3;
wire   [3:0] select_ln318_47_fu_5405_p3;
wire   [3:0] select_ln348_2_fu_6005_p3;
wire   [3:0] select_ln348_8_fu_6045_p3;
wire   [3:0] select_ln348_5_fu_6025_p3;
wire   [3:0] select_ln348_11_fu_6065_p3;
wire   [6:0] select_ln895_1_fu_3204_p3;
wire   [6:0] select_ln895_97_fu_3748_p3;
wire   [6:0] select_ln895_4_fu_3221_p3;
wire   [6:0] select_ln895_100_fu_3765_p3;
wire   [6:0] select_ln895_7_fu_3238_p3;
wire   [6:0] select_ln895_103_fu_3782_p3;
wire   [6:0] select_ln895_10_fu_3255_p3;
wire   [6:0] select_ln895_106_fu_3799_p3;
wire   [6:0] select_ln895_13_fu_3272_p3;
wire   [6:0] select_ln895_109_fu_3816_p3;
wire   [6:0] select_ln895_16_fu_3289_p3;
wire   [6:0] select_ln895_112_fu_3833_p3;
wire   [6:0] select_ln895_19_fu_3306_p3;
wire   [6:0] select_ln895_115_fu_3850_p3;
wire   [6:0] select_ln895_22_fu_3323_p3;
wire   [6:0] select_ln895_118_fu_3867_p3;
wire   [6:0] select_ln895_25_fu_3340_p3;
wire   [6:0] select_ln895_121_fu_3884_p3;
wire   [6:0] select_ln895_28_fu_3357_p3;
wire   [6:0] select_ln895_124_fu_3901_p3;
wire   [6:0] select_ln895_31_fu_3374_p3;
wire   [6:0] select_ln895_127_fu_3918_p3;
wire   [6:0] select_ln895_34_fu_3391_p3;
wire   [6:0] select_ln895_130_fu_3935_p3;
wire   [6:0] select_ln895_37_fu_3408_p3;
wire   [6:0] select_ln895_133_fu_3952_p3;
wire   [6:0] select_ln895_40_fu_3425_p3;
wire   [6:0] select_ln895_136_fu_3969_p3;
wire   [6:0] select_ln895_43_fu_3442_p3;
wire   [6:0] select_ln895_139_fu_3986_p3;
wire   [6:0] select_ln895_46_fu_3459_p3;
wire   [6:0] select_ln895_142_fu_4003_p3;
wire   [6:0] select_ln895_49_fu_3476_p3;
wire   [6:0] select_ln895_145_fu_4020_p3;
wire   [6:0] select_ln895_52_fu_3493_p3;
wire   [6:0] select_ln895_148_fu_4037_p3;
wire   [6:0] select_ln895_55_fu_3510_p3;
wire   [6:0] select_ln895_151_fu_4054_p3;
wire   [6:0] select_ln895_58_fu_3527_p3;
wire   [6:0] select_ln895_154_fu_4071_p3;
wire   [6:0] select_ln895_61_fu_3544_p3;
wire   [6:0] select_ln895_157_fu_4088_p3;
wire   [6:0] select_ln895_64_fu_3561_p3;
wire   [6:0] select_ln895_160_fu_4105_p3;
wire   [6:0] select_ln895_67_fu_3578_p3;
wire   [6:0] select_ln895_163_fu_4122_p3;
wire   [6:0] select_ln895_70_fu_3595_p3;
wire   [6:0] select_ln895_166_fu_4139_p3;
wire   [6:0] select_ln895_73_fu_3612_p3;
wire   [6:0] select_ln895_169_fu_4156_p3;
wire   [6:0] select_ln895_76_fu_3629_p3;
wire   [6:0] select_ln895_172_fu_4173_p3;
wire   [6:0] select_ln895_79_fu_3646_p3;
wire   [6:0] select_ln895_175_fu_4190_p3;
wire   [6:0] select_ln895_82_fu_3663_p3;
wire   [6:0] select_ln895_178_fu_4207_p3;
wire   [6:0] select_ln895_85_fu_3680_p3;
wire   [6:0] select_ln895_181_fu_4224_p3;
wire   [6:0] select_ln895_88_fu_3697_p3;
wire   [6:0] select_ln895_184_fu_4241_p3;
wire   [6:0] select_ln895_91_fu_3714_p3;
wire   [6:0] select_ln895_187_fu_4258_p3;
wire   [6:0] select_ln895_94_fu_3731_p3;
wire   [6:0] select_ln895_190_fu_4275_p3;
wire   [6:0] select_ln895_12_fu_4804_p3;
wire   [6:0] select_ln895_108_fu_4916_p3;
wire   [6:0] select_ln895_15_fu_4811_p3;
wire   [6:0] select_ln895_111_fu_4923_p3;
wire   [6:0] select_ln895_18_fu_4818_p3;
wire   [6:0] select_ln895_114_fu_4930_p3;
wire   [6:0] select_ln895_21_fu_4825_p3;
wire   [6:0] select_ln895_117_fu_4937_p3;
wire   [6:0] select_ln895_36_fu_4832_p3;
wire   [6:0] select_ln895_132_fu_4944_p3;
wire   [6:0] select_ln895_39_fu_4839_p3;
wire   [6:0] select_ln895_135_fu_4951_p3;
wire   [6:0] select_ln895_42_fu_4846_p3;
wire   [6:0] select_ln895_138_fu_4958_p3;
wire   [6:0] select_ln895_45_fu_4853_p3;
wire   [6:0] select_ln895_141_fu_4965_p3;
wire   [6:0] select_ln895_60_fu_4860_p3;
wire   [6:0] select_ln895_156_fu_4972_p3;
wire   [6:0] select_ln895_63_fu_4867_p3;
wire   [6:0] select_ln895_159_fu_4979_p3;
wire   [6:0] select_ln895_66_fu_4874_p3;
wire   [6:0] select_ln895_162_fu_4986_p3;
wire   [6:0] select_ln895_69_fu_4881_p3;
wire   [6:0] select_ln895_165_fu_4993_p3;
wire   [6:0] select_ln895_84_fu_4888_p3;
wire   [6:0] select_ln895_180_fu_5000_p3;
wire   [6:0] select_ln895_87_fu_4895_p3;
wire   [6:0] select_ln895_183_fu_5007_p3;
wire   [6:0] select_ln895_90_fu_4902_p3;
wire   [6:0] select_ln895_186_fu_5014_p3;
wire   [6:0] select_ln895_93_fu_4909_p3;
wire   [6:0] select_ln895_189_fu_5021_p3;
wire   [0:0] icmp_ln895_101_fu_3096_p2;
wire   [6:0] select_ln303_12_fu_5028_p3;
wire   [6:0] select_ln303_60_fu_5084_p3;
wire   [0:0] icmp_ln895_102_fu_3100_p2;
wire   [6:0] select_ln303_15_fu_5035_p3;
wire   [6:0] select_ln303_63_fu_5091_p3;
wire   [0:0] icmp_ln895_103_fu_3104_p2;
wire   [6:0] select_ln303_18_fu_5042_p3;
wire   [6:0] select_ln303_66_fu_5098_p3;
wire   [0:0] icmp_ln895_104_fu_3108_p2;
wire   [6:0] select_ln303_21_fu_5049_p3;
wire   [6:0] select_ln303_69_fu_5105_p3;
wire   [0:0] icmp_ln895_109_fu_3128_p2;
wire   [6:0] select_ln303_36_fu_5056_p3;
wire   [6:0] select_ln303_84_fu_5112_p3;
wire   [0:0] icmp_ln895_110_fu_3132_p2;
wire   [6:0] select_ln303_39_fu_5063_p3;
wire   [6:0] select_ln303_87_fu_5119_p3;
wire   [0:0] icmp_ln895_111_fu_3136_p2;
wire   [6:0] select_ln303_42_fu_5070_p3;
wire   [6:0] select_ln303_90_fu_5126_p3;
wire   [0:0] icmp_ln895_112_fu_3140_p2;
wire   [6:0] select_ln303_45_fu_5077_p3;
wire   [6:0] select_ln303_93_fu_5133_p3;
wire   [6:0] select_ln318_1_fu_5140_p3;
wire   [6:0] select_ln318_25_fu_5276_p3;
wire   [6:0] select_ln318_4_fu_5153_p3;
wire   [6:0] select_ln318_28_fu_5289_p3;
wire   [6:0] select_ln318_7_fu_5166_p3;
wire   [6:0] select_ln318_31_fu_5302_p3;
wire   [6:0] select_ln318_10_fu_5179_p3;
wire   [6:0] select_ln318_34_fu_5315_p3;
wire   [0:0] icmp_ln895_117_fu_3160_p2;
wire   [6:0] select_ln318_12_fu_5192_p3;
wire   [6:0] select_ln318_36_fu_5328_p3;
wire   [6:0] select_ln318_13_fu_5200_p3;
wire   [6:0] select_ln318_37_fu_5336_p3;
wire   [0:0] icmp_ln895_118_fu_3164_p2;
wire   [6:0] select_ln318_15_fu_5213_p3;
wire   [6:0] select_ln318_39_fu_5349_p3;
wire   [6:0] select_ln318_16_fu_5221_p3;
wire   [6:0] select_ln318_40_fu_5357_p3;
wire   [0:0] icmp_ln895_119_fu_3168_p2;
wire   [6:0] select_ln318_18_fu_5234_p3;
wire   [6:0] select_ln318_42_fu_5370_p3;
wire   [6:0] select_ln318_19_fu_5242_p3;
wire   [6:0] select_ln318_43_fu_5378_p3;
wire   [0:0] icmp_ln895_120_fu_3172_p2;
wire   [6:0] select_ln318_21_fu_5255_p3;
wire   [6:0] select_ln318_45_fu_5391_p3;
wire   [6:0] select_ln318_22_fu_5263_p3;
wire   [6:0] select_ln318_46_fu_5399_p3;
wire   [6:0] select_ln895_fu_5572_p3;
wire   [6:0] select_ln895_96_fu_5684_p3;
wire   [6:0] select_ln895_3_fu_5579_p3;
wire   [6:0] select_ln895_99_fu_5691_p3;
wire   [6:0] select_ln895_6_fu_5586_p3;
wire   [6:0] select_ln895_102_fu_5698_p3;
wire   [6:0] select_ln895_9_fu_5593_p3;
wire   [6:0] select_ln895_105_fu_5705_p3;
wire   [6:0] select_ln895_24_fu_5600_p3;
wire   [6:0] select_ln895_120_fu_5712_p3;
wire   [6:0] select_ln895_27_fu_5607_p3;
wire   [6:0] select_ln895_123_fu_5719_p3;
wire   [6:0] select_ln895_30_fu_5614_p3;
wire   [6:0] select_ln895_126_fu_5726_p3;
wire   [6:0] select_ln895_33_fu_5621_p3;
wire   [6:0] select_ln895_129_fu_5733_p3;
wire   [6:0] select_ln895_48_fu_5628_p3;
wire   [6:0] select_ln895_144_fu_5740_p3;
wire   [6:0] select_ln895_51_fu_5635_p3;
wire   [6:0] select_ln895_147_fu_5747_p3;
wire   [6:0] select_ln895_54_fu_5642_p3;
wire   [6:0] select_ln895_150_fu_5754_p3;
wire   [6:0] select_ln895_57_fu_5649_p3;
wire   [6:0] select_ln895_153_fu_5761_p3;
wire   [6:0] select_ln895_72_fu_5656_p3;
wire   [6:0] select_ln895_168_fu_5768_p3;
wire   [6:0] select_ln895_75_fu_5663_p3;
wire   [6:0] select_ln895_171_fu_5775_p3;
wire   [6:0] select_ln895_78_fu_5670_p3;
wire   [6:0] select_ln895_174_fu_5782_p3;
wire   [6:0] select_ln895_81_fu_5677_p3;
wire   [6:0] select_ln895_177_fu_5789_p3;
wire   [6:0] select_ln303_fu_5796_p3;
wire   [6:0] select_ln303_48_fu_5852_p3;
wire   [6:0] select_ln303_3_fu_5803_p3;
wire   [6:0] select_ln303_51_fu_5859_p3;
wire   [6:0] select_ln303_6_fu_5810_p3;
wire   [6:0] select_ln303_54_fu_5866_p3;
wire   [6:0] select_ln303_9_fu_5817_p3;
wire   [6:0] select_ln303_57_fu_5873_p3;
wire   [6:0] select_ln303_24_fu_5824_p3;
wire   [6:0] select_ln303_72_fu_5880_p3;
wire   [6:0] select_ln303_27_fu_5831_p3;
wire   [6:0] select_ln303_75_fu_5887_p3;
wire   [6:0] select_ln303_30_fu_5838_p3;
wire   [6:0] select_ln303_78_fu_5894_p3;
wire   [6:0] select_ln303_33_fu_5845_p3;
wire   [6:0] select_ln303_81_fu_5901_p3;
wire   [6:0] select_ln318_fu_5908_p3;
wire   [6:0] select_ln318_24_fu_5936_p3;
wire   [6:0] select_ln318_3_fu_5915_p3;
wire   [6:0] select_ln318_27_fu_5943_p3;
wire   [6:0] select_ln318_6_fu_5922_p3;
wire   [6:0] select_ln318_30_fu_5950_p3;
wire   [6:0] select_ln318_9_fu_5929_p3;
wire   [6:0] select_ln318_33_fu_5957_p3;
wire   [0:0] icmp_ln895_121_fu_3176_p2;
wire   [6:0] select_ln333_fu_5964_p3;
wire   [0:0] icmp_ln895_122_fu_3180_p2;
wire   [6:0] select_ln333_3_fu_5971_p3;
wire   [0:0] icmp_ln895_123_fu_3184_p2;
wire   [6:0] select_ln333_6_fu_5978_p3;
wire   [0:0] icmp_ln895_124_fu_3188_p2;
wire   [6:0] select_ln333_9_fu_5985_p3;
wire   [6:0] select_ln348_1_fu_5999_p3;
wire   [6:0] select_ln348_7_fu_6039_p3;
wire   [0:0] icmp_ln895_126_fu_3196_p2;
wire   [6:0] select_ln348_3_fu_6012_p3;
wire   [6:0] select_ln348_9_fu_6052_p3;
wire   [6:0] select_ln348_4_fu_6019_p3;
wire   [6:0] select_ln348_10_fu_6059_p3;
wire   [0:0] icmp_ln895_5_fu_3200_p2;
wire   [6:0] res_max_bin_theta_t_s_fu_6112_p3;
wire   [10:0] t0_V_fu_6136_p3;
wire   [10:0] p_Val2_3_fu_6143_p2;
wire   [11:0] shl_ln_fu_6158_p3;
wire   [11:0] p_Val2_4_fu_6165_p2;
wire   [14:0] zext_ln703_fu_6149_p1;
wire   [14:0] add_ln703_fu_6176_p2;
wire  signed [15:0] sext_ln703_fu_6182_p1;
wire   [17:0] zext_ln703_2_fu_6186_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to3;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln895_100_reg_7059 <= icmp_ln895_100_fu_3092_p2;
        icmp_ln895_105_reg_7064 <= icmp_ln895_105_fu_3112_p2;
        icmp_ln895_106_reg_7069 <= icmp_ln895_106_fu_3116_p2;
        icmp_ln895_107_reg_7074 <= icmp_ln895_107_fu_3120_p2;
        icmp_ln895_108_reg_7079 <= icmp_ln895_108_fu_3124_p2;
        icmp_ln895_10_reg_6262 <= icmp_ln895_10_fu_2628_p2;
        icmp_ln895_10_reg_6262_pp0_iter1_reg <= icmp_ln895_10_reg_6262;
        icmp_ln895_113_reg_7084 <= icmp_ln895_113_fu_3144_p2;
        icmp_ln895_114_reg_7100 <= icmp_ln895_114_fu_3148_p2;
        icmp_ln895_115_reg_7116 <= icmp_ln895_115_fu_3152_p2;
        icmp_ln895_116_reg_7132 <= icmp_ln895_116_fu_3156_p2;
        icmp_ln895_11_reg_6267 <= icmp_ln895_11_fu_2634_p2;
        icmp_ln895_11_reg_6267_pp0_iter1_reg <= icmp_ln895_11_reg_6267;
        icmp_ln895_12_reg_6272 <= icmp_ln895_12_fu_2640_p2;
        icmp_ln895_13_reg_6277 <= icmp_ln895_13_fu_2646_p2;
        icmp_ln895_14_reg_6282 <= icmp_ln895_14_fu_2652_p2;
        icmp_ln895_15_reg_6242 <= icmp_ln895_15_fu_2604_p2;
        icmp_ln895_16_reg_6292 <= icmp_ln895_16_fu_2664_p2;
        icmp_ln895_16_reg_6292_pp0_iter1_reg <= icmp_ln895_16_reg_6292;
        icmp_ln895_17_reg_6297 <= icmp_ln895_17_fu_2670_p2;
        icmp_ln895_17_reg_6297_pp0_iter1_reg <= icmp_ln895_17_reg_6297;
        icmp_ln895_18_reg_6302 <= icmp_ln895_18_fu_2676_p2;
        icmp_ln895_18_reg_6302_pp0_iter1_reg <= icmp_ln895_18_reg_6302;
        icmp_ln895_19_reg_6307 <= icmp_ln895_19_fu_2682_p2;
        icmp_ln895_19_reg_6307_pp0_iter1_reg <= icmp_ln895_19_reg_6307;
        icmp_ln895_1_reg_6217 <= icmp_ln895_1_fu_2574_p2;
        icmp_ln895_1_reg_6217_pp0_iter1_reg <= icmp_ln895_1_reg_6217;
        icmp_ln895_20_reg_6312 <= icmp_ln895_20_fu_2688_p2;
        icmp_ln895_21_reg_6317 <= icmp_ln895_21_fu_2694_p2;
        icmp_ln895_22_reg_6322 <= icmp_ln895_22_fu_2700_p2;
        icmp_ln895_23_reg_6327 <= icmp_ln895_23_fu_2706_p2;
        icmp_ln895_24_reg_6332 <= icmp_ln895_24_fu_2712_p2;
        icmp_ln895_24_reg_6332_pp0_iter1_reg <= icmp_ln895_24_reg_6332;
        icmp_ln895_25_reg_6337 <= icmp_ln895_25_fu_2718_p2;
        icmp_ln895_25_reg_6337_pp0_iter1_reg <= icmp_ln895_25_reg_6337;
        icmp_ln895_26_reg_6342 <= icmp_ln895_26_fu_2724_p2;
        icmp_ln895_26_reg_6342_pp0_iter1_reg <= icmp_ln895_26_reg_6342;
        icmp_ln895_27_reg_6287 <= icmp_ln895_27_fu_2658_p2;
        icmp_ln895_28_reg_6352 <= icmp_ln895_28_fu_2736_p2;
        icmp_ln895_29_reg_6357 <= icmp_ln895_29_fu_2742_p2;
        icmp_ln895_2_reg_6222 <= icmp_ln895_2_fu_2580_p2;
        icmp_ln895_2_reg_6222_pp0_iter1_reg <= icmp_ln895_2_reg_6222;
        icmp_ln895_30_reg_6362 <= icmp_ln895_30_fu_2748_p2;
        icmp_ln895_31_reg_6367 <= icmp_ln895_31_fu_2754_p2;
        icmp_ln895_32_reg_6372 <= icmp_ln895_32_fu_2760_p2;
        icmp_ln895_32_reg_6372_pp0_iter1_reg <= icmp_ln895_32_reg_6372;
        icmp_ln895_33_reg_6377 <= icmp_ln895_33_fu_2766_p2;
        icmp_ln895_33_reg_6377_pp0_iter1_reg <= icmp_ln895_33_reg_6377;
        icmp_ln895_34_reg_6382 <= icmp_ln895_34_fu_2772_p2;
        icmp_ln895_34_reg_6382_pp0_iter1_reg <= icmp_ln895_34_reg_6382;
        icmp_ln895_35_reg_6387 <= icmp_ln895_35_fu_2778_p2;
        icmp_ln895_35_reg_6387_pp0_iter1_reg <= icmp_ln895_35_reg_6387;
        icmp_ln895_36_reg_6392 <= icmp_ln895_36_fu_2784_p2;
        icmp_ln895_37_reg_6397 <= icmp_ln895_37_fu_2790_p2;
        icmp_ln895_38_reg_6402 <= icmp_ln895_38_fu_2796_p2;
        icmp_ln895_39_reg_6347 <= icmp_ln895_39_fu_2730_p2;
        icmp_ln895_39_reg_6347_pp0_iter1_reg <= icmp_ln895_39_reg_6347;
        icmp_ln895_3_reg_6227 <= icmp_ln895_3_fu_2586_p2;
        icmp_ln895_3_reg_6227_pp0_iter1_reg <= icmp_ln895_3_reg_6227;
        icmp_ln895_40_reg_6412 <= icmp_ln895_40_fu_2808_p2;
        icmp_ln895_40_reg_6412_pp0_iter1_reg <= icmp_ln895_40_reg_6412;
        icmp_ln895_41_reg_6417 <= icmp_ln895_41_fu_2814_p2;
        icmp_ln895_41_reg_6417_pp0_iter1_reg <= icmp_ln895_41_reg_6417;
        icmp_ln895_42_reg_6422 <= icmp_ln895_42_fu_2820_p2;
        icmp_ln895_42_reg_6422_pp0_iter1_reg <= icmp_ln895_42_reg_6422;
        icmp_ln895_43_reg_6427 <= icmp_ln895_43_fu_2826_p2;
        icmp_ln895_43_reg_6427_pp0_iter1_reg <= icmp_ln895_43_reg_6427;
        icmp_ln895_44_reg_6432 <= icmp_ln895_44_fu_2832_p2;
        icmp_ln895_45_reg_6437 <= icmp_ln895_45_fu_2838_p2;
        icmp_ln895_46_reg_6442 <= icmp_ln895_46_fu_2844_p2;
        icmp_ln895_47_reg_6447 <= icmp_ln895_47_fu_2850_p2;
        icmp_ln895_48_reg_6452 <= icmp_ln895_48_fu_2856_p2;
        icmp_ln895_48_reg_6452_pp0_iter1_reg <= icmp_ln895_48_reg_6452;
        icmp_ln895_49_reg_6457 <= icmp_ln895_49_fu_2862_p2;
        icmp_ln895_49_reg_6457_pp0_iter1_reg <= icmp_ln895_49_reg_6457;
        icmp_ln895_4_reg_6232 <= icmp_ln895_4_fu_2592_p2;
        icmp_ln895_50_reg_6462 <= icmp_ln895_50_fu_2868_p2;
        icmp_ln895_50_reg_6462_pp0_iter1_reg <= icmp_ln895_50_reg_6462;
        icmp_ln895_51_reg_6467 <= icmp_ln895_51_fu_2874_p2;
        icmp_ln895_51_reg_6467_pp0_iter1_reg <= icmp_ln895_51_reg_6467;
        icmp_ln895_52_reg_6472 <= icmp_ln895_52_fu_2880_p2;
        icmp_ln895_53_reg_6477 <= icmp_ln895_53_fu_2886_p2;
        icmp_ln895_54_reg_6482 <= icmp_ln895_54_fu_2892_p2;
        icmp_ln895_55_reg_6487 <= icmp_ln895_55_fu_2898_p2;
        icmp_ln895_56_reg_6492 <= icmp_ln895_56_fu_2904_p2;
        icmp_ln895_56_reg_6492_pp0_iter1_reg <= icmp_ln895_56_reg_6492;
        icmp_ln895_57_reg_6497 <= icmp_ln895_57_fu_2910_p2;
        icmp_ln895_57_reg_6497_pp0_iter1_reg <= icmp_ln895_57_reg_6497;
        icmp_ln895_58_reg_6502 <= icmp_ln895_58_fu_2916_p2;
        icmp_ln895_58_reg_6502_pp0_iter1_reg <= icmp_ln895_58_reg_6502;
        icmp_ln895_59_reg_6507 <= icmp_ln895_59_fu_2922_p2;
        icmp_ln895_59_reg_6507_pp0_iter1_reg <= icmp_ln895_59_reg_6507;
        icmp_ln895_60_reg_6512 <= icmp_ln895_60_fu_2928_p2;
        icmp_ln895_61_reg_6517 <= icmp_ln895_61_fu_2934_p2;
        icmp_ln895_62_reg_6522 <= icmp_ln895_62_fu_2940_p2;
        icmp_ln895_63_reg_6527 <= icmp_ln895_63_fu_2946_p2;
        icmp_ln895_64_reg_6407 <= icmp_ln895_64_fu_2802_p2;
        icmp_ln895_65_reg_6532 <= icmp_ln895_65_fu_2952_p2;
        icmp_ln895_65_reg_6532_pp0_iter1_reg <= icmp_ln895_65_reg_6532;
        icmp_ln895_66_reg_6548 <= icmp_ln895_66_fu_2956_p2;
        icmp_ln895_66_reg_6548_pp0_iter1_reg <= icmp_ln895_66_reg_6548;
        icmp_ln895_67_reg_6564 <= icmp_ln895_67_fu_2960_p2;
        icmp_ln895_67_reg_6564_pp0_iter1_reg <= icmp_ln895_67_reg_6564;
        icmp_ln895_68_reg_6580 <= icmp_ln895_68_fu_2964_p2;
        icmp_ln895_68_reg_6580_pp0_iter1_reg <= icmp_ln895_68_reg_6580;
        icmp_ln895_69_reg_6596 <= icmp_ln895_69_fu_2968_p2;
        icmp_ln895_6_reg_6237 <= icmp_ln895_6_fu_2598_p2;
        icmp_ln895_70_reg_6612 <= icmp_ln895_70_fu_2972_p2;
        icmp_ln895_71_reg_6628 <= icmp_ln895_71_fu_2976_p2;
        icmp_ln895_72_reg_6644 <= icmp_ln895_72_fu_2980_p2;
        icmp_ln895_73_reg_6660 <= icmp_ln895_73_fu_2984_p2;
        icmp_ln895_73_reg_6660_pp0_iter1_reg <= icmp_ln895_73_reg_6660;
        icmp_ln895_74_reg_6676 <= icmp_ln895_74_fu_2988_p2;
        icmp_ln895_74_reg_6676_pp0_iter1_reg <= icmp_ln895_74_reg_6676;
        icmp_ln895_75_reg_6692 <= icmp_ln895_75_fu_2992_p2;
        icmp_ln895_75_reg_6692_pp0_iter1_reg <= icmp_ln895_75_reg_6692;
        icmp_ln895_76_reg_6708 <= icmp_ln895_76_fu_2996_p2;
        icmp_ln895_76_reg_6708_pp0_iter1_reg <= icmp_ln895_76_reg_6708;
        icmp_ln895_77_reg_6724 <= icmp_ln895_77_fu_3000_p2;
        icmp_ln895_78_reg_6740 <= icmp_ln895_78_fu_3004_p2;
        icmp_ln895_79_reg_6756 <= icmp_ln895_79_fu_3008_p2;
        icmp_ln895_7_reg_6247 <= icmp_ln895_7_fu_2610_p2;
        icmp_ln895_80_reg_6772 <= icmp_ln895_80_fu_3012_p2;
        icmp_ln895_81_reg_6788 <= icmp_ln895_81_fu_3016_p2;
        icmp_ln895_81_reg_6788_pp0_iter1_reg <= icmp_ln895_81_reg_6788;
        icmp_ln895_82_reg_6804 <= icmp_ln895_82_fu_3020_p2;
        icmp_ln895_82_reg_6804_pp0_iter1_reg <= icmp_ln895_82_reg_6804;
        icmp_ln895_83_reg_6820 <= icmp_ln895_83_fu_3024_p2;
        icmp_ln895_83_reg_6820_pp0_iter1_reg <= icmp_ln895_83_reg_6820;
        icmp_ln895_84_reg_6836 <= icmp_ln895_84_fu_3028_p2;
        icmp_ln895_84_reg_6836_pp0_iter1_reg <= icmp_ln895_84_reg_6836;
        icmp_ln895_85_reg_6852 <= icmp_ln895_85_fu_3032_p2;
        icmp_ln895_86_reg_6868 <= icmp_ln895_86_fu_3036_p2;
        icmp_ln895_87_reg_6884 <= icmp_ln895_87_fu_3040_p2;
        icmp_ln895_88_reg_6900 <= icmp_ln895_88_fu_3044_p2;
        icmp_ln895_89_reg_6916 <= icmp_ln895_89_fu_3048_p2;
        icmp_ln895_89_reg_6916_pp0_iter1_reg <= icmp_ln895_89_reg_6916;
        icmp_ln895_8_reg_6252 <= icmp_ln895_8_fu_2616_p2;
        icmp_ln895_8_reg_6252_pp0_iter1_reg <= icmp_ln895_8_reg_6252;
        icmp_ln895_90_reg_6932 <= icmp_ln895_90_fu_3052_p2;
        icmp_ln895_90_reg_6932_pp0_iter1_reg <= icmp_ln895_90_reg_6932;
        icmp_ln895_91_reg_6948 <= icmp_ln895_91_fu_3056_p2;
        icmp_ln895_91_reg_6948_pp0_iter1_reg <= icmp_ln895_91_reg_6948;
        icmp_ln895_92_reg_6964 <= icmp_ln895_92_fu_3060_p2;
        icmp_ln895_92_reg_6964_pp0_iter1_reg <= icmp_ln895_92_reg_6964;
        icmp_ln895_93_reg_6980 <= icmp_ln895_93_fu_3064_p2;
        icmp_ln895_94_reg_6996 <= icmp_ln895_94_fu_3068_p2;
        icmp_ln895_95_reg_7012 <= icmp_ln895_95_fu_3072_p2;
        icmp_ln895_96_reg_7028 <= icmp_ln895_96_fu_3076_p2;
        icmp_ln895_97_reg_7044 <= icmp_ln895_97_fu_3080_p2;
        icmp_ln895_98_reg_7049 <= icmp_ln895_98_fu_3084_p2;
        icmp_ln895_99_reg_7054 <= icmp_ln895_99_fu_3088_p2;
        icmp_ln895_9_reg_6257 <= icmp_ln895_9_fu_2622_p2;
        icmp_ln895_9_reg_6257_pp0_iter1_reg <= icmp_ln895_9_reg_6257;
        icmp_ln895_reg_6212 <= icmp_ln895_fu_2568_p2;
        icmp_ln895_reg_6212_pp0_iter1_reg <= icmp_ln895_reg_6212;
        roi_seed_r_V_read_reg_6202 <= roi_seed_r_V;
        roi_seed_r_V_read_reg_6202_pp0_iter1_reg <= roi_seed_r_V_read_reg_6202;
        select_ln303_10_reg_6585 <= select_ln303_10_fu_4340_p3;
        select_ln303_11_reg_6590 <= select_ln303_11_fu_4348_p3;
        select_ln303_13_reg_6601 <= select_ln303_13_fu_4356_p3;
        select_ln303_14_reg_6606 <= select_ln303_14_fu_4364_p3;
        select_ln303_16_reg_6617 <= select_ln303_16_fu_4372_p3;
        select_ln303_17_reg_6622 <= select_ln303_17_fu_4380_p3;
        select_ln303_19_reg_6633 <= select_ln303_19_fu_4388_p3;
        select_ln303_1_reg_6537 <= select_ln303_1_fu_4292_p3;
        select_ln303_20_reg_6638 <= select_ln303_20_fu_4396_p3;
        select_ln303_22_reg_6649 <= select_ln303_22_fu_4404_p3;
        select_ln303_23_reg_6654 <= select_ln303_23_fu_4412_p3;
        select_ln303_25_reg_6665 <= select_ln303_25_fu_4420_p3;
        select_ln303_26_reg_6670 <= select_ln303_26_fu_4428_p3;
        select_ln303_28_reg_6681 <= select_ln303_28_fu_4436_p3;
        select_ln303_29_reg_6686 <= select_ln303_29_fu_4444_p3;
        select_ln303_2_reg_6542 <= select_ln303_2_fu_4300_p3;
        select_ln303_31_reg_6697 <= select_ln303_31_fu_4452_p3;
        select_ln303_32_reg_6702 <= select_ln303_32_fu_4460_p3;
        select_ln303_34_reg_6713 <= select_ln303_34_fu_4468_p3;
        select_ln303_35_reg_6718 <= select_ln303_35_fu_4476_p3;
        select_ln303_37_reg_6729 <= select_ln303_37_fu_4484_p3;
        select_ln303_38_reg_6734 <= select_ln303_38_fu_4492_p3;
        select_ln303_40_reg_6745 <= select_ln303_40_fu_4500_p3;
        select_ln303_41_reg_6750 <= select_ln303_41_fu_4508_p3;
        select_ln303_43_reg_6761 <= select_ln303_43_fu_4516_p3;
        select_ln303_44_reg_6766 <= select_ln303_44_fu_4524_p3;
        select_ln303_46_reg_6777 <= select_ln303_46_fu_4532_p3;
        select_ln303_47_reg_6782 <= select_ln303_47_fu_4540_p3;
        select_ln303_49_reg_6793 <= select_ln303_49_fu_4548_p3;
        select_ln303_4_reg_6553 <= select_ln303_4_fu_4308_p3;
        select_ln303_50_reg_6798 <= select_ln303_50_fu_4556_p3;
        select_ln303_52_reg_6809 <= select_ln303_52_fu_4564_p3;
        select_ln303_53_reg_6814 <= select_ln303_53_fu_4572_p3;
        select_ln303_55_reg_6825 <= select_ln303_55_fu_4580_p3;
        select_ln303_56_reg_6830 <= select_ln303_56_fu_4588_p3;
        select_ln303_58_reg_6841 <= select_ln303_58_fu_4596_p3;
        select_ln303_59_reg_6846 <= select_ln303_59_fu_4604_p3;
        select_ln303_5_reg_6558 <= select_ln303_5_fu_4316_p3;
        select_ln303_61_reg_6857 <= select_ln303_61_fu_4612_p3;
        select_ln303_62_reg_6862 <= select_ln303_62_fu_4620_p3;
        select_ln303_64_reg_6873 <= select_ln303_64_fu_4628_p3;
        select_ln303_65_reg_6878 <= select_ln303_65_fu_4636_p3;
        select_ln303_67_reg_6889 <= select_ln303_67_fu_4644_p3;
        select_ln303_68_reg_6894 <= select_ln303_68_fu_4652_p3;
        select_ln303_70_reg_6905 <= select_ln303_70_fu_4660_p3;
        select_ln303_71_reg_6910 <= select_ln303_71_fu_4668_p3;
        select_ln303_73_reg_6921 <= select_ln303_73_fu_4676_p3;
        select_ln303_74_reg_6926 <= select_ln303_74_fu_4684_p3;
        select_ln303_76_reg_6937 <= select_ln303_76_fu_4692_p3;
        select_ln303_77_reg_6942 <= select_ln303_77_fu_4700_p3;
        select_ln303_79_reg_6953 <= select_ln303_79_fu_4708_p3;
        select_ln303_7_reg_6569 <= select_ln303_7_fu_4324_p3;
        select_ln303_80_reg_6958 <= select_ln303_80_fu_4716_p3;
        select_ln303_82_reg_6969 <= select_ln303_82_fu_4724_p3;
        select_ln303_83_reg_6974 <= select_ln303_83_fu_4732_p3;
        select_ln303_85_reg_6985 <= select_ln303_85_fu_4740_p3;
        select_ln303_86_reg_6990 <= select_ln303_86_fu_4748_p3;
        select_ln303_88_reg_7001 <= select_ln303_88_fu_4756_p3;
        select_ln303_89_reg_7006 <= select_ln303_89_fu_4764_p3;
        select_ln303_8_reg_6574 <= select_ln303_8_fu_4332_p3;
        select_ln303_91_reg_7017 <= select_ln303_91_fu_4772_p3;
        select_ln303_92_reg_7022 <= select_ln303_92_fu_4780_p3;
        select_ln303_94_reg_7033 <= select_ln303_94_fu_4788_p3;
        select_ln303_95_reg_7038 <= select_ln303_95_fu_4796_p3;
        select_ln333_10_reg_7137 <= select_ln333_10_fu_5460_p3;
        select_ln333_11_reg_7142 <= select_ln333_11_fu_5468_p3;
        select_ln333_12_reg_7148[6 : 3] <= select_ln333_12_fu_5476_p3[6 : 3];
        select_ln333_13_reg_7153 <= select_ln333_13_fu_5484_p3;
        select_ln333_14_reg_7158 <= select_ln333_14_fu_5492_p3;
        select_ln333_15_reg_7164[6 : 3] <= select_ln333_15_fu_5500_p3[6 : 3];
        select_ln333_16_reg_7169 <= select_ln333_16_fu_5508_p3;
        select_ln333_17_reg_7174 <= select_ln333_17_fu_5516_p3;
        select_ln333_18_reg_7180[6 : 3] <= select_ln333_18_fu_5524_p3[6 : 3];
        select_ln333_19_reg_7185 <= select_ln333_19_fu_5532_p3;
        select_ln333_1_reg_7089 <= select_ln333_1_fu_5412_p3;
        select_ln333_20_reg_7190 <= select_ln333_20_fu_5540_p3;
        select_ln333_21_reg_7196[6 : 3] <= select_ln333_21_fu_5548_p3[6 : 3];
        select_ln333_22_reg_7201 <= select_ln333_22_fu_5556_p3;
        select_ln333_23_reg_7206 <= select_ln333_23_fu_5564_p3;
        select_ln333_2_reg_7094 <= select_ln333_2_fu_5420_p3;
        select_ln333_4_reg_7105 <= select_ln333_4_fu_5428_p3;
        select_ln333_5_reg_7110 <= select_ln333_5_fu_5436_p3;
        select_ln333_7_reg_7121 <= select_ln333_7_fu_5444_p3;
        select_ln333_8_reg_7126 <= select_ln333_8_fu_5452_p3;
        slcvec_angle_polar_o_reg_6207 <= slcvec_angle_polar_offset_mrad_V;
        slcvec_angle_polar_o_reg_6207_pp0_iter1_reg <= slcvec_angle_polar_o_reg_6207;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln895_125_reg_7222 <= icmp_ln895_125_fu_3192_p2;
        res_max_bin_count_t_1_reg_7248 <= res_max_bin_count_t_1_fu_6104_p3;
        res_max_bin_count_t_2_reg_7260 <= res_max_bin_count_t_2_fu_6124_p3;
        res_max_bin_count_t_s_reg_7232 <= res_max_bin_count_t_s_fu_6080_p3;
        res_max_bin_r_t_V_1_reg_7243 <= res_max_bin_r_t_V_1_fu_6096_p3;
        res_max_bin_r_t_V_3_reg_7265 <= res_max_bin_r_t_V_3_fu_6130_p3;
        res_max_bin_r_t_V_reg_7227 <= res_max_bin_r_t_V_fu_6072_p3;
        res_max_bin_theta_t_1_reg_7238[6 : 1] <= res_max_bin_theta_t_1_fu_6088_p3[6 : 1];
        res_max_bin_theta_t_2_reg_7254 <= res_max_bin_theta_t_2_fu_6117_p3;
        roi_seed_r_V_read_reg_6202_pp0_iter2_reg <= roi_seed_r_V_read_reg_6202_pp0_iter1_reg;
        roi_seed_r_V_read_reg_6202_pp0_iter3_reg <= roi_seed_r_V_read_reg_6202_pp0_iter2_reg;
        select_ln348_6_reg_7217[6 : 2] <= select_ln348_6_fu_6032_p3[6 : 2];
        select_ln348_reg_7212[6 : 2] <= select_ln348_fu_5992_p3[6 : 2];
        slcvec_angle_polar_o_reg_6207_pp0_iter2_reg <= slcvec_angle_polar_o_reg_6207_pp0_iter1_reg;
        slcvec_angle_polar_o_reg_6207_pp0_iter3_reg <= slcvec_angle_polar_o_reg_6207_pp0_iter2_reg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        hls_LT_r_V_ap_vld = 1'b1;
    end else begin
        hls_LT_r_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        hls_LT_r_global_V_ap_vld = 1'b1;
    end else begin
        hls_LT_r_global_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        hls_LT_theta_V_ap_vld = 1'b1;
    end else begin
        hls_LT_theta_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        hls_LT_theta_global_V_ap_vld = 1'b1;
    end else begin
        hls_LT_theta_global_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_max_bin_count_V_ap_vld = 1'b1;
    end else begin
        res_max_bin_count_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_max_bin_r_V_ap_vld = 1'b1;
    end else begin
        res_max_bin_r_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_max_bin_theta_V_ap_vld = 1'b1;
    end else begin
        res_max_bin_theta_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln703_fu_6176_p2 = ($signed(zext_ln703_fu_6149_p1) + $signed(15'd17497));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign hls_LT_r_V = zext_ln708_fu_6171_p1;

assign hls_LT_r_global_V = (zext_ln708_fu_6171_p1 + roi_seed_r_V_read_reg_6202_pp0_iter3_reg);

assign hls_LT_theta_V = p_Val2_3_fu_6143_p2;

assign hls_LT_theta_global_V = (zext_ln703_2_fu_6186_p1 + slcvec_angle_polar_o_reg_6207_pp0_iter3_reg);

assign icmp_ln895_100_fu_3092_p2 = ((select_ln303_11_reg_6590 > select_ln303_59_reg_6846) ? 1'b1 : 1'b0);

assign icmp_ln895_101_fu_3096_p2 = ((select_ln303_14_reg_6606 > select_ln303_62_reg_6862) ? 1'b1 : 1'b0);

assign icmp_ln895_102_fu_3100_p2 = ((select_ln303_17_reg_6622 > select_ln303_65_reg_6878) ? 1'b1 : 1'b0);

assign icmp_ln895_103_fu_3104_p2 = ((select_ln303_20_reg_6638 > select_ln303_68_reg_6894) ? 1'b1 : 1'b0);

assign icmp_ln895_104_fu_3108_p2 = ((select_ln303_23_reg_6654 > select_ln303_71_reg_6910) ? 1'b1 : 1'b0);

assign icmp_ln895_105_fu_3112_p2 = ((select_ln303_26_reg_6670 > select_ln303_74_reg_6926) ? 1'b1 : 1'b0);

assign icmp_ln895_106_fu_3116_p2 = ((select_ln303_29_reg_6686 > select_ln303_77_reg_6942) ? 1'b1 : 1'b0);

assign icmp_ln895_107_fu_3120_p2 = ((select_ln303_32_reg_6702 > select_ln303_80_reg_6958) ? 1'b1 : 1'b0);

assign icmp_ln895_108_fu_3124_p2 = ((select_ln303_35_reg_6718 > select_ln303_83_reg_6974) ? 1'b1 : 1'b0);

assign icmp_ln895_109_fu_3128_p2 = ((select_ln303_38_reg_6734 > select_ln303_86_reg_6990) ? 1'b1 : 1'b0);

assign icmp_ln895_10_fu_2628_p2 = ((max_bin_count_10_V > max_bin_count_74_V) ? 1'b1 : 1'b0);

assign icmp_ln895_110_fu_3132_p2 = ((select_ln303_41_reg_6750 > select_ln303_89_reg_7006) ? 1'b1 : 1'b0);

assign icmp_ln895_111_fu_3136_p2 = ((select_ln303_44_reg_6766 > select_ln303_92_reg_7022) ? 1'b1 : 1'b0);

assign icmp_ln895_112_fu_3140_p2 = ((select_ln303_47_reg_6782 > select_ln303_95_reg_7038) ? 1'b1 : 1'b0);

assign icmp_ln895_113_fu_3144_p2 = ((select_ln318_2_fu_5146_p3 > select_ln318_26_fu_5282_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_114_fu_3148_p2 = ((select_ln318_5_fu_5159_p3 > select_ln318_29_fu_5295_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_115_fu_3152_p2 = ((select_ln318_8_fu_5172_p3 > select_ln318_32_fu_5308_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_116_fu_3156_p2 = ((select_ln318_11_fu_5185_p3 > select_ln318_35_fu_5321_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_117_fu_3160_p2 = ((select_ln318_14_fu_5206_p3 > select_ln318_38_fu_5342_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_118_fu_3164_p2 = ((select_ln318_17_fu_5227_p3 > select_ln318_41_fu_5363_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_119_fu_3168_p2 = ((select_ln318_20_fu_5248_p3 > select_ln318_44_fu_5384_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_11_fu_2634_p2 = ((max_bin_count_11_V > max_bin_count_75_V) ? 1'b1 : 1'b0);

assign icmp_ln895_120_fu_3172_p2 = ((select_ln318_23_fu_5269_p3 > select_ln318_47_fu_5405_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_121_fu_3176_p2 = ((select_ln333_2_reg_7094 > select_ln333_14_reg_7158) ? 1'b1 : 1'b0);

assign icmp_ln895_122_fu_3180_p2 = ((select_ln333_5_reg_7110 > select_ln333_17_reg_7174) ? 1'b1 : 1'b0);

assign icmp_ln895_123_fu_3184_p2 = ((select_ln333_8_reg_7126 > select_ln333_20_reg_7190) ? 1'b1 : 1'b0);

assign icmp_ln895_124_fu_3188_p2 = ((select_ln333_11_reg_7142 > select_ln333_23_reg_7206) ? 1'b1 : 1'b0);

assign icmp_ln895_125_fu_3192_p2 = ((select_ln348_2_fu_6005_p3 > select_ln348_8_fu_6045_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_126_fu_3196_p2 = ((select_ln348_5_fu_6025_p3 > select_ln348_11_fu_6065_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_12_fu_2640_p2 = ((max_bin_count_12_V > max_bin_count_76_V) ? 1'b1 : 1'b0);

assign icmp_ln895_13_fu_2646_p2 = ((max_bin_count_13_V > max_bin_count_77_V) ? 1'b1 : 1'b0);

assign icmp_ln895_14_fu_2652_p2 = ((max_bin_count_14_V > max_bin_count_78_V) ? 1'b1 : 1'b0);

assign icmp_ln895_15_fu_2604_p2 = ((max_bin_count_6_V > max_bin_count_70_V) ? 1'b1 : 1'b0);

assign icmp_ln895_16_fu_2664_p2 = ((max_bin_count_16_V > max_bin_count_80_V) ? 1'b1 : 1'b0);

assign icmp_ln895_17_fu_2670_p2 = ((max_bin_count_17_V > max_bin_count_81_V) ? 1'b1 : 1'b0);

assign icmp_ln895_18_fu_2676_p2 = ((max_bin_count_18_V > max_bin_count_82_V) ? 1'b1 : 1'b0);

assign icmp_ln895_19_fu_2682_p2 = ((max_bin_count_19_V > max_bin_count_83_V) ? 1'b1 : 1'b0);

assign icmp_ln895_1_fu_2574_p2 = ((max_bin_count_1_V > max_bin_count_65_V) ? 1'b1 : 1'b0);

assign icmp_ln895_20_fu_2688_p2 = ((max_bin_count_20_V > max_bin_count_84_V) ? 1'b1 : 1'b0);

assign icmp_ln895_21_fu_2694_p2 = ((max_bin_count_21_V > max_bin_count_85_V) ? 1'b1 : 1'b0);

assign icmp_ln895_22_fu_2700_p2 = ((max_bin_count_22_V > max_bin_count_86_V) ? 1'b1 : 1'b0);

assign icmp_ln895_23_fu_2706_p2 = ((max_bin_count_23_V > max_bin_count_87_V) ? 1'b1 : 1'b0);

assign icmp_ln895_24_fu_2712_p2 = ((max_bin_count_24_V > max_bin_count_88_V) ? 1'b1 : 1'b0);

assign icmp_ln895_25_fu_2718_p2 = ((max_bin_count_25_V > max_bin_count_89_V) ? 1'b1 : 1'b0);

assign icmp_ln895_26_fu_2724_p2 = ((max_bin_count_26_V > max_bin_count_90_V) ? 1'b1 : 1'b0);

assign icmp_ln895_27_fu_2658_p2 = ((max_bin_count_15_V > max_bin_count_79_V) ? 1'b1 : 1'b0);

assign icmp_ln895_28_fu_2736_p2 = ((max_bin_count_28_V > max_bin_count_92_V) ? 1'b1 : 1'b0);

assign icmp_ln895_29_fu_2742_p2 = ((max_bin_count_29_V > max_bin_count_93_V) ? 1'b1 : 1'b0);

assign icmp_ln895_2_fu_2580_p2 = ((max_bin_count_2_V > max_bin_count_66_V) ? 1'b1 : 1'b0);

assign icmp_ln895_30_fu_2748_p2 = ((max_bin_count_30_V > max_bin_count_94_V) ? 1'b1 : 1'b0);

assign icmp_ln895_31_fu_2754_p2 = ((max_bin_count_31_V > max_bin_count_95_V) ? 1'b1 : 1'b0);

assign icmp_ln895_32_fu_2760_p2 = ((max_bin_count_32_V > max_bin_count_96_V) ? 1'b1 : 1'b0);

assign icmp_ln895_33_fu_2766_p2 = ((max_bin_count_33_V > max_bin_count_97_V) ? 1'b1 : 1'b0);

assign icmp_ln895_34_fu_2772_p2 = ((max_bin_count_34_V > max_bin_count_98_V) ? 1'b1 : 1'b0);

assign icmp_ln895_35_fu_2778_p2 = ((max_bin_count_35_V > max_bin_count_99_V) ? 1'b1 : 1'b0);

assign icmp_ln895_36_fu_2784_p2 = ((max_bin_count_36_V > max_bin_count_100_V) ? 1'b1 : 1'b0);

assign icmp_ln895_37_fu_2790_p2 = ((max_bin_count_37_V > max_bin_count_101_V) ? 1'b1 : 1'b0);

assign icmp_ln895_38_fu_2796_p2 = ((max_bin_count_38_V > max_bin_count_102_V) ? 1'b1 : 1'b0);

assign icmp_ln895_39_fu_2730_p2 = ((max_bin_count_27_V > max_bin_count_91_V) ? 1'b1 : 1'b0);

assign icmp_ln895_3_fu_2586_p2 = ((max_bin_count_3_V > max_bin_count_67_V) ? 1'b1 : 1'b0);

assign icmp_ln895_40_fu_2808_p2 = ((max_bin_count_40_V > max_bin_count_104_V) ? 1'b1 : 1'b0);

assign icmp_ln895_41_fu_2814_p2 = ((max_bin_count_41_V > max_bin_count_105_V) ? 1'b1 : 1'b0);

assign icmp_ln895_42_fu_2820_p2 = ((max_bin_count_42_V > max_bin_count_106_V) ? 1'b1 : 1'b0);

assign icmp_ln895_43_fu_2826_p2 = ((max_bin_count_43_V > max_bin_count_107_V) ? 1'b1 : 1'b0);

assign icmp_ln895_44_fu_2832_p2 = ((max_bin_count_44_V > max_bin_count_108_V) ? 1'b1 : 1'b0);

assign icmp_ln895_45_fu_2838_p2 = ((max_bin_count_45_V > max_bin_count_109_V) ? 1'b1 : 1'b0);

assign icmp_ln895_46_fu_2844_p2 = ((max_bin_count_46_V > max_bin_count_110_V) ? 1'b1 : 1'b0);

assign icmp_ln895_47_fu_2850_p2 = ((max_bin_count_47_V > max_bin_count_111_V) ? 1'b1 : 1'b0);

assign icmp_ln895_48_fu_2856_p2 = ((max_bin_count_48_V > max_bin_count_112_V) ? 1'b1 : 1'b0);

assign icmp_ln895_49_fu_2862_p2 = ((max_bin_count_49_V > max_bin_count_113_V) ? 1'b1 : 1'b0);

assign icmp_ln895_4_fu_2592_p2 = ((max_bin_count_4_V > max_bin_count_68_V) ? 1'b1 : 1'b0);

assign icmp_ln895_50_fu_2868_p2 = ((max_bin_count_50_V > max_bin_count_114_V) ? 1'b1 : 1'b0);

assign icmp_ln895_51_fu_2874_p2 = ((max_bin_count_51_V > max_bin_count_115_V) ? 1'b1 : 1'b0);

assign icmp_ln895_52_fu_2880_p2 = ((max_bin_count_52_V > max_bin_count_116_V) ? 1'b1 : 1'b0);

assign icmp_ln895_53_fu_2886_p2 = ((max_bin_count_53_V > max_bin_count_117_V) ? 1'b1 : 1'b0);

assign icmp_ln895_54_fu_2892_p2 = ((max_bin_count_54_V > max_bin_count_118_V) ? 1'b1 : 1'b0);

assign icmp_ln895_55_fu_2898_p2 = ((max_bin_count_55_V > max_bin_count_119_V) ? 1'b1 : 1'b0);

assign icmp_ln895_56_fu_2904_p2 = ((max_bin_count_56_V > max_bin_count_120_V) ? 1'b1 : 1'b0);

assign icmp_ln895_57_fu_2910_p2 = ((max_bin_count_57_V > max_bin_count_121_V) ? 1'b1 : 1'b0);

assign icmp_ln895_58_fu_2916_p2 = ((max_bin_count_58_V > max_bin_count_122_V) ? 1'b1 : 1'b0);

assign icmp_ln895_59_fu_2922_p2 = ((max_bin_count_59_V > max_bin_count_123_V) ? 1'b1 : 1'b0);

assign icmp_ln895_5_fu_3200_p2 = ((res_max_bin_count_t_s_reg_7232 > res_max_bin_count_t_1_reg_7248) ? 1'b1 : 1'b0);

assign icmp_ln895_60_fu_2928_p2 = ((max_bin_count_60_V > max_bin_count_124_V) ? 1'b1 : 1'b0);

assign icmp_ln895_61_fu_2934_p2 = ((max_bin_count_61_V > max_bin_count_125_V) ? 1'b1 : 1'b0);

assign icmp_ln895_62_fu_2940_p2 = ((max_bin_count_62_V > max_bin_count_126_V) ? 1'b1 : 1'b0);

assign icmp_ln895_63_fu_2946_p2 = ((max_bin_count_63_V > max_bin_count_127_V) ? 1'b1 : 1'b0);

assign icmp_ln895_64_fu_2802_p2 = ((max_bin_count_39_V > max_bin_count_103_V) ? 1'b1 : 1'b0);

assign icmp_ln895_65_fu_2952_p2 = ((select_ln895_2_fu_3212_p3 > select_ln895_98_fu_3756_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_66_fu_2956_p2 = ((select_ln895_5_fu_3229_p3 > select_ln895_101_fu_3773_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_67_fu_2960_p2 = ((select_ln895_8_fu_3246_p3 > select_ln895_104_fu_3790_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_68_fu_2964_p2 = ((select_ln895_11_fu_3263_p3 > select_ln895_107_fu_3807_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_69_fu_2968_p2 = ((select_ln895_14_fu_3280_p3 > select_ln895_110_fu_3824_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_6_fu_2598_p2 = ((max_bin_count_5_V > max_bin_count_69_V) ? 1'b1 : 1'b0);

assign icmp_ln895_70_fu_2972_p2 = ((select_ln895_17_fu_3297_p3 > select_ln895_113_fu_3841_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_71_fu_2976_p2 = ((select_ln895_20_fu_3314_p3 > select_ln895_116_fu_3858_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_72_fu_2980_p2 = ((select_ln895_23_fu_3331_p3 > select_ln895_119_fu_3875_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_73_fu_2984_p2 = ((select_ln895_26_fu_3348_p3 > select_ln895_122_fu_3892_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_74_fu_2988_p2 = ((select_ln895_29_fu_3365_p3 > select_ln895_125_fu_3909_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_75_fu_2992_p2 = ((select_ln895_32_fu_3382_p3 > select_ln895_128_fu_3926_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_76_fu_2996_p2 = ((select_ln895_35_fu_3399_p3 > select_ln895_131_fu_3943_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_77_fu_3000_p2 = ((select_ln895_38_fu_3416_p3 > select_ln895_134_fu_3960_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_78_fu_3004_p2 = ((select_ln895_41_fu_3433_p3 > select_ln895_137_fu_3977_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_79_fu_3008_p2 = ((select_ln895_44_fu_3450_p3 > select_ln895_140_fu_3994_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_7_fu_2610_p2 = ((max_bin_count_7_V > max_bin_count_71_V) ? 1'b1 : 1'b0);

assign icmp_ln895_80_fu_3012_p2 = ((select_ln895_47_fu_3467_p3 > select_ln895_143_fu_4011_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_81_fu_3016_p2 = ((select_ln895_50_fu_3484_p3 > select_ln895_146_fu_4028_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_82_fu_3020_p2 = ((select_ln895_53_fu_3501_p3 > select_ln895_149_fu_4045_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_83_fu_3024_p2 = ((select_ln895_56_fu_3518_p3 > select_ln895_152_fu_4062_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_84_fu_3028_p2 = ((select_ln895_59_fu_3535_p3 > select_ln895_155_fu_4079_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_85_fu_3032_p2 = ((select_ln895_62_fu_3552_p3 > select_ln895_158_fu_4096_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_86_fu_3036_p2 = ((select_ln895_65_fu_3569_p3 > select_ln895_161_fu_4113_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_87_fu_3040_p2 = ((select_ln895_68_fu_3586_p3 > select_ln895_164_fu_4130_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_88_fu_3044_p2 = ((select_ln895_71_fu_3603_p3 > select_ln895_167_fu_4147_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_89_fu_3048_p2 = ((select_ln895_74_fu_3620_p3 > select_ln895_170_fu_4164_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_8_fu_2616_p2 = ((max_bin_count_8_V > max_bin_count_72_V) ? 1'b1 : 1'b0);

assign icmp_ln895_90_fu_3052_p2 = ((select_ln895_77_fu_3637_p3 > select_ln895_173_fu_4181_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_91_fu_3056_p2 = ((select_ln895_80_fu_3654_p3 > select_ln895_176_fu_4198_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_92_fu_3060_p2 = ((select_ln895_83_fu_3671_p3 > select_ln895_179_fu_4215_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_93_fu_3064_p2 = ((select_ln895_86_fu_3688_p3 > select_ln895_182_fu_4232_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_94_fu_3068_p2 = ((select_ln895_89_fu_3705_p3 > select_ln895_185_fu_4249_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_95_fu_3072_p2 = ((select_ln895_92_fu_3722_p3 > select_ln895_188_fu_4266_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_96_fu_3076_p2 = ((select_ln895_95_fu_3739_p3 > select_ln895_191_fu_4283_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_97_fu_3080_p2 = ((select_ln303_2_reg_6542 > select_ln303_50_reg_6798) ? 1'b1 : 1'b0);

assign icmp_ln895_98_fu_3084_p2 = ((select_ln303_5_reg_6558 > select_ln303_53_reg_6814) ? 1'b1 : 1'b0);

assign icmp_ln895_99_fu_3088_p2 = ((select_ln303_8_reg_6574 > select_ln303_56_reg_6830) ? 1'b1 : 1'b0);

assign icmp_ln895_9_fu_2622_p2 = ((max_bin_count_9_V > max_bin_count_73_V) ? 1'b1 : 1'b0);

assign icmp_ln895_fu_2568_p2 = ((max_bin_count_0_V > max_bin_count_64_V) ? 1'b1 : 1'b0);

assign p_Val2_3_fu_6143_p2 = (t0_V_fu_6136_p3 | 11'd7);

assign p_Val2_4_fu_6165_p2 = (shl_ln_fu_6158_p3 | 12'd16);

assign res_max_bin_count_V = res_max_bin_count_t_2_reg_7260;

assign res_max_bin_count_t_1_fu_6104_p3 = ((icmp_ln895_126_fu_3196_p2[0:0] === 1'b1) ? select_ln348_5_fu_6025_p3 : select_ln348_11_fu_6065_p3);

assign res_max_bin_count_t_2_fu_6124_p3 = ((icmp_ln895_5_fu_3200_p2[0:0] === 1'b1) ? res_max_bin_count_t_s_reg_7232 : res_max_bin_count_t_1_reg_7248);

assign res_max_bin_count_t_s_fu_6080_p3 = ((icmp_ln895_125_fu_3192_p2[0:0] === 1'b1) ? select_ln348_2_fu_6005_p3 : select_ln348_8_fu_6045_p3);

assign res_max_bin_r_V = res_max_bin_r_t_V_3_reg_7265;

assign res_max_bin_r_t_V_1_fu_6096_p3 = ((icmp_ln895_126_fu_3196_p2[0:0] === 1'b1) ? select_ln348_4_fu_6019_p3 : select_ln348_10_fu_6059_p3);

assign res_max_bin_r_t_V_3_fu_6130_p3 = ((icmp_ln895_5_fu_3200_p2[0:0] === 1'b1) ? res_max_bin_r_t_V_reg_7227 : res_max_bin_r_t_V_1_reg_7243);

assign res_max_bin_r_t_V_fu_6072_p3 = ((icmp_ln895_125_fu_3192_p2[0:0] === 1'b1) ? select_ln348_1_fu_5999_p3 : select_ln348_7_fu_6039_p3);

assign res_max_bin_theta_V = res_max_bin_theta_t_2_reg_7254;

assign res_max_bin_theta_t_1_fu_6088_p3 = ((icmp_ln895_126_fu_3196_p2[0:0] === 1'b1) ? select_ln348_3_fu_6012_p3 : select_ln348_9_fu_6052_p3);

assign res_max_bin_theta_t_2_fu_6117_p3 = ((icmp_ln895_5_fu_3200_p2[0:0] === 1'b1) ? res_max_bin_theta_t_s_fu_6112_p3 : res_max_bin_theta_t_1_reg_7238);

assign res_max_bin_theta_t_s_fu_6112_p3 = ((icmp_ln895_125_reg_7222[0:0] === 1'b1) ? select_ln348_reg_7212 : select_ln348_6_reg_7217);

assign select_ln303_10_fu_4340_p3 = ((icmp_ln895_68_fu_2964_p2[0:0] === 1'b1) ? select_ln895_10_fu_3255_p3 : select_ln895_106_fu_3799_p3);

assign select_ln303_11_fu_4348_p3 = ((icmp_ln895_68_fu_2964_p2[0:0] === 1'b1) ? select_ln895_11_fu_3263_p3 : select_ln895_107_fu_3807_p3);

assign select_ln303_12_fu_5028_p3 = ((icmp_ln895_69_reg_6596[0:0] === 1'b1) ? select_ln895_12_fu_4804_p3 : select_ln895_108_fu_4916_p3);

assign select_ln303_13_fu_4356_p3 = ((icmp_ln895_69_fu_2968_p2[0:0] === 1'b1) ? select_ln895_13_fu_3272_p3 : select_ln895_109_fu_3816_p3);

assign select_ln303_14_fu_4364_p3 = ((icmp_ln895_69_fu_2968_p2[0:0] === 1'b1) ? select_ln895_14_fu_3280_p3 : select_ln895_110_fu_3824_p3);

assign select_ln303_15_fu_5035_p3 = ((icmp_ln895_70_reg_6612[0:0] === 1'b1) ? select_ln895_15_fu_4811_p3 : select_ln895_111_fu_4923_p3);

assign select_ln303_16_fu_4372_p3 = ((icmp_ln895_70_fu_2972_p2[0:0] === 1'b1) ? select_ln895_16_fu_3289_p3 : select_ln895_112_fu_3833_p3);

assign select_ln303_17_fu_4380_p3 = ((icmp_ln895_70_fu_2972_p2[0:0] === 1'b1) ? select_ln895_17_fu_3297_p3 : select_ln895_113_fu_3841_p3);

assign select_ln303_18_fu_5042_p3 = ((icmp_ln895_71_reg_6628[0:0] === 1'b1) ? select_ln895_18_fu_4818_p3 : select_ln895_114_fu_4930_p3);

assign select_ln303_19_fu_4388_p3 = ((icmp_ln895_71_fu_2976_p2[0:0] === 1'b1) ? select_ln895_19_fu_3306_p3 : select_ln895_115_fu_3850_p3);

assign select_ln303_1_fu_4292_p3 = ((icmp_ln895_65_fu_2952_p2[0:0] === 1'b1) ? select_ln895_1_fu_3204_p3 : select_ln895_97_fu_3748_p3);

assign select_ln303_20_fu_4396_p3 = ((icmp_ln895_71_fu_2976_p2[0:0] === 1'b1) ? select_ln895_20_fu_3314_p3 : select_ln895_116_fu_3858_p3);

assign select_ln303_21_fu_5049_p3 = ((icmp_ln895_72_reg_6644[0:0] === 1'b1) ? select_ln895_21_fu_4825_p3 : select_ln895_117_fu_4937_p3);

assign select_ln303_22_fu_4404_p3 = ((icmp_ln895_72_fu_2980_p2[0:0] === 1'b1) ? select_ln895_22_fu_3323_p3 : select_ln895_118_fu_3867_p3);

assign select_ln303_23_fu_4412_p3 = ((icmp_ln895_72_fu_2980_p2[0:0] === 1'b1) ? select_ln895_23_fu_3331_p3 : select_ln895_119_fu_3875_p3);

assign select_ln303_24_fu_5824_p3 = ((icmp_ln895_73_reg_6660_pp0_iter1_reg[0:0] === 1'b1) ? select_ln895_24_fu_5600_p3 : select_ln895_120_fu_5712_p3);

assign select_ln303_25_fu_4420_p3 = ((icmp_ln895_73_fu_2984_p2[0:0] === 1'b1) ? select_ln895_25_fu_3340_p3 : select_ln895_121_fu_3884_p3);

assign select_ln303_26_fu_4428_p3 = ((icmp_ln895_73_fu_2984_p2[0:0] === 1'b1) ? select_ln895_26_fu_3348_p3 : select_ln895_122_fu_3892_p3);

assign select_ln303_27_fu_5831_p3 = ((icmp_ln895_74_reg_6676_pp0_iter1_reg[0:0] === 1'b1) ? select_ln895_27_fu_5607_p3 : select_ln895_123_fu_5719_p3);

assign select_ln303_28_fu_4436_p3 = ((icmp_ln895_74_fu_2988_p2[0:0] === 1'b1) ? select_ln895_28_fu_3357_p3 : select_ln895_124_fu_3901_p3);

assign select_ln303_29_fu_4444_p3 = ((icmp_ln895_74_fu_2988_p2[0:0] === 1'b1) ? select_ln895_29_fu_3365_p3 : select_ln895_125_fu_3909_p3);

assign select_ln303_2_fu_4300_p3 = ((icmp_ln895_65_fu_2952_p2[0:0] === 1'b1) ? select_ln895_2_fu_3212_p3 : select_ln895_98_fu_3756_p3);

assign select_ln303_30_fu_5838_p3 = ((icmp_ln895_75_reg_6692_pp0_iter1_reg[0:0] === 1'b1) ? select_ln895_30_fu_5614_p3 : select_ln895_126_fu_5726_p3);

assign select_ln303_31_fu_4452_p3 = ((icmp_ln895_75_fu_2992_p2[0:0] === 1'b1) ? select_ln895_31_fu_3374_p3 : select_ln895_127_fu_3918_p3);

assign select_ln303_32_fu_4460_p3 = ((icmp_ln895_75_fu_2992_p2[0:0] === 1'b1) ? select_ln895_32_fu_3382_p3 : select_ln895_128_fu_3926_p3);

assign select_ln303_33_fu_5845_p3 = ((icmp_ln895_76_reg_6708_pp0_iter1_reg[0:0] === 1'b1) ? select_ln895_33_fu_5621_p3 : select_ln895_129_fu_5733_p3);

assign select_ln303_34_fu_4468_p3 = ((icmp_ln895_76_fu_2996_p2[0:0] === 1'b1) ? select_ln895_34_fu_3391_p3 : select_ln895_130_fu_3935_p3);

assign select_ln303_35_fu_4476_p3 = ((icmp_ln895_76_fu_2996_p2[0:0] === 1'b1) ? select_ln895_35_fu_3399_p3 : select_ln895_131_fu_3943_p3);

assign select_ln303_36_fu_5056_p3 = ((icmp_ln895_77_reg_6724[0:0] === 1'b1) ? select_ln895_36_fu_4832_p3 : select_ln895_132_fu_4944_p3);

assign select_ln303_37_fu_4484_p3 = ((icmp_ln895_77_fu_3000_p2[0:0] === 1'b1) ? select_ln895_37_fu_3408_p3 : select_ln895_133_fu_3952_p3);

assign select_ln303_38_fu_4492_p3 = ((icmp_ln895_77_fu_3000_p2[0:0] === 1'b1) ? select_ln895_38_fu_3416_p3 : select_ln895_134_fu_3960_p3);

assign select_ln303_39_fu_5063_p3 = ((icmp_ln895_78_reg_6740[0:0] === 1'b1) ? select_ln895_39_fu_4839_p3 : select_ln895_135_fu_4951_p3);

assign select_ln303_3_fu_5803_p3 = ((icmp_ln895_66_reg_6548_pp0_iter1_reg[0:0] === 1'b1) ? select_ln895_3_fu_5579_p3 : select_ln895_99_fu_5691_p3);

assign select_ln303_40_fu_4500_p3 = ((icmp_ln895_78_fu_3004_p2[0:0] === 1'b1) ? select_ln895_40_fu_3425_p3 : select_ln895_136_fu_3969_p3);

assign select_ln303_41_fu_4508_p3 = ((icmp_ln895_78_fu_3004_p2[0:0] === 1'b1) ? select_ln895_41_fu_3433_p3 : select_ln895_137_fu_3977_p3);

assign select_ln303_42_fu_5070_p3 = ((icmp_ln895_79_reg_6756[0:0] === 1'b1) ? select_ln895_42_fu_4846_p3 : select_ln895_138_fu_4958_p3);

assign select_ln303_43_fu_4516_p3 = ((icmp_ln895_79_fu_3008_p2[0:0] === 1'b1) ? select_ln895_43_fu_3442_p3 : select_ln895_139_fu_3986_p3);

assign select_ln303_44_fu_4524_p3 = ((icmp_ln895_79_fu_3008_p2[0:0] === 1'b1) ? select_ln895_44_fu_3450_p3 : select_ln895_140_fu_3994_p3);

assign select_ln303_45_fu_5077_p3 = ((icmp_ln895_80_reg_6772[0:0] === 1'b1) ? select_ln895_45_fu_4853_p3 : select_ln895_141_fu_4965_p3);

assign select_ln303_46_fu_4532_p3 = ((icmp_ln895_80_fu_3012_p2[0:0] === 1'b1) ? select_ln895_46_fu_3459_p3 : select_ln895_142_fu_4003_p3);

assign select_ln303_47_fu_4540_p3 = ((icmp_ln895_80_fu_3012_p2[0:0] === 1'b1) ? select_ln895_47_fu_3467_p3 : select_ln895_143_fu_4011_p3);

assign select_ln303_48_fu_5852_p3 = ((icmp_ln895_81_reg_6788_pp0_iter1_reg[0:0] === 1'b1) ? select_ln895_48_fu_5628_p3 : select_ln895_144_fu_5740_p3);

assign select_ln303_49_fu_4548_p3 = ((icmp_ln895_81_fu_3016_p2[0:0] === 1'b1) ? select_ln895_49_fu_3476_p3 : select_ln895_145_fu_4020_p3);

assign select_ln303_4_fu_4308_p3 = ((icmp_ln895_66_fu_2956_p2[0:0] === 1'b1) ? select_ln895_4_fu_3221_p3 : select_ln895_100_fu_3765_p3);

assign select_ln303_50_fu_4556_p3 = ((icmp_ln895_81_fu_3016_p2[0:0] === 1'b1) ? select_ln895_50_fu_3484_p3 : select_ln895_146_fu_4028_p3);

assign select_ln303_51_fu_5859_p3 = ((icmp_ln895_82_reg_6804_pp0_iter1_reg[0:0] === 1'b1) ? select_ln895_51_fu_5635_p3 : select_ln895_147_fu_5747_p3);

assign select_ln303_52_fu_4564_p3 = ((icmp_ln895_82_fu_3020_p2[0:0] === 1'b1) ? select_ln895_52_fu_3493_p3 : select_ln895_148_fu_4037_p3);

assign select_ln303_53_fu_4572_p3 = ((icmp_ln895_82_fu_3020_p2[0:0] === 1'b1) ? select_ln895_53_fu_3501_p3 : select_ln895_149_fu_4045_p3);

assign select_ln303_54_fu_5866_p3 = ((icmp_ln895_83_reg_6820_pp0_iter1_reg[0:0] === 1'b1) ? select_ln895_54_fu_5642_p3 : select_ln895_150_fu_5754_p3);

assign select_ln303_55_fu_4580_p3 = ((icmp_ln895_83_fu_3024_p2[0:0] === 1'b1) ? select_ln895_55_fu_3510_p3 : select_ln895_151_fu_4054_p3);

assign select_ln303_56_fu_4588_p3 = ((icmp_ln895_83_fu_3024_p2[0:0] === 1'b1) ? select_ln895_56_fu_3518_p3 : select_ln895_152_fu_4062_p3);

assign select_ln303_57_fu_5873_p3 = ((icmp_ln895_84_reg_6836_pp0_iter1_reg[0:0] === 1'b1) ? select_ln895_57_fu_5649_p3 : select_ln895_153_fu_5761_p3);

assign select_ln303_58_fu_4596_p3 = ((icmp_ln895_84_fu_3028_p2[0:0] === 1'b1) ? select_ln895_58_fu_3527_p3 : select_ln895_154_fu_4071_p3);

assign select_ln303_59_fu_4604_p3 = ((icmp_ln895_84_fu_3028_p2[0:0] === 1'b1) ? select_ln895_59_fu_3535_p3 : select_ln895_155_fu_4079_p3);

assign select_ln303_5_fu_4316_p3 = ((icmp_ln895_66_fu_2956_p2[0:0] === 1'b1) ? select_ln895_5_fu_3229_p3 : select_ln895_101_fu_3773_p3);

assign select_ln303_60_fu_5084_p3 = ((icmp_ln895_85_reg_6852[0:0] === 1'b1) ? select_ln895_60_fu_4860_p3 : select_ln895_156_fu_4972_p3);

assign select_ln303_61_fu_4612_p3 = ((icmp_ln895_85_fu_3032_p2[0:0] === 1'b1) ? select_ln895_61_fu_3544_p3 : select_ln895_157_fu_4088_p3);

assign select_ln303_62_fu_4620_p3 = ((icmp_ln895_85_fu_3032_p2[0:0] === 1'b1) ? select_ln895_62_fu_3552_p3 : select_ln895_158_fu_4096_p3);

assign select_ln303_63_fu_5091_p3 = ((icmp_ln895_86_reg_6868[0:0] === 1'b1) ? select_ln895_63_fu_4867_p3 : select_ln895_159_fu_4979_p3);

assign select_ln303_64_fu_4628_p3 = ((icmp_ln895_86_fu_3036_p2[0:0] === 1'b1) ? select_ln895_64_fu_3561_p3 : select_ln895_160_fu_4105_p3);

assign select_ln303_65_fu_4636_p3 = ((icmp_ln895_86_fu_3036_p2[0:0] === 1'b1) ? select_ln895_65_fu_3569_p3 : select_ln895_161_fu_4113_p3);

assign select_ln303_66_fu_5098_p3 = ((icmp_ln895_87_reg_6884[0:0] === 1'b1) ? select_ln895_66_fu_4874_p3 : select_ln895_162_fu_4986_p3);

assign select_ln303_67_fu_4644_p3 = ((icmp_ln895_87_fu_3040_p2[0:0] === 1'b1) ? select_ln895_67_fu_3578_p3 : select_ln895_163_fu_4122_p3);

assign select_ln303_68_fu_4652_p3 = ((icmp_ln895_87_fu_3040_p2[0:0] === 1'b1) ? select_ln895_68_fu_3586_p3 : select_ln895_164_fu_4130_p3);

assign select_ln303_69_fu_5105_p3 = ((icmp_ln895_88_reg_6900[0:0] === 1'b1) ? select_ln895_69_fu_4881_p3 : select_ln895_165_fu_4993_p3);

assign select_ln303_6_fu_5810_p3 = ((icmp_ln895_67_reg_6564_pp0_iter1_reg[0:0] === 1'b1) ? select_ln895_6_fu_5586_p3 : select_ln895_102_fu_5698_p3);

assign select_ln303_70_fu_4660_p3 = ((icmp_ln895_88_fu_3044_p2[0:0] === 1'b1) ? select_ln895_70_fu_3595_p3 : select_ln895_166_fu_4139_p3);

assign select_ln303_71_fu_4668_p3 = ((icmp_ln895_88_fu_3044_p2[0:0] === 1'b1) ? select_ln895_71_fu_3603_p3 : select_ln895_167_fu_4147_p3);

assign select_ln303_72_fu_5880_p3 = ((icmp_ln895_89_reg_6916_pp0_iter1_reg[0:0] === 1'b1) ? select_ln895_72_fu_5656_p3 : select_ln895_168_fu_5768_p3);

assign select_ln303_73_fu_4676_p3 = ((icmp_ln895_89_fu_3048_p2[0:0] === 1'b1) ? select_ln895_73_fu_3612_p3 : select_ln895_169_fu_4156_p3);

assign select_ln303_74_fu_4684_p3 = ((icmp_ln895_89_fu_3048_p2[0:0] === 1'b1) ? select_ln895_74_fu_3620_p3 : select_ln895_170_fu_4164_p3);

assign select_ln303_75_fu_5887_p3 = ((icmp_ln895_90_reg_6932_pp0_iter1_reg[0:0] === 1'b1) ? select_ln895_75_fu_5663_p3 : select_ln895_171_fu_5775_p3);

assign select_ln303_76_fu_4692_p3 = ((icmp_ln895_90_fu_3052_p2[0:0] === 1'b1) ? select_ln895_76_fu_3629_p3 : select_ln895_172_fu_4173_p3);

assign select_ln303_77_fu_4700_p3 = ((icmp_ln895_90_fu_3052_p2[0:0] === 1'b1) ? select_ln895_77_fu_3637_p3 : select_ln895_173_fu_4181_p3);

assign select_ln303_78_fu_5894_p3 = ((icmp_ln895_91_reg_6948_pp0_iter1_reg[0:0] === 1'b1) ? select_ln895_78_fu_5670_p3 : select_ln895_174_fu_5782_p3);

assign select_ln303_79_fu_4708_p3 = ((icmp_ln895_91_fu_3056_p2[0:0] === 1'b1) ? select_ln895_79_fu_3646_p3 : select_ln895_175_fu_4190_p3);

assign select_ln303_7_fu_4324_p3 = ((icmp_ln895_67_fu_2960_p2[0:0] === 1'b1) ? select_ln895_7_fu_3238_p3 : select_ln895_103_fu_3782_p3);

assign select_ln303_80_fu_4716_p3 = ((icmp_ln895_91_fu_3056_p2[0:0] === 1'b1) ? select_ln895_80_fu_3654_p3 : select_ln895_176_fu_4198_p3);

assign select_ln303_81_fu_5901_p3 = ((icmp_ln895_92_reg_6964_pp0_iter1_reg[0:0] === 1'b1) ? select_ln895_81_fu_5677_p3 : select_ln895_177_fu_5789_p3);

assign select_ln303_82_fu_4724_p3 = ((icmp_ln895_92_fu_3060_p2[0:0] === 1'b1) ? select_ln895_82_fu_3663_p3 : select_ln895_178_fu_4207_p3);

assign select_ln303_83_fu_4732_p3 = ((icmp_ln895_92_fu_3060_p2[0:0] === 1'b1) ? select_ln895_83_fu_3671_p3 : select_ln895_179_fu_4215_p3);

assign select_ln303_84_fu_5112_p3 = ((icmp_ln895_93_reg_6980[0:0] === 1'b1) ? select_ln895_84_fu_4888_p3 : select_ln895_180_fu_5000_p3);

assign select_ln303_85_fu_4740_p3 = ((icmp_ln895_93_fu_3064_p2[0:0] === 1'b1) ? select_ln895_85_fu_3680_p3 : select_ln895_181_fu_4224_p3);

assign select_ln303_86_fu_4748_p3 = ((icmp_ln895_93_fu_3064_p2[0:0] === 1'b1) ? select_ln895_86_fu_3688_p3 : select_ln895_182_fu_4232_p3);

assign select_ln303_87_fu_5119_p3 = ((icmp_ln895_94_reg_6996[0:0] === 1'b1) ? select_ln895_87_fu_4895_p3 : select_ln895_183_fu_5007_p3);

assign select_ln303_88_fu_4756_p3 = ((icmp_ln895_94_fu_3068_p2[0:0] === 1'b1) ? select_ln895_88_fu_3697_p3 : select_ln895_184_fu_4241_p3);

assign select_ln303_89_fu_4764_p3 = ((icmp_ln895_94_fu_3068_p2[0:0] === 1'b1) ? select_ln895_89_fu_3705_p3 : select_ln895_185_fu_4249_p3);

assign select_ln303_8_fu_4332_p3 = ((icmp_ln895_67_fu_2960_p2[0:0] === 1'b1) ? select_ln895_8_fu_3246_p3 : select_ln895_104_fu_3790_p3);

assign select_ln303_90_fu_5126_p3 = ((icmp_ln895_95_reg_7012[0:0] === 1'b1) ? select_ln895_90_fu_4902_p3 : select_ln895_186_fu_5014_p3);

assign select_ln303_91_fu_4772_p3 = ((icmp_ln895_95_fu_3072_p2[0:0] === 1'b1) ? select_ln895_91_fu_3714_p3 : select_ln895_187_fu_4258_p3);

assign select_ln303_92_fu_4780_p3 = ((icmp_ln895_95_fu_3072_p2[0:0] === 1'b1) ? select_ln895_92_fu_3722_p3 : select_ln895_188_fu_4266_p3);

assign select_ln303_93_fu_5133_p3 = ((icmp_ln895_96_reg_7028[0:0] === 1'b1) ? select_ln895_93_fu_4909_p3 : select_ln895_189_fu_5021_p3);

assign select_ln303_94_fu_4788_p3 = ((icmp_ln895_96_fu_3076_p2[0:0] === 1'b1) ? select_ln895_94_fu_3731_p3 : select_ln895_190_fu_4275_p3);

assign select_ln303_95_fu_4796_p3 = ((icmp_ln895_96_fu_3076_p2[0:0] === 1'b1) ? select_ln895_95_fu_3739_p3 : select_ln895_191_fu_4283_p3);

assign select_ln303_9_fu_5817_p3 = ((icmp_ln895_68_reg_6580_pp0_iter1_reg[0:0] === 1'b1) ? select_ln895_9_fu_5593_p3 : select_ln895_105_fu_5705_p3);

assign select_ln303_fu_5796_p3 = ((icmp_ln895_65_reg_6532_pp0_iter1_reg[0:0] === 1'b1) ? select_ln895_fu_5572_p3 : select_ln895_96_fu_5684_p3);

assign select_ln318_10_fu_5179_p3 = ((icmp_ln895_100_fu_3092_p2[0:0] === 1'b1) ? select_ln303_10_reg_6585 : select_ln303_58_reg_6841);

assign select_ln318_11_fu_5185_p3 = ((icmp_ln895_100_fu_3092_p2[0:0] === 1'b1) ? select_ln303_11_reg_6590 : select_ln303_59_reg_6846);

assign select_ln318_12_fu_5192_p3 = ((icmp_ln895_101_fu_3096_p2[0:0] === 1'b1) ? select_ln303_12_fu_5028_p3 : select_ln303_60_fu_5084_p3);

assign select_ln318_13_fu_5200_p3 = ((icmp_ln895_101_fu_3096_p2[0:0] === 1'b1) ? select_ln303_13_reg_6601 : select_ln303_61_reg_6857);

assign select_ln318_14_fu_5206_p3 = ((icmp_ln895_101_fu_3096_p2[0:0] === 1'b1) ? select_ln303_14_reg_6606 : select_ln303_62_reg_6862);

assign select_ln318_15_fu_5213_p3 = ((icmp_ln895_102_fu_3100_p2[0:0] === 1'b1) ? select_ln303_15_fu_5035_p3 : select_ln303_63_fu_5091_p3);

assign select_ln318_16_fu_5221_p3 = ((icmp_ln895_102_fu_3100_p2[0:0] === 1'b1) ? select_ln303_16_reg_6617 : select_ln303_64_reg_6873);

assign select_ln318_17_fu_5227_p3 = ((icmp_ln895_102_fu_3100_p2[0:0] === 1'b1) ? select_ln303_17_reg_6622 : select_ln303_65_reg_6878);

assign select_ln318_18_fu_5234_p3 = ((icmp_ln895_103_fu_3104_p2[0:0] === 1'b1) ? select_ln303_18_fu_5042_p3 : select_ln303_66_fu_5098_p3);

assign select_ln318_19_fu_5242_p3 = ((icmp_ln895_103_fu_3104_p2[0:0] === 1'b1) ? select_ln303_19_reg_6633 : select_ln303_67_reg_6889);

assign select_ln318_1_fu_5140_p3 = ((icmp_ln895_97_fu_3080_p2[0:0] === 1'b1) ? select_ln303_1_reg_6537 : select_ln303_49_reg_6793);

assign select_ln318_20_fu_5248_p3 = ((icmp_ln895_103_fu_3104_p2[0:0] === 1'b1) ? select_ln303_20_reg_6638 : select_ln303_68_reg_6894);

assign select_ln318_21_fu_5255_p3 = ((icmp_ln895_104_fu_3108_p2[0:0] === 1'b1) ? select_ln303_21_fu_5049_p3 : select_ln303_69_fu_5105_p3);

assign select_ln318_22_fu_5263_p3 = ((icmp_ln895_104_fu_3108_p2[0:0] === 1'b1) ? select_ln303_22_reg_6649 : select_ln303_70_reg_6905);

assign select_ln318_23_fu_5269_p3 = ((icmp_ln895_104_fu_3108_p2[0:0] === 1'b1) ? select_ln303_23_reg_6654 : select_ln303_71_reg_6910);

assign select_ln318_24_fu_5936_p3 = ((icmp_ln895_105_reg_7064[0:0] === 1'b1) ? select_ln303_24_fu_5824_p3 : select_ln303_72_fu_5880_p3);

assign select_ln318_25_fu_5276_p3 = ((icmp_ln895_105_fu_3112_p2[0:0] === 1'b1) ? select_ln303_25_reg_6665 : select_ln303_73_reg_6921);

assign select_ln318_26_fu_5282_p3 = ((icmp_ln895_105_fu_3112_p2[0:0] === 1'b1) ? select_ln303_26_reg_6670 : select_ln303_74_reg_6926);

assign select_ln318_27_fu_5943_p3 = ((icmp_ln895_106_reg_7069[0:0] === 1'b1) ? select_ln303_27_fu_5831_p3 : select_ln303_75_fu_5887_p3);

assign select_ln318_28_fu_5289_p3 = ((icmp_ln895_106_fu_3116_p2[0:0] === 1'b1) ? select_ln303_28_reg_6681 : select_ln303_76_reg_6937);

assign select_ln318_29_fu_5295_p3 = ((icmp_ln895_106_fu_3116_p2[0:0] === 1'b1) ? select_ln303_29_reg_6686 : select_ln303_77_reg_6942);

assign select_ln318_2_fu_5146_p3 = ((icmp_ln895_97_fu_3080_p2[0:0] === 1'b1) ? select_ln303_2_reg_6542 : select_ln303_50_reg_6798);

assign select_ln318_30_fu_5950_p3 = ((icmp_ln895_107_reg_7074[0:0] === 1'b1) ? select_ln303_30_fu_5838_p3 : select_ln303_78_fu_5894_p3);

assign select_ln318_31_fu_5302_p3 = ((icmp_ln895_107_fu_3120_p2[0:0] === 1'b1) ? select_ln303_31_reg_6697 : select_ln303_79_reg_6953);

assign select_ln318_32_fu_5308_p3 = ((icmp_ln895_107_fu_3120_p2[0:0] === 1'b1) ? select_ln303_32_reg_6702 : select_ln303_80_reg_6958);

assign select_ln318_33_fu_5957_p3 = ((icmp_ln895_108_reg_7079[0:0] === 1'b1) ? select_ln303_33_fu_5845_p3 : select_ln303_81_fu_5901_p3);

assign select_ln318_34_fu_5315_p3 = ((icmp_ln895_108_fu_3124_p2[0:0] === 1'b1) ? select_ln303_34_reg_6713 : select_ln303_82_reg_6969);

assign select_ln318_35_fu_5321_p3 = ((icmp_ln895_108_fu_3124_p2[0:0] === 1'b1) ? select_ln303_35_reg_6718 : select_ln303_83_reg_6974);

assign select_ln318_36_fu_5328_p3 = ((icmp_ln895_109_fu_3128_p2[0:0] === 1'b1) ? select_ln303_36_fu_5056_p3 : select_ln303_84_fu_5112_p3);

assign select_ln318_37_fu_5336_p3 = ((icmp_ln895_109_fu_3128_p2[0:0] === 1'b1) ? select_ln303_37_reg_6729 : select_ln303_85_reg_6985);

assign select_ln318_38_fu_5342_p3 = ((icmp_ln895_109_fu_3128_p2[0:0] === 1'b1) ? select_ln303_38_reg_6734 : select_ln303_86_reg_6990);

assign select_ln318_39_fu_5349_p3 = ((icmp_ln895_110_fu_3132_p2[0:0] === 1'b1) ? select_ln303_39_fu_5063_p3 : select_ln303_87_fu_5119_p3);

assign select_ln318_3_fu_5915_p3 = ((icmp_ln895_98_reg_7049[0:0] === 1'b1) ? select_ln303_3_fu_5803_p3 : select_ln303_51_fu_5859_p3);

assign select_ln318_40_fu_5357_p3 = ((icmp_ln895_110_fu_3132_p2[0:0] === 1'b1) ? select_ln303_40_reg_6745 : select_ln303_88_reg_7001);

assign select_ln318_41_fu_5363_p3 = ((icmp_ln895_110_fu_3132_p2[0:0] === 1'b1) ? select_ln303_41_reg_6750 : select_ln303_89_reg_7006);

assign select_ln318_42_fu_5370_p3 = ((icmp_ln895_111_fu_3136_p2[0:0] === 1'b1) ? select_ln303_42_fu_5070_p3 : select_ln303_90_fu_5126_p3);

assign select_ln318_43_fu_5378_p3 = ((icmp_ln895_111_fu_3136_p2[0:0] === 1'b1) ? select_ln303_43_reg_6761 : select_ln303_91_reg_7017);

assign select_ln318_44_fu_5384_p3 = ((icmp_ln895_111_fu_3136_p2[0:0] === 1'b1) ? select_ln303_44_reg_6766 : select_ln303_92_reg_7022);

assign select_ln318_45_fu_5391_p3 = ((icmp_ln895_112_fu_3140_p2[0:0] === 1'b1) ? select_ln303_45_fu_5077_p3 : select_ln303_93_fu_5133_p3);

assign select_ln318_46_fu_5399_p3 = ((icmp_ln895_112_fu_3140_p2[0:0] === 1'b1) ? select_ln303_46_reg_6777 : select_ln303_94_reg_7033);

assign select_ln318_47_fu_5405_p3 = ((icmp_ln895_112_fu_3140_p2[0:0] === 1'b1) ? select_ln303_47_reg_6782 : select_ln303_95_reg_7038);

assign select_ln318_4_fu_5153_p3 = ((icmp_ln895_98_fu_3084_p2[0:0] === 1'b1) ? select_ln303_4_reg_6553 : select_ln303_52_reg_6809);

assign select_ln318_5_fu_5159_p3 = ((icmp_ln895_98_fu_3084_p2[0:0] === 1'b1) ? select_ln303_5_reg_6558 : select_ln303_53_reg_6814);

assign select_ln318_6_fu_5922_p3 = ((icmp_ln895_99_reg_7054[0:0] === 1'b1) ? select_ln303_6_fu_5810_p3 : select_ln303_54_fu_5866_p3);

assign select_ln318_7_fu_5166_p3 = ((icmp_ln895_99_fu_3088_p2[0:0] === 1'b1) ? select_ln303_7_reg_6569 : select_ln303_55_reg_6825);

assign select_ln318_8_fu_5172_p3 = ((icmp_ln895_99_fu_3088_p2[0:0] === 1'b1) ? select_ln303_8_reg_6574 : select_ln303_56_reg_6830);

assign select_ln318_9_fu_5929_p3 = ((icmp_ln895_100_reg_7059[0:0] === 1'b1) ? select_ln303_9_fu_5817_p3 : select_ln303_57_fu_5873_p3);

assign select_ln318_fu_5908_p3 = ((icmp_ln895_97_reg_7044[0:0] === 1'b1) ? select_ln303_fu_5796_p3 : select_ln303_48_fu_5852_p3);

assign select_ln333_10_fu_5460_p3 = ((icmp_ln895_116_fu_3156_p2[0:0] === 1'b1) ? select_ln318_10_fu_5179_p3 : select_ln318_34_fu_5315_p3);

assign select_ln333_11_fu_5468_p3 = ((icmp_ln895_116_fu_3156_p2[0:0] === 1'b1) ? select_ln318_11_fu_5185_p3 : select_ln318_35_fu_5321_p3);

assign select_ln333_12_fu_5476_p3 = ((icmp_ln895_117_fu_3160_p2[0:0] === 1'b1) ? select_ln318_12_fu_5192_p3 : select_ln318_36_fu_5328_p3);

assign select_ln333_13_fu_5484_p3 = ((icmp_ln895_117_fu_3160_p2[0:0] === 1'b1) ? select_ln318_13_fu_5200_p3 : select_ln318_37_fu_5336_p3);

assign select_ln333_14_fu_5492_p3 = ((icmp_ln895_117_fu_3160_p2[0:0] === 1'b1) ? select_ln318_14_fu_5206_p3 : select_ln318_38_fu_5342_p3);

assign select_ln333_15_fu_5500_p3 = ((icmp_ln895_118_fu_3164_p2[0:0] === 1'b1) ? select_ln318_15_fu_5213_p3 : select_ln318_39_fu_5349_p3);

assign select_ln333_16_fu_5508_p3 = ((icmp_ln895_118_fu_3164_p2[0:0] === 1'b1) ? select_ln318_16_fu_5221_p3 : select_ln318_40_fu_5357_p3);

assign select_ln333_17_fu_5516_p3 = ((icmp_ln895_118_fu_3164_p2[0:0] === 1'b1) ? select_ln318_17_fu_5227_p3 : select_ln318_41_fu_5363_p3);

assign select_ln333_18_fu_5524_p3 = ((icmp_ln895_119_fu_3168_p2[0:0] === 1'b1) ? select_ln318_18_fu_5234_p3 : select_ln318_42_fu_5370_p3);

assign select_ln333_19_fu_5532_p3 = ((icmp_ln895_119_fu_3168_p2[0:0] === 1'b1) ? select_ln318_19_fu_5242_p3 : select_ln318_43_fu_5378_p3);

assign select_ln333_1_fu_5412_p3 = ((icmp_ln895_113_fu_3144_p2[0:0] === 1'b1) ? select_ln318_1_fu_5140_p3 : select_ln318_25_fu_5276_p3);

assign select_ln333_20_fu_5540_p3 = ((icmp_ln895_119_fu_3168_p2[0:0] === 1'b1) ? select_ln318_20_fu_5248_p3 : select_ln318_44_fu_5384_p3);

assign select_ln333_21_fu_5548_p3 = ((icmp_ln895_120_fu_3172_p2[0:0] === 1'b1) ? select_ln318_21_fu_5255_p3 : select_ln318_45_fu_5391_p3);

assign select_ln333_22_fu_5556_p3 = ((icmp_ln895_120_fu_3172_p2[0:0] === 1'b1) ? select_ln318_22_fu_5263_p3 : select_ln318_46_fu_5399_p3);

assign select_ln333_23_fu_5564_p3 = ((icmp_ln895_120_fu_3172_p2[0:0] === 1'b1) ? select_ln318_23_fu_5269_p3 : select_ln318_47_fu_5405_p3);

assign select_ln333_2_fu_5420_p3 = ((icmp_ln895_113_fu_3144_p2[0:0] === 1'b1) ? select_ln318_2_fu_5146_p3 : select_ln318_26_fu_5282_p3);

assign select_ln333_3_fu_5971_p3 = ((icmp_ln895_114_reg_7100[0:0] === 1'b1) ? select_ln318_3_fu_5915_p3 : select_ln318_27_fu_5943_p3);

assign select_ln333_4_fu_5428_p3 = ((icmp_ln895_114_fu_3148_p2[0:0] === 1'b1) ? select_ln318_4_fu_5153_p3 : select_ln318_28_fu_5289_p3);

assign select_ln333_5_fu_5436_p3 = ((icmp_ln895_114_fu_3148_p2[0:0] === 1'b1) ? select_ln318_5_fu_5159_p3 : select_ln318_29_fu_5295_p3);

assign select_ln333_6_fu_5978_p3 = ((icmp_ln895_115_reg_7116[0:0] === 1'b1) ? select_ln318_6_fu_5922_p3 : select_ln318_30_fu_5950_p3);

assign select_ln333_7_fu_5444_p3 = ((icmp_ln895_115_fu_3152_p2[0:0] === 1'b1) ? select_ln318_7_fu_5166_p3 : select_ln318_31_fu_5302_p3);

assign select_ln333_8_fu_5452_p3 = ((icmp_ln895_115_fu_3152_p2[0:0] === 1'b1) ? select_ln318_8_fu_5172_p3 : select_ln318_32_fu_5308_p3);

assign select_ln333_9_fu_5985_p3 = ((icmp_ln895_116_reg_7132[0:0] === 1'b1) ? select_ln318_9_fu_5929_p3 : select_ln318_33_fu_5957_p3);

assign select_ln333_fu_5964_p3 = ((icmp_ln895_113_reg_7084[0:0] === 1'b1) ? select_ln318_fu_5908_p3 : select_ln318_24_fu_5936_p3);

assign select_ln348_10_fu_6059_p3 = ((icmp_ln895_124_fu_3188_p2[0:0] === 1'b1) ? select_ln333_10_reg_7137 : select_ln333_22_reg_7201);

assign select_ln348_11_fu_6065_p3 = ((icmp_ln895_124_fu_3188_p2[0:0] === 1'b1) ? select_ln333_11_reg_7142 : select_ln333_23_reg_7206);

assign select_ln348_1_fu_5999_p3 = ((icmp_ln895_121_fu_3176_p2[0:0] === 1'b1) ? select_ln333_1_reg_7089 : select_ln333_13_reg_7153);

assign select_ln348_2_fu_6005_p3 = ((icmp_ln895_121_fu_3176_p2[0:0] === 1'b1) ? select_ln333_2_reg_7094 : select_ln333_14_reg_7158);

assign select_ln348_3_fu_6012_p3 = ((icmp_ln895_122_fu_3180_p2[0:0] === 1'b1) ? select_ln333_3_fu_5971_p3 : select_ln333_15_reg_7164);

assign select_ln348_4_fu_6019_p3 = ((icmp_ln895_122_fu_3180_p2[0:0] === 1'b1) ? select_ln333_4_reg_7105 : select_ln333_16_reg_7169);

assign select_ln348_5_fu_6025_p3 = ((icmp_ln895_122_fu_3180_p2[0:0] === 1'b1) ? select_ln333_5_reg_7110 : select_ln333_17_reg_7174);

assign select_ln348_6_fu_6032_p3 = ((icmp_ln895_123_fu_3184_p2[0:0] === 1'b1) ? select_ln333_6_fu_5978_p3 : select_ln333_18_reg_7180);

assign select_ln348_7_fu_6039_p3 = ((icmp_ln895_123_fu_3184_p2[0:0] === 1'b1) ? select_ln333_7_reg_7121 : select_ln333_19_reg_7185);

assign select_ln348_8_fu_6045_p3 = ((icmp_ln895_123_fu_3184_p2[0:0] === 1'b1) ? select_ln333_8_reg_7126 : select_ln333_20_reg_7190);

assign select_ln348_9_fu_6052_p3 = ((icmp_ln895_124_fu_3188_p2[0:0] === 1'b1) ? select_ln333_9_fu_5985_p3 : select_ln333_21_reg_7196);

assign select_ln348_fu_5992_p3 = ((icmp_ln895_121_fu_3176_p2[0:0] === 1'b1) ? select_ln333_fu_5964_p3 : select_ln333_12_reg_7148);

assign select_ln895_100_fu_3765_p3 = ((icmp_ln895_33_fu_2766_p2[0:0] === 1'b1) ? max_bin_r_33_V : max_bin_r_97_V);

assign select_ln895_101_fu_3773_p3 = ((icmp_ln895_33_fu_2766_p2[0:0] === 1'b1) ? max_bin_count_33_V : max_bin_count_97_V);

assign select_ln895_102_fu_5698_p3 = ((icmp_ln895_34_reg_6382_pp0_iter1_reg[0:0] === 1'b1) ? 7'd34 : 7'd98);

assign select_ln895_103_fu_3782_p3 = ((icmp_ln895_34_fu_2772_p2[0:0] === 1'b1) ? max_bin_r_34_V : max_bin_r_98_V);

assign select_ln895_104_fu_3790_p3 = ((icmp_ln895_34_fu_2772_p2[0:0] === 1'b1) ? max_bin_count_34_V : max_bin_count_98_V);

assign select_ln895_105_fu_5705_p3 = ((icmp_ln895_35_reg_6387_pp0_iter1_reg[0:0] === 1'b1) ? 7'd35 : 7'd99);

assign select_ln895_106_fu_3799_p3 = ((icmp_ln895_35_fu_2778_p2[0:0] === 1'b1) ? max_bin_r_35_V : max_bin_r_99_V);

assign select_ln895_107_fu_3807_p3 = ((icmp_ln895_35_fu_2778_p2[0:0] === 1'b1) ? max_bin_count_35_V : max_bin_count_99_V);

assign select_ln895_108_fu_4916_p3 = ((icmp_ln895_36_reg_6392[0:0] === 1'b1) ? 7'd36 : 7'd100);

assign select_ln895_109_fu_3816_p3 = ((icmp_ln895_36_fu_2784_p2[0:0] === 1'b1) ? max_bin_r_36_V : max_bin_r_100_V);

assign select_ln895_10_fu_3255_p3 = ((icmp_ln895_3_fu_2586_p2[0:0] === 1'b1) ? max_bin_r_3_V : max_bin_r_67_V);

assign select_ln895_110_fu_3824_p3 = ((icmp_ln895_36_fu_2784_p2[0:0] === 1'b1) ? max_bin_count_36_V : max_bin_count_100_V);

assign select_ln895_111_fu_4923_p3 = ((icmp_ln895_37_reg_6397[0:0] === 1'b1) ? 7'd37 : 7'd101);

assign select_ln895_112_fu_3833_p3 = ((icmp_ln895_37_fu_2790_p2[0:0] === 1'b1) ? max_bin_r_37_V : max_bin_r_101_V);

assign select_ln895_113_fu_3841_p3 = ((icmp_ln895_37_fu_2790_p2[0:0] === 1'b1) ? max_bin_count_37_V : max_bin_count_101_V);

assign select_ln895_114_fu_4930_p3 = ((icmp_ln895_38_reg_6402[0:0] === 1'b1) ? 7'd38 : 7'd102);

assign select_ln895_115_fu_3850_p3 = ((icmp_ln895_38_fu_2796_p2[0:0] === 1'b1) ? max_bin_r_38_V : max_bin_r_102_V);

assign select_ln895_116_fu_3858_p3 = ((icmp_ln895_38_fu_2796_p2[0:0] === 1'b1) ? max_bin_count_38_V : max_bin_count_102_V);

assign select_ln895_117_fu_4937_p3 = ((icmp_ln895_64_reg_6407[0:0] === 1'b1) ? 7'd39 : 7'd103);

assign select_ln895_118_fu_3867_p3 = ((icmp_ln895_64_fu_2802_p2[0:0] === 1'b1) ? max_bin_r_39_V : max_bin_r_103_V);

assign select_ln895_119_fu_3875_p3 = ((icmp_ln895_64_fu_2802_p2[0:0] === 1'b1) ? max_bin_count_39_V : max_bin_count_103_V);

assign select_ln895_11_fu_3263_p3 = ((icmp_ln895_3_fu_2586_p2[0:0] === 1'b1) ? max_bin_count_3_V : max_bin_count_67_V);

assign select_ln895_120_fu_5712_p3 = ((icmp_ln895_40_reg_6412_pp0_iter1_reg[0:0] === 1'b1) ? 7'd40 : 7'd104);

assign select_ln895_121_fu_3884_p3 = ((icmp_ln895_40_fu_2808_p2[0:0] === 1'b1) ? max_bin_r_40_V : max_bin_r_104_V);

assign select_ln895_122_fu_3892_p3 = ((icmp_ln895_40_fu_2808_p2[0:0] === 1'b1) ? max_bin_count_40_V : max_bin_count_104_V);

assign select_ln895_123_fu_5719_p3 = ((icmp_ln895_41_reg_6417_pp0_iter1_reg[0:0] === 1'b1) ? 7'd41 : 7'd105);

assign select_ln895_124_fu_3901_p3 = ((icmp_ln895_41_fu_2814_p2[0:0] === 1'b1) ? max_bin_r_41_V : max_bin_r_105_V);

assign select_ln895_125_fu_3909_p3 = ((icmp_ln895_41_fu_2814_p2[0:0] === 1'b1) ? max_bin_count_41_V : max_bin_count_105_V);

assign select_ln895_126_fu_5726_p3 = ((icmp_ln895_42_reg_6422_pp0_iter1_reg[0:0] === 1'b1) ? 7'd42 : 7'd106);

assign select_ln895_127_fu_3918_p3 = ((icmp_ln895_42_fu_2820_p2[0:0] === 1'b1) ? max_bin_r_42_V : max_bin_r_106_V);

assign select_ln895_128_fu_3926_p3 = ((icmp_ln895_42_fu_2820_p2[0:0] === 1'b1) ? max_bin_count_42_V : max_bin_count_106_V);

assign select_ln895_129_fu_5733_p3 = ((icmp_ln895_43_reg_6427_pp0_iter1_reg[0:0] === 1'b1) ? 7'd43 : 7'd107);

assign select_ln895_12_fu_4804_p3 = ((icmp_ln895_4_reg_6232[0:0] === 1'b1) ? 7'd4 : 7'd68);

assign select_ln895_130_fu_3935_p3 = ((icmp_ln895_43_fu_2826_p2[0:0] === 1'b1) ? max_bin_r_43_V : max_bin_r_107_V);

assign select_ln895_131_fu_3943_p3 = ((icmp_ln895_43_fu_2826_p2[0:0] === 1'b1) ? max_bin_count_43_V : max_bin_count_107_V);

assign select_ln895_132_fu_4944_p3 = ((icmp_ln895_44_reg_6432[0:0] === 1'b1) ? 7'd44 : 7'd108);

assign select_ln895_133_fu_3952_p3 = ((icmp_ln895_44_fu_2832_p2[0:0] === 1'b1) ? max_bin_r_44_V : max_bin_r_108_V);

assign select_ln895_134_fu_3960_p3 = ((icmp_ln895_44_fu_2832_p2[0:0] === 1'b1) ? max_bin_count_44_V : max_bin_count_108_V);

assign select_ln895_135_fu_4951_p3 = ((icmp_ln895_45_reg_6437[0:0] === 1'b1) ? 7'd45 : 7'd109);

assign select_ln895_136_fu_3969_p3 = ((icmp_ln895_45_fu_2838_p2[0:0] === 1'b1) ? max_bin_r_45_V : max_bin_r_109_V);

assign select_ln895_137_fu_3977_p3 = ((icmp_ln895_45_fu_2838_p2[0:0] === 1'b1) ? max_bin_count_45_V : max_bin_count_109_V);

assign select_ln895_138_fu_4958_p3 = ((icmp_ln895_46_reg_6442[0:0] === 1'b1) ? 7'd46 : 7'd110);

assign select_ln895_139_fu_3986_p3 = ((icmp_ln895_46_fu_2844_p2[0:0] === 1'b1) ? max_bin_r_46_V : max_bin_r_110_V);

assign select_ln895_13_fu_3272_p3 = ((icmp_ln895_4_fu_2592_p2[0:0] === 1'b1) ? max_bin_r_4_V : max_bin_r_68_V);

assign select_ln895_140_fu_3994_p3 = ((icmp_ln895_46_fu_2844_p2[0:0] === 1'b1) ? max_bin_count_46_V : max_bin_count_110_V);

assign select_ln895_141_fu_4965_p3 = ((icmp_ln895_47_reg_6447[0:0] === 1'b1) ? 7'd47 : 7'd111);

assign select_ln895_142_fu_4003_p3 = ((icmp_ln895_47_fu_2850_p2[0:0] === 1'b1) ? max_bin_r_47_V : max_bin_r_111_V);

assign select_ln895_143_fu_4011_p3 = ((icmp_ln895_47_fu_2850_p2[0:0] === 1'b1) ? max_bin_count_47_V : max_bin_count_111_V);

assign select_ln895_144_fu_5740_p3 = ((icmp_ln895_48_reg_6452_pp0_iter1_reg[0:0] === 1'b1) ? 7'd48 : 7'd112);

assign select_ln895_145_fu_4020_p3 = ((icmp_ln895_48_fu_2856_p2[0:0] === 1'b1) ? max_bin_r_48_V : max_bin_r_112_V);

assign select_ln895_146_fu_4028_p3 = ((icmp_ln895_48_fu_2856_p2[0:0] === 1'b1) ? max_bin_count_48_V : max_bin_count_112_V);

assign select_ln895_147_fu_5747_p3 = ((icmp_ln895_49_reg_6457_pp0_iter1_reg[0:0] === 1'b1) ? 7'd49 : 7'd113);

assign select_ln895_148_fu_4037_p3 = ((icmp_ln895_49_fu_2862_p2[0:0] === 1'b1) ? max_bin_r_49_V : max_bin_r_113_V);

assign select_ln895_149_fu_4045_p3 = ((icmp_ln895_49_fu_2862_p2[0:0] === 1'b1) ? max_bin_count_49_V : max_bin_count_113_V);

assign select_ln895_14_fu_3280_p3 = ((icmp_ln895_4_fu_2592_p2[0:0] === 1'b1) ? max_bin_count_4_V : max_bin_count_68_V);

assign select_ln895_150_fu_5754_p3 = ((icmp_ln895_50_reg_6462_pp0_iter1_reg[0:0] === 1'b1) ? 7'd50 : 7'd114);

assign select_ln895_151_fu_4054_p3 = ((icmp_ln895_50_fu_2868_p2[0:0] === 1'b1) ? max_bin_r_50_V : max_bin_r_114_V);

assign select_ln895_152_fu_4062_p3 = ((icmp_ln895_50_fu_2868_p2[0:0] === 1'b1) ? max_bin_count_50_V : max_bin_count_114_V);

assign select_ln895_153_fu_5761_p3 = ((icmp_ln895_51_reg_6467_pp0_iter1_reg[0:0] === 1'b1) ? 7'd51 : 7'd115);

assign select_ln895_154_fu_4071_p3 = ((icmp_ln895_51_fu_2874_p2[0:0] === 1'b1) ? max_bin_r_51_V : max_bin_r_115_V);

assign select_ln895_155_fu_4079_p3 = ((icmp_ln895_51_fu_2874_p2[0:0] === 1'b1) ? max_bin_count_51_V : max_bin_count_115_V);

assign select_ln895_156_fu_4972_p3 = ((icmp_ln895_52_reg_6472[0:0] === 1'b1) ? 7'd52 : 7'd116);

assign select_ln895_157_fu_4088_p3 = ((icmp_ln895_52_fu_2880_p2[0:0] === 1'b1) ? max_bin_r_52_V : max_bin_r_116_V);

assign select_ln895_158_fu_4096_p3 = ((icmp_ln895_52_fu_2880_p2[0:0] === 1'b1) ? max_bin_count_52_V : max_bin_count_116_V);

assign select_ln895_159_fu_4979_p3 = ((icmp_ln895_53_reg_6477[0:0] === 1'b1) ? 7'd53 : 7'd117);

assign select_ln895_15_fu_4811_p3 = ((icmp_ln895_6_reg_6237[0:0] === 1'b1) ? 7'd5 : 7'd69);

assign select_ln895_160_fu_4105_p3 = ((icmp_ln895_53_fu_2886_p2[0:0] === 1'b1) ? max_bin_r_53_V : max_bin_r_117_V);

assign select_ln895_161_fu_4113_p3 = ((icmp_ln895_53_fu_2886_p2[0:0] === 1'b1) ? max_bin_count_53_V : max_bin_count_117_V);

assign select_ln895_162_fu_4986_p3 = ((icmp_ln895_54_reg_6482[0:0] === 1'b1) ? 7'd54 : 7'd118);

assign select_ln895_163_fu_4122_p3 = ((icmp_ln895_54_fu_2892_p2[0:0] === 1'b1) ? max_bin_r_54_V : max_bin_r_118_V);

assign select_ln895_164_fu_4130_p3 = ((icmp_ln895_54_fu_2892_p2[0:0] === 1'b1) ? max_bin_count_54_V : max_bin_count_118_V);

assign select_ln895_165_fu_4993_p3 = ((icmp_ln895_55_reg_6487[0:0] === 1'b1) ? 7'd55 : 7'd119);

assign select_ln895_166_fu_4139_p3 = ((icmp_ln895_55_fu_2898_p2[0:0] === 1'b1) ? max_bin_r_55_V : max_bin_r_119_V);

assign select_ln895_167_fu_4147_p3 = ((icmp_ln895_55_fu_2898_p2[0:0] === 1'b1) ? max_bin_count_55_V : max_bin_count_119_V);

assign select_ln895_168_fu_5768_p3 = ((icmp_ln895_56_reg_6492_pp0_iter1_reg[0:0] === 1'b1) ? 7'd56 : 7'd120);

assign select_ln895_169_fu_4156_p3 = ((icmp_ln895_56_fu_2904_p2[0:0] === 1'b1) ? max_bin_r_56_V : max_bin_r_120_V);

assign select_ln895_16_fu_3289_p3 = ((icmp_ln895_6_fu_2598_p2[0:0] === 1'b1) ? max_bin_r_5_V : max_bin_r_69_V);

assign select_ln895_170_fu_4164_p3 = ((icmp_ln895_56_fu_2904_p2[0:0] === 1'b1) ? max_bin_count_56_V : max_bin_count_120_V);

assign select_ln895_171_fu_5775_p3 = ((icmp_ln895_57_reg_6497_pp0_iter1_reg[0:0] === 1'b1) ? 7'd57 : 7'd121);

assign select_ln895_172_fu_4173_p3 = ((icmp_ln895_57_fu_2910_p2[0:0] === 1'b1) ? max_bin_r_57_V : max_bin_r_121_V);

assign select_ln895_173_fu_4181_p3 = ((icmp_ln895_57_fu_2910_p2[0:0] === 1'b1) ? max_bin_count_57_V : max_bin_count_121_V);

assign select_ln895_174_fu_5782_p3 = ((icmp_ln895_58_reg_6502_pp0_iter1_reg[0:0] === 1'b1) ? 7'd58 : 7'd122);

assign select_ln895_175_fu_4190_p3 = ((icmp_ln895_58_fu_2916_p2[0:0] === 1'b1) ? max_bin_r_58_V : max_bin_r_122_V);

assign select_ln895_176_fu_4198_p3 = ((icmp_ln895_58_fu_2916_p2[0:0] === 1'b1) ? max_bin_count_58_V : max_bin_count_122_V);

assign select_ln895_177_fu_5789_p3 = ((icmp_ln895_59_reg_6507_pp0_iter1_reg[0:0] === 1'b1) ? 7'd59 : 7'd123);

assign select_ln895_178_fu_4207_p3 = ((icmp_ln895_59_fu_2922_p2[0:0] === 1'b1) ? max_bin_r_59_V : max_bin_r_123_V);

assign select_ln895_179_fu_4215_p3 = ((icmp_ln895_59_fu_2922_p2[0:0] === 1'b1) ? max_bin_count_59_V : max_bin_count_123_V);

assign select_ln895_17_fu_3297_p3 = ((icmp_ln895_6_fu_2598_p2[0:0] === 1'b1) ? max_bin_count_5_V : max_bin_count_69_V);

assign select_ln895_180_fu_5000_p3 = ((icmp_ln895_60_reg_6512[0:0] === 1'b1) ? 7'd60 : 7'd124);

assign select_ln895_181_fu_4224_p3 = ((icmp_ln895_60_fu_2928_p2[0:0] === 1'b1) ? max_bin_r_60_V : max_bin_r_124_V);

assign select_ln895_182_fu_4232_p3 = ((icmp_ln895_60_fu_2928_p2[0:0] === 1'b1) ? max_bin_count_60_V : max_bin_count_124_V);

assign select_ln895_183_fu_5007_p3 = ((icmp_ln895_61_reg_6517[0:0] === 1'b1) ? 7'd61 : 7'd125);

assign select_ln895_184_fu_4241_p3 = ((icmp_ln895_61_fu_2934_p2[0:0] === 1'b1) ? max_bin_r_61_V : max_bin_r_125_V);

assign select_ln895_185_fu_4249_p3 = ((icmp_ln895_61_fu_2934_p2[0:0] === 1'b1) ? max_bin_count_61_V : max_bin_count_125_V);

assign select_ln895_186_fu_5014_p3 = ((icmp_ln895_62_reg_6522[0:0] === 1'b1) ? 7'd62 : 7'd126);

assign select_ln895_187_fu_4258_p3 = ((icmp_ln895_62_fu_2940_p2[0:0] === 1'b1) ? max_bin_r_62_V : max_bin_r_126_V);

assign select_ln895_188_fu_4266_p3 = ((icmp_ln895_62_fu_2940_p2[0:0] === 1'b1) ? max_bin_count_62_V : max_bin_count_126_V);

assign select_ln895_189_fu_5021_p3 = ((icmp_ln895_63_reg_6527[0:0] === 1'b1) ? 7'd63 : 7'd127);

assign select_ln895_18_fu_4818_p3 = ((icmp_ln895_15_reg_6242[0:0] === 1'b1) ? 7'd6 : 7'd70);

assign select_ln895_190_fu_4275_p3 = ((icmp_ln895_63_fu_2946_p2[0:0] === 1'b1) ? max_bin_r_63_V : max_bin_r_127_V);

assign select_ln895_191_fu_4283_p3 = ((icmp_ln895_63_fu_2946_p2[0:0] === 1'b1) ? max_bin_count_63_V : max_bin_count_127_V);

assign select_ln895_19_fu_3306_p3 = ((icmp_ln895_15_fu_2604_p2[0:0] === 1'b1) ? max_bin_r_6_V : max_bin_r_70_V);

assign select_ln895_1_fu_3204_p3 = ((icmp_ln895_fu_2568_p2[0:0] === 1'b1) ? max_bin_r_0_V : max_bin_r_64_V);

assign select_ln895_20_fu_3314_p3 = ((icmp_ln895_15_fu_2604_p2[0:0] === 1'b1) ? max_bin_count_6_V : max_bin_count_70_V);

assign select_ln895_21_fu_4825_p3 = ((icmp_ln895_7_reg_6247[0:0] === 1'b1) ? 7'd7 : 7'd71);

assign select_ln895_22_fu_3323_p3 = ((icmp_ln895_7_fu_2610_p2[0:0] === 1'b1) ? max_bin_r_7_V : max_bin_r_71_V);

assign select_ln895_23_fu_3331_p3 = ((icmp_ln895_7_fu_2610_p2[0:0] === 1'b1) ? max_bin_count_7_V : max_bin_count_71_V);

assign select_ln895_24_fu_5600_p3 = ((icmp_ln895_8_reg_6252_pp0_iter1_reg[0:0] === 1'b1) ? 7'd8 : 7'd72);

assign select_ln895_25_fu_3340_p3 = ((icmp_ln895_8_fu_2616_p2[0:0] === 1'b1) ? max_bin_r_8_V : max_bin_r_72_V);

assign select_ln895_26_fu_3348_p3 = ((icmp_ln895_8_fu_2616_p2[0:0] === 1'b1) ? max_bin_count_8_V : max_bin_count_72_V);

assign select_ln895_27_fu_5607_p3 = ((icmp_ln895_9_reg_6257_pp0_iter1_reg[0:0] === 1'b1) ? 7'd9 : 7'd73);

assign select_ln895_28_fu_3357_p3 = ((icmp_ln895_9_fu_2622_p2[0:0] === 1'b1) ? max_bin_r_9_V : max_bin_r_73_V);

assign select_ln895_29_fu_3365_p3 = ((icmp_ln895_9_fu_2622_p2[0:0] === 1'b1) ? max_bin_count_9_V : max_bin_count_73_V);

assign select_ln895_2_fu_3212_p3 = ((icmp_ln895_fu_2568_p2[0:0] === 1'b1) ? max_bin_count_0_V : max_bin_count_64_V);

assign select_ln895_30_fu_5614_p3 = ((icmp_ln895_10_reg_6262_pp0_iter1_reg[0:0] === 1'b1) ? 7'd10 : 7'd74);

assign select_ln895_31_fu_3374_p3 = ((icmp_ln895_10_fu_2628_p2[0:0] === 1'b1) ? max_bin_r_10_V : max_bin_r_74_V);

assign select_ln895_32_fu_3382_p3 = ((icmp_ln895_10_fu_2628_p2[0:0] === 1'b1) ? max_bin_count_10_V : max_bin_count_74_V);

assign select_ln895_33_fu_5621_p3 = ((icmp_ln895_11_reg_6267_pp0_iter1_reg[0:0] === 1'b1) ? 7'd11 : 7'd75);

assign select_ln895_34_fu_3391_p3 = ((icmp_ln895_11_fu_2634_p2[0:0] === 1'b1) ? max_bin_r_11_V : max_bin_r_75_V);

assign select_ln895_35_fu_3399_p3 = ((icmp_ln895_11_fu_2634_p2[0:0] === 1'b1) ? max_bin_count_11_V : max_bin_count_75_V);

assign select_ln895_36_fu_4832_p3 = ((icmp_ln895_12_reg_6272[0:0] === 1'b1) ? 7'd12 : 7'd76);

assign select_ln895_37_fu_3408_p3 = ((icmp_ln895_12_fu_2640_p2[0:0] === 1'b1) ? max_bin_r_12_V : max_bin_r_76_V);

assign select_ln895_38_fu_3416_p3 = ((icmp_ln895_12_fu_2640_p2[0:0] === 1'b1) ? max_bin_count_12_V : max_bin_count_76_V);

assign select_ln895_39_fu_4839_p3 = ((icmp_ln895_13_reg_6277[0:0] === 1'b1) ? 7'd13 : 7'd77);

assign select_ln895_3_fu_5579_p3 = ((icmp_ln895_1_reg_6217_pp0_iter1_reg[0:0] === 1'b1) ? 7'd1 : 7'd65);

assign select_ln895_40_fu_3425_p3 = ((icmp_ln895_13_fu_2646_p2[0:0] === 1'b1) ? max_bin_r_13_V : max_bin_r_77_V);

assign select_ln895_41_fu_3433_p3 = ((icmp_ln895_13_fu_2646_p2[0:0] === 1'b1) ? max_bin_count_13_V : max_bin_count_77_V);

assign select_ln895_42_fu_4846_p3 = ((icmp_ln895_14_reg_6282[0:0] === 1'b1) ? 7'd14 : 7'd78);

assign select_ln895_43_fu_3442_p3 = ((icmp_ln895_14_fu_2652_p2[0:0] === 1'b1) ? max_bin_r_14_V : max_bin_r_78_V);

assign select_ln895_44_fu_3450_p3 = ((icmp_ln895_14_fu_2652_p2[0:0] === 1'b1) ? max_bin_count_14_V : max_bin_count_78_V);

assign select_ln895_45_fu_4853_p3 = ((icmp_ln895_27_reg_6287[0:0] === 1'b1) ? 7'd15 : 7'd79);

assign select_ln895_46_fu_3459_p3 = ((icmp_ln895_27_fu_2658_p2[0:0] === 1'b1) ? max_bin_r_15_V : max_bin_r_79_V);

assign select_ln895_47_fu_3467_p3 = ((icmp_ln895_27_fu_2658_p2[0:0] === 1'b1) ? max_bin_count_15_V : max_bin_count_79_V);

assign select_ln895_48_fu_5628_p3 = ((icmp_ln895_16_reg_6292_pp0_iter1_reg[0:0] === 1'b1) ? 7'd16 : 7'd80);

assign select_ln895_49_fu_3476_p3 = ((icmp_ln895_16_fu_2664_p2[0:0] === 1'b1) ? max_bin_r_16_V : max_bin_r_80_V);

assign select_ln895_4_fu_3221_p3 = ((icmp_ln895_1_fu_2574_p2[0:0] === 1'b1) ? max_bin_r_1_V : max_bin_r_65_V);

assign select_ln895_50_fu_3484_p3 = ((icmp_ln895_16_fu_2664_p2[0:0] === 1'b1) ? max_bin_count_16_V : max_bin_count_80_V);

assign select_ln895_51_fu_5635_p3 = ((icmp_ln895_17_reg_6297_pp0_iter1_reg[0:0] === 1'b1) ? 7'd17 : 7'd81);

assign select_ln895_52_fu_3493_p3 = ((icmp_ln895_17_fu_2670_p2[0:0] === 1'b1) ? max_bin_r_17_V : max_bin_r_81_V);

assign select_ln895_53_fu_3501_p3 = ((icmp_ln895_17_fu_2670_p2[0:0] === 1'b1) ? max_bin_count_17_V : max_bin_count_81_V);

assign select_ln895_54_fu_5642_p3 = ((icmp_ln895_18_reg_6302_pp0_iter1_reg[0:0] === 1'b1) ? 7'd18 : 7'd82);

assign select_ln895_55_fu_3510_p3 = ((icmp_ln895_18_fu_2676_p2[0:0] === 1'b1) ? max_bin_r_18_V : max_bin_r_82_V);

assign select_ln895_56_fu_3518_p3 = ((icmp_ln895_18_fu_2676_p2[0:0] === 1'b1) ? max_bin_count_18_V : max_bin_count_82_V);

assign select_ln895_57_fu_5649_p3 = ((icmp_ln895_19_reg_6307_pp0_iter1_reg[0:0] === 1'b1) ? 7'd19 : 7'd83);

assign select_ln895_58_fu_3527_p3 = ((icmp_ln895_19_fu_2682_p2[0:0] === 1'b1) ? max_bin_r_19_V : max_bin_r_83_V);

assign select_ln895_59_fu_3535_p3 = ((icmp_ln895_19_fu_2682_p2[0:0] === 1'b1) ? max_bin_count_19_V : max_bin_count_83_V);

assign select_ln895_5_fu_3229_p3 = ((icmp_ln895_1_fu_2574_p2[0:0] === 1'b1) ? max_bin_count_1_V : max_bin_count_65_V);

assign select_ln895_60_fu_4860_p3 = ((icmp_ln895_20_reg_6312[0:0] === 1'b1) ? 7'd20 : 7'd84);

assign select_ln895_61_fu_3544_p3 = ((icmp_ln895_20_fu_2688_p2[0:0] === 1'b1) ? max_bin_r_20_V : max_bin_r_84_V);

assign select_ln895_62_fu_3552_p3 = ((icmp_ln895_20_fu_2688_p2[0:0] === 1'b1) ? max_bin_count_20_V : max_bin_count_84_V);

assign select_ln895_63_fu_4867_p3 = ((icmp_ln895_21_reg_6317[0:0] === 1'b1) ? 7'd21 : 7'd85);

assign select_ln895_64_fu_3561_p3 = ((icmp_ln895_21_fu_2694_p2[0:0] === 1'b1) ? max_bin_r_21_V : max_bin_r_85_V);

assign select_ln895_65_fu_3569_p3 = ((icmp_ln895_21_fu_2694_p2[0:0] === 1'b1) ? max_bin_count_21_V : max_bin_count_85_V);

assign select_ln895_66_fu_4874_p3 = ((icmp_ln895_22_reg_6322[0:0] === 1'b1) ? 7'd22 : 7'd86);

assign select_ln895_67_fu_3578_p3 = ((icmp_ln895_22_fu_2700_p2[0:0] === 1'b1) ? max_bin_r_22_V : max_bin_r_86_V);

assign select_ln895_68_fu_3586_p3 = ((icmp_ln895_22_fu_2700_p2[0:0] === 1'b1) ? max_bin_count_22_V : max_bin_count_86_V);

assign select_ln895_69_fu_4881_p3 = ((icmp_ln895_23_reg_6327[0:0] === 1'b1) ? 7'd23 : 7'd87);

assign select_ln895_6_fu_5586_p3 = ((icmp_ln895_2_reg_6222_pp0_iter1_reg[0:0] === 1'b1) ? 7'd2 : 7'd66);

assign select_ln895_70_fu_3595_p3 = ((icmp_ln895_23_fu_2706_p2[0:0] === 1'b1) ? max_bin_r_23_V : max_bin_r_87_V);

assign select_ln895_71_fu_3603_p3 = ((icmp_ln895_23_fu_2706_p2[0:0] === 1'b1) ? max_bin_count_23_V : max_bin_count_87_V);

assign select_ln895_72_fu_5656_p3 = ((icmp_ln895_24_reg_6332_pp0_iter1_reg[0:0] === 1'b1) ? 7'd24 : 7'd88);

assign select_ln895_73_fu_3612_p3 = ((icmp_ln895_24_fu_2712_p2[0:0] === 1'b1) ? max_bin_r_24_V : max_bin_r_88_V);

assign select_ln895_74_fu_3620_p3 = ((icmp_ln895_24_fu_2712_p2[0:0] === 1'b1) ? max_bin_count_24_V : max_bin_count_88_V);

assign select_ln895_75_fu_5663_p3 = ((icmp_ln895_25_reg_6337_pp0_iter1_reg[0:0] === 1'b1) ? 7'd25 : 7'd89);

assign select_ln895_76_fu_3629_p3 = ((icmp_ln895_25_fu_2718_p2[0:0] === 1'b1) ? max_bin_r_25_V : max_bin_r_89_V);

assign select_ln895_77_fu_3637_p3 = ((icmp_ln895_25_fu_2718_p2[0:0] === 1'b1) ? max_bin_count_25_V : max_bin_count_89_V);

assign select_ln895_78_fu_5670_p3 = ((icmp_ln895_26_reg_6342_pp0_iter1_reg[0:0] === 1'b1) ? 7'd26 : 7'd90);

assign select_ln895_79_fu_3646_p3 = ((icmp_ln895_26_fu_2724_p2[0:0] === 1'b1) ? max_bin_r_26_V : max_bin_r_90_V);

assign select_ln895_7_fu_3238_p3 = ((icmp_ln895_2_fu_2580_p2[0:0] === 1'b1) ? max_bin_r_2_V : max_bin_r_66_V);

assign select_ln895_80_fu_3654_p3 = ((icmp_ln895_26_fu_2724_p2[0:0] === 1'b1) ? max_bin_count_26_V : max_bin_count_90_V);

assign select_ln895_81_fu_5677_p3 = ((icmp_ln895_39_reg_6347_pp0_iter1_reg[0:0] === 1'b1) ? 7'd27 : 7'd91);

assign select_ln895_82_fu_3663_p3 = ((icmp_ln895_39_fu_2730_p2[0:0] === 1'b1) ? max_bin_r_27_V : max_bin_r_91_V);

assign select_ln895_83_fu_3671_p3 = ((icmp_ln895_39_fu_2730_p2[0:0] === 1'b1) ? max_bin_count_27_V : max_bin_count_91_V);

assign select_ln895_84_fu_4888_p3 = ((icmp_ln895_28_reg_6352[0:0] === 1'b1) ? 7'd28 : 7'd92);

assign select_ln895_85_fu_3680_p3 = ((icmp_ln895_28_fu_2736_p2[0:0] === 1'b1) ? max_bin_r_28_V : max_bin_r_92_V);

assign select_ln895_86_fu_3688_p3 = ((icmp_ln895_28_fu_2736_p2[0:0] === 1'b1) ? max_bin_count_28_V : max_bin_count_92_V);

assign select_ln895_87_fu_4895_p3 = ((icmp_ln895_29_reg_6357[0:0] === 1'b1) ? 7'd29 : 7'd93);

assign select_ln895_88_fu_3697_p3 = ((icmp_ln895_29_fu_2742_p2[0:0] === 1'b1) ? max_bin_r_29_V : max_bin_r_93_V);

assign select_ln895_89_fu_3705_p3 = ((icmp_ln895_29_fu_2742_p2[0:0] === 1'b1) ? max_bin_count_29_V : max_bin_count_93_V);

assign select_ln895_8_fu_3246_p3 = ((icmp_ln895_2_fu_2580_p2[0:0] === 1'b1) ? max_bin_count_2_V : max_bin_count_66_V);

assign select_ln895_90_fu_4902_p3 = ((icmp_ln895_30_reg_6362[0:0] === 1'b1) ? 7'd30 : 7'd94);

assign select_ln895_91_fu_3714_p3 = ((icmp_ln895_30_fu_2748_p2[0:0] === 1'b1) ? max_bin_r_30_V : max_bin_r_94_V);

assign select_ln895_92_fu_3722_p3 = ((icmp_ln895_30_fu_2748_p2[0:0] === 1'b1) ? max_bin_count_30_V : max_bin_count_94_V);

assign select_ln895_93_fu_4909_p3 = ((icmp_ln895_31_reg_6367[0:0] === 1'b1) ? 7'd31 : 7'd95);

assign select_ln895_94_fu_3731_p3 = ((icmp_ln895_31_fu_2754_p2[0:0] === 1'b1) ? max_bin_r_31_V : max_bin_r_95_V);

assign select_ln895_95_fu_3739_p3 = ((icmp_ln895_31_fu_2754_p2[0:0] === 1'b1) ? max_bin_count_31_V : max_bin_count_95_V);

assign select_ln895_96_fu_5684_p3 = ((icmp_ln895_32_reg_6372_pp0_iter1_reg[0:0] === 1'b1) ? 7'd32 : 7'd96);

assign select_ln895_97_fu_3748_p3 = ((icmp_ln895_32_fu_2760_p2[0:0] === 1'b1) ? max_bin_r_32_V : max_bin_r_96_V);

assign select_ln895_98_fu_3756_p3 = ((icmp_ln895_32_fu_2760_p2[0:0] === 1'b1) ? max_bin_count_32_V : max_bin_count_96_V);

assign select_ln895_99_fu_5691_p3 = ((icmp_ln895_33_reg_6377_pp0_iter1_reg[0:0] === 1'b1) ? 7'd33 : 7'd97);

assign select_ln895_9_fu_5593_p3 = ((icmp_ln895_3_reg_6227_pp0_iter1_reg[0:0] === 1'b1) ? 7'd3 : 7'd67);

assign select_ln895_fu_5572_p3 = ((icmp_ln895_reg_6212_pp0_iter1_reg[0:0] === 1'b1) ? 7'd0 : 7'd64);

assign sext_ln703_fu_6182_p1 = $signed(add_ln703_fu_6176_p2);

assign shl_ln_fu_6158_p3 = {{res_max_bin_r_t_V_3_reg_7265}, {5'd0}};

assign t0_V_fu_6136_p3 = {{res_max_bin_theta_t_2_reg_7254}, {4'd0}};

assign zext_ln703_2_fu_6186_p1 = $unsigned(sext_ln703_fu_6182_p1);

assign zext_ln703_fu_6149_p1 = p_Val2_3_fu_6143_p2;

assign zext_ln708_fu_6171_p1 = p_Val2_4_fu_6165_p2;

always @ (posedge ap_clk) begin
    select_ln333_12_reg_7148[2:0] <= 3'b100;
    select_ln333_15_reg_7164[2:0] <= 3'b101;
    select_ln333_18_reg_7180[2:0] <= 3'b110;
    select_ln333_21_reg_7196[2:0] <= 3'b111;
    select_ln348_reg_7212[1:0] <= 2'b00;
    select_ln348_6_reg_7217[1:0] <= 2'b10;
    res_max_bin_theta_t_1_reg_7238[0] <= 1'b1;
end

endmodule //find_max_bin
