/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [21:0] _02_;
  reg [3:0] _03_;
  wire [5:0] _04_;
  wire [4:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [7:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[80] ? in_data[29] : in_data[56]);
  assign celloutsig_1_1z = !(in_data[98] ? in_data[170] : celloutsig_1_0z);
  assign celloutsig_1_8z = !(celloutsig_1_7z ? celloutsig_1_7z : celloutsig_1_3z);
  assign celloutsig_0_23z = !(celloutsig_0_5z ? celloutsig_0_18z : celloutsig_0_13z);
  assign celloutsig_0_25z = !(celloutsig_0_18z ? celloutsig_0_2z : celloutsig_0_5z);
  assign celloutsig_0_40z = celloutsig_0_22z | ~(celloutsig_0_34z);
  assign celloutsig_1_0z = in_data[109] | ~(in_data[180]);
  assign celloutsig_1_19z = celloutsig_1_11z | ~(celloutsig_1_8z);
  assign celloutsig_0_24z = celloutsig_0_4z | ~(celloutsig_0_23z);
  assign celloutsig_0_3z = in_data[45] | ~(celloutsig_0_1z);
  assign celloutsig_0_29z = 1'h1 | ~(_01_);
  assign celloutsig_0_30z = in_data[21] | celloutsig_0_21z;
  assign celloutsig_1_5z = in_data[125] | in_data[123];
  assign celloutsig_0_15z = celloutsig_0_6z | celloutsig_0_0z;
  assign celloutsig_0_16z = celloutsig_0_15z | celloutsig_0_14z;
  assign celloutsig_1_4z = celloutsig_1_3z ^ celloutsig_1_0z;
  assign celloutsig_0_7z = celloutsig_0_4z ^ in_data[36];
  assign celloutsig_0_20z = celloutsig_0_3z ^ celloutsig_0_19z;
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _02_ <= 22'h000000;
    else _02_ <= { in_data[177:158], celloutsig_1_0z, celloutsig_1_7z };
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 4'h0;
    else _03_ <= { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_7z };
  reg [5:0] _26_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _26_ <= 6'h00;
    else _26_ <= { _03_[3:1], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_11z };
  assign { _04_[5:3], _01_, _04_[1:0] } = _26_;
  reg [4:0] _27_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _27_ <= 5'h00;
    else _27_ <= { _04_[4:3], _01_, _04_[1], celloutsig_0_14z };
  assign { _05_[4:2], _00_, _05_[0] } = _27_;
  assign celloutsig_0_19z = { celloutsig_0_4z, _03_ } >= { in_data[7:4], celloutsig_0_2z };
  assign celloutsig_0_31z = { celloutsig_0_26z[7:6], 1'h1, celloutsig_0_26z[4:2], celloutsig_0_18z } > { _05_[2], celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_37z = { celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_30z } > { celloutsig_0_34z, celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_18z, celloutsig_0_16z };
  assign celloutsig_0_5z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z } > { in_data[51:47], celloutsig_0_0z };
  assign celloutsig_0_18z = { in_data[0], celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_0z } > { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_21z = { celloutsig_0_5z, _03_, celloutsig_0_10z, celloutsig_0_15z } > { _03_[3:1], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_1z };
  assign celloutsig_0_4z = in_data[34:27] && in_data[11:4];
  assign celloutsig_0_11z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z } && { _03_[3:2], celloutsig_0_5z };
  assign celloutsig_0_17z = { _01_, _04_[1:0] } && { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_1_10z = ! { in_data[182:177], celloutsig_1_5z };
  assign celloutsig_0_14z = ! { _03_, celloutsig_0_4z, _04_[5:3], _01_, _04_[1:0], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_1z = ! { in_data[8:5], celloutsig_0_0z };
  assign celloutsig_0_2z = ! in_data[36:30];
  assign celloutsig_0_34z = celloutsig_0_30z & ~(celloutsig_0_13z);
  assign celloutsig_1_3z = celloutsig_1_0z & ~(celloutsig_1_2z);
  assign celloutsig_1_11z = celloutsig_1_4z & ~(celloutsig_1_10z);
  assign celloutsig_0_6z = in_data[2] & ~(celloutsig_0_2z);
  assign celloutsig_0_9z = celloutsig_0_0z & ~(celloutsig_0_7z);
  assign celloutsig_0_13z = celloutsig_0_7z & ~(celloutsig_0_9z);
  assign celloutsig_0_39z = ~^ { _04_[5:3], celloutsig_0_2z, celloutsig_0_37z, celloutsig_0_31z, celloutsig_0_25z, celloutsig_0_29z };
  assign celloutsig_1_7z = ~^ { in_data[124:111], celloutsig_1_1z };
  assign celloutsig_1_18z = ~^ _02_[18:6];
  assign celloutsig_1_2z = ~((in_data[145] & celloutsig_1_0z) | in_data[136]);
  assign celloutsig_0_10z = ~((celloutsig_0_1z & celloutsig_0_5z) | celloutsig_0_5z);
  assign celloutsig_0_22z = ~((celloutsig_0_0z & celloutsig_0_4z) | celloutsig_0_4z);
  assign { celloutsig_0_26z[6], celloutsig_0_26z[1], celloutsig_0_26z[4], celloutsig_0_26z[2], celloutsig_0_26z[7], celloutsig_0_26z[3] } = { celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z } ~^ { _04_[0], celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_20z, _04_[1], celloutsig_0_17z };
  assign _04_[2] = _01_;
  assign _05_[1] = _00_;
  assign { celloutsig_0_26z[5], celloutsig_0_26z[0] } = 2'h3;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
