Info: Generated by version: 18.1.2 build 277
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\dma_bridge.ip --block-symbol-file --output-directory=C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\dma_bridge --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\dma_bridge.ip --synthesis=VERILOG --output-directory=C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\dma_bridge --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: dma_bridge: "Transforming system: dma_bridge"
Info: dma_bridge: "Naming system components in system: dma_bridge"
Info: dma_bridge: "Processing generation queue"
Info: dma_bridge: "Generating: dma_bridge"
Info: dma_bridge: "Generating: dma_bridge_altera_avalon_mm_bridge_181_ez2t52y"
Info: dma_bridge: Done "dma_bridge" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
