// Seed: 3814439392
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_15, id_16, id_17, id_18;
  for (id_19 = id_12; -1'd0; id_5[(-1)] = -1) begin : LABEL_0
    always_latch begin : LABEL_0
      id_14 = "";
    end
    assign id_18 = id_1;
  end
  assign id_8 = -1'h0;
  wire id_20;
  assign id_11 = -1 + 1;
  initial if (id_7) id_7 = 1'd0;
  always id_13 <= id_3;
  module_0 modCall_1 (
      id_20,
      id_12,
      id_20,
      id_4,
      id_6,
      id_6
  );
endmodule
