# DWT

Conventional convolution based folded DWT using 32-bit Wallace tree multiplier

# Design using open source silicon kit

Open Source Digital ASIC Design requires three open-source components:  
- **RTL Designs** = github.com, librecores.org, opencores.org
- **EDA Tools** = OpenROAD, OpenLANE,QFlow  
- **PDK** = Google + Skywater 130nm Production PDK

Design has been carried out using Skywater 130nm PDK using openLANE and caravel open source silicon development tools,

![openlane flow](https://user-images.githubusercontent.com/106398260/200923562-10258199-deb3-4f2c-9889-5fffb18edf0b.jpg)


# Caravel User Project

DWT - Conventional 5/3 lifting based wavelet with 3 octaves.

[![License](https://img.shields.io/badge/License-Apache%202.0-blue.svg)](https://opensource.org/licenses/Apache-2.0) [![UPRJ_CI](https://github.com/efabless/caravel_project_example/actions/workflows/user_project_ci.yml/badge.svg)](https://github.com/efabless/caravel_project_example/actions/workflows/user_project_ci.yml) [![Caravel Build](https://github.com/efabless/caravel_project_example/actions/workflows/caravel_build.yml/badge.svg)](https://github.com/efabless/caravel_project_example/actions/workflows/caravel_build.yml)

| :exclamation: Important Note            |
|-----------------------------------------|
 

Refer to [README](docs/source/index.rst#section-quickstart) for a quickstart of how to use caravel_user_project

Refer to [README](docs/source/index.rst) for this sample project documentation. 

