{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677889406523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677889406530 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 03 18:23:26 2023 " "Processing started: Fri Mar 03 18:23:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677889406530 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1677889406530 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta UART_TX_3 -c UART_TX_3 " "Command: quartus_sta UART_TX_3 -c UART_TX_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1677889406531 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1677889406710 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1677889407078 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1677889407078 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677889407125 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677889407125 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "45 " "The Timing Analyzer is analyzing 45 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1677889407410 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART_TX_3.sdc " "Synopsys Design Constraints File file not found: 'UART_TX_3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1677889407427 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1677889407427 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name baudrate_gen:UART_BAUD\|clk16_reg\[0\] baudrate_gen:UART_BAUD\|clk16_reg\[0\] " "create_clock -period 1.000 -name baudrate_gen:UART_BAUD\|clk16_reg\[0\] baudrate_gen:UART_BAUD\|clk16_reg\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1677889407428 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1677889407428 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name present_state.s_data present_state.s_data " "create_clock -period 1.000 -name present_state.s_data present_state.s_data" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1677889407428 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677889407428 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1677889407430 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677889407431 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1677889407432 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1677889407443 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1677889407451 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1677889407455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.023 " "Worst-case setup slack is -8.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889407457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889407457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.023            -216.244 present_state.s_data  " "   -8.023            -216.244 present_state.s_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889407457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.896            -166.697 baudrate_gen:UART_BAUD\|clk16_reg\[0\]  " "   -6.896            -166.697 baudrate_gen:UART_BAUD\|clk16_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889407457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.595             -26.571 clk  " "   -2.595             -26.571 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889407457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677889407457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.243 " "Worst-case hold slack is 0.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889407464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889407464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 baudrate_gen:UART_BAUD\|clk16_reg\[0\]  " "    0.243               0.000 baudrate_gen:UART_BAUD\|clk16_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889407464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.580               0.000 clk  " "    0.580               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889407464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.916               0.000 present_state.s_data  " "    0.916               0.000 present_state.s_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889407464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677889407464 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677889407467 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677889407472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889407475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889407475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -21.239 clk  " "   -3.000             -21.239 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889407475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.061               0.000 baudrate_gen:UART_BAUD\|clk16_reg\[0\]  " "    0.061               0.000 baudrate_gen:UART_BAUD\|clk16_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889407475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 present_state.s_data  " "    0.417               0.000 present_state.s_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889407475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677889407475 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1677889407492 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1677889407517 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1677889408098 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677889408199 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1677889408213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.575 " "Worst-case setup slack is -7.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889408216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889408216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.575            -197.232 present_state.s_data  " "   -7.575            -197.232 present_state.s_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889408216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.542            -150.319 baudrate_gen:UART_BAUD\|clk16_reg\[0\]  " "   -6.542            -150.319 baudrate_gen:UART_BAUD\|clk16_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889408216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.205             -22.334 clk  " "   -2.205             -22.334 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889408216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677889408216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.190 " "Worst-case hold slack is 0.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889408227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889408227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 baudrate_gen:UART_BAUD\|clk16_reg\[0\]  " "    0.190               0.000 baudrate_gen:UART_BAUD\|clk16_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889408227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 clk  " "    0.468               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889408227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.779               0.000 present_state.s_data  " "    0.779               0.000 present_state.s_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889408227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677889408227 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677889408231 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677889408235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889408240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889408240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -21.239 clk  " "   -3.000             -21.239 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889408240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 baudrate_gen:UART_BAUD\|clk16_reg\[0\]  " "    0.000               0.000 baudrate_gen:UART_BAUD\|clk16_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889408240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 present_state.s_data  " "    0.307               0.000 present_state.s_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889408240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677889408240 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1677889408257 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677889408480 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1677889408483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.936 " "Worst-case setup slack is -2.936" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889408486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889408486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.936             -77.463 present_state.s_data  " "   -2.936             -77.463 present_state.s_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889408486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.480             -55.662 baudrate_gen:UART_BAUD\|clk16_reg\[0\]  " "   -2.480             -55.662 baudrate_gen:UART_BAUD\|clk16_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889408486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.857              -7.548 clk  " "   -0.857              -7.548 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889408486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677889408486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889408494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889408494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 baudrate_gen:UART_BAUD\|clk16_reg\[0\]  " "    0.179               0.000 baudrate_gen:UART_BAUD\|clk16_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889408494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 clk  " "    0.199               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889408494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.567               0.000 present_state.s_data  " "    0.567               0.000 present_state.s_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889408494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677889408494 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677889408498 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677889408502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889408505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889408505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -16.081 clk  " "   -3.000             -16.081 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889408505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 baudrate_gen:UART_BAUD\|clk16_reg\[0\]  " "    0.216               0.000 baudrate_gen:UART_BAUD\|clk16_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889408505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 present_state.s_data  " "    0.345               0.000 present_state.s_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889408505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677889408505 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1677889409486 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1677889409486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677889409543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 03 18:23:29 2023 " "Processing ended: Fri Mar 03 18:23:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677889409543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677889409543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677889409543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1677889409543 ""}
