

================================================================
== Vitis HLS Report for 'kernel_mhsa_Pipeline_VITIS_LOOP_128_1'
================================================================
* Date:           Sat Sep 27 23:15:37 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.208 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        3|      514|  12.000 ns|  2.056 us|    2|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_128_1  |        1|      512|         1|          1|          1|  1 ~ 512|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       23|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       33|     -|
|Register             |        -|      -|       12|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       12|       56|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln128_fu_278_p2   |         +|   0|  0|  10|          10|           1|
    |icmp_ln128_fu_288_p2  |      icmp|   0|  0|  13|          33|          33|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  23|          43|          34|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   1|          2|    1|          2|
    |ap_sig_allocacmp_t_1  |  16|          2|   10|         20|
    |t_fu_82               |  16|          2|   10|         20|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  33|          6|   21|         42|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |t_fu_82      |  10|   0|   10|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  12|   0|   12|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-----------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_VITIS_LOOP_128_1|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_VITIS_LOOP_128_1|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_VITIS_LOOP_128_1|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_VITIS_LOOP_128_1|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_VITIS_LOOP_128_1|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_VITIS_LOOP_128_1|  return value|
|select_ln128     |   in|   33|     ap_none|                           select_ln128|        scalar|
|att_11_address0  |  out|    9|   ap_memory|                                 att_11|         array|
|att_11_ce0       |  out|    1|   ap_memory|                                 att_11|         array|
|att_11_we0       |  out|    1|   ap_memory|                                 att_11|         array|
|att_11_d0        |  out|   32|   ap_memory|                                 att_11|         array|
|att_10_address0  |  out|    9|   ap_memory|                                 att_10|         array|
|att_10_ce0       |  out|    1|   ap_memory|                                 att_10|         array|
|att_10_we0       |  out|    1|   ap_memory|                                 att_10|         array|
|att_10_d0        |  out|   32|   ap_memory|                                 att_10|         array|
|att_9_address0   |  out|    9|   ap_memory|                                  att_9|         array|
|att_9_ce0        |  out|    1|   ap_memory|                                  att_9|         array|
|att_9_we0        |  out|    1|   ap_memory|                                  att_9|         array|
|att_9_d0         |  out|   32|   ap_memory|                                  att_9|         array|
|att_8_address0   |  out|    9|   ap_memory|                                  att_8|         array|
|att_8_ce0        |  out|    1|   ap_memory|                                  att_8|         array|
|att_8_we0        |  out|    1|   ap_memory|                                  att_8|         array|
|att_8_d0         |  out|   32|   ap_memory|                                  att_8|         array|
|att_7_address0   |  out|    9|   ap_memory|                                  att_7|         array|
|att_7_ce0        |  out|    1|   ap_memory|                                  att_7|         array|
|att_7_we0        |  out|    1|   ap_memory|                                  att_7|         array|
|att_7_d0         |  out|   32|   ap_memory|                                  att_7|         array|
|att_6_address0   |  out|    9|   ap_memory|                                  att_6|         array|
|att_6_ce0        |  out|    1|   ap_memory|                                  att_6|         array|
|att_6_we0        |  out|    1|   ap_memory|                                  att_6|         array|
|att_6_d0         |  out|   32|   ap_memory|                                  att_6|         array|
|att_5_address0   |  out|    9|   ap_memory|                                  att_5|         array|
|att_5_ce0        |  out|    1|   ap_memory|                                  att_5|         array|
|att_5_we0        |  out|    1|   ap_memory|                                  att_5|         array|
|att_5_d0         |  out|   32|   ap_memory|                                  att_5|         array|
|att_4_address0   |  out|    9|   ap_memory|                                  att_4|         array|
|att_4_ce0        |  out|    1|   ap_memory|                                  att_4|         array|
|att_4_we0        |  out|    1|   ap_memory|                                  att_4|         array|
|att_4_d0         |  out|   32|   ap_memory|                                  att_4|         array|
|att_3_address0   |  out|    9|   ap_memory|                                  att_3|         array|
|att_3_ce0        |  out|    1|   ap_memory|                                  att_3|         array|
|att_3_we0        |  out|    1|   ap_memory|                                  att_3|         array|
|att_3_d0         |  out|   32|   ap_memory|                                  att_3|         array|
|att_2_address0   |  out|    9|   ap_memory|                                  att_2|         array|
|att_2_ce0        |  out|    1|   ap_memory|                                  att_2|         array|
|att_2_we0        |  out|    1|   ap_memory|                                  att_2|         array|
|att_2_d0         |  out|   32|   ap_memory|                                  att_2|         array|
|att_1_address0   |  out|    9|   ap_memory|                                  att_1|         array|
|att_1_ce0        |  out|    1|   ap_memory|                                  att_1|         array|
|att_1_we0        |  out|    1|   ap_memory|                                  att_1|         array|
|att_1_d0         |  out|   32|   ap_memory|                                  att_1|         array|
|att_address0     |  out|    9|   ap_memory|                                    att|         array|
|att_ce0          |  out|    1|   ap_memory|                                    att|         array|
|att_we0          |  out|    1|   ap_memory|                                    att|         array|
|att_d0           |  out|   32|   ap_memory|                                    att|         array|
|h                |   in|    4|     ap_none|                                      h|        scalar|
+-----------------+-----+-----+------------+---------------------------------------+--------------+

