`timescale 1ns / 1ps  
module KeyAddition(  
input  [127:0] state_in,  
input  [127:0] round_key,  
output [127:0] state_out  
);  
assign state_out = state_in ^ round_key;  
endmodule 
