================================================================================ 
Commit: 4a2a5b4fb9c5cdeb142c16a664a9942008f4278f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:31:35 2022 +0800 
-------------------------------------------------------------------------------- 
Update SiPkg.dec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 14fa1433a09840c6c53e04d955c4706a9a8265fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:19:44 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S] Usb4HcMem: Fix an issue about NULL pointer

Correct the check of NULL pointer in DEBUG().

Hsd-es-id: 15010912861
Original commit date: Mon Mar 21 17:26:39 2022 +0800
Change-Id: I6da0468734113dfc73ef2e14b3adb198e60a9bba
Original commit hash: 5d97b618133e247350d649202c5f399110bbef43

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HrSrvLib/Usb4HcMem.c

================================================================================ 
Commit: 098480e8b8ba505cf154c9bed8cb8004fe71bee6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:19:42 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "Optimize binary size in BaseCpuInfoFruLib & PeiVrFruLib"

This reverts commit 34a6fb30621ea100fea468b7aae34f0d2cb9df36.

Mon Mar 21 19:30:44 2022 +0800
Original commit date: Mon Mar 21 19:30:44 2022 +0800
Original commit hash: 2a024bc259f272348c11f3a61ac78c710d9333a0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.inf

================================================================================ 
Commit: ce2d53eb160d9416b65e83a8ae8d29cdb64af319 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:19:39 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "RPL: Update VR parameters as per VR Spec WW08'22"

This reverts commit 4d742e6f2a69da5165ec7ba72fe9ee4329ea1571.

Mon Mar 21 19:29:41 2022 +0800
Original commit date: Mon Mar 21 19:29:41 2022 +0800
Original commit hash: fa7ca71691a7f25b5b4ae3fdda8cf303629589f2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 8e850e0d2f818e6346dac76725766cbcc783cf94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:19:37 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[RPLSBGA] Update the IsSbgaSkuSupported () for the RPLSBGA support"

This reverts commit f2acd1f5bdb349d17a0fb68893f21df9919c06c1.

Mon Mar 21 19:29:38 2022 +0800
Original commit date: Mon Mar 21 19:29:38 2022 +0800
Original commit hash: 6e30b97d316b32bbf282f1b3ffd2154e00fef39b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: a05e059cdb726849545fa9886b7e392269d3bcde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:19:32 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[ise][15010845003][ADL-S ADL-P ADL-M | All] Save RxDFE per SAGV point in MRC save data"

This reverts commit ed80eb2e88bc31ba01e6b6ca4eebe91b05e13048.

Mon Mar 21 19:29:31 2022 +0800
Original commit date: Mon Mar 21 19:29:31 2022 +0800
Original commit hash: 7130792ee7e71c07a942b207827a7caa54206d84

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: f3e69192cb8c2a69b86348c9d76e04145cb74f68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:19:29 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[ise][15010868521][ADL-S ADL-P | DDR5] Disable the Tx period retraining for each SAGV point before training starts."

This reverts commit 270fd0940af03fb9d86ca194cec5827e40be3c37.

Mon Mar 21 19:29:26 2022 +0800
Original commit date: Mon Mar 21 19:29:26 2022 +0800
Original commit hash: 7360c048930b4c43642af97565e5efb3ee589b0c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: d6c0485e261f12355fd72d2bc42ca2304270bc2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:19:24 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010868521][ADL-S ADL-P | DDR5] Disable the Tx period retraining for each SAGV point before training starts.

[Feature Description]
  Disable the Tx period retraining for each SAGV point before training starts.

[Resolution]
  Need to disable periodic retraining in phy init at the beginning of each SAGV point in MRC.

[Impacted Platform]
  DDR5

Hsd-es-id: 15010868521
Original commit date: Fri Mar 11 17:42:16 2022 -0800
Change-Id: I7aa6301fb9e78103466d1b91c341624e6b1ed68f
Original commit hash: 270fd0940af03fb9d86ca194cec5827e40be3c37

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 38751ccd29d2a8b821a49dc06c3fd0ac3a061947 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:19:22 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010845003][ADL-S ADL-P ADL-M | All] Save RxDFE per SAGV point in MRC save data

[Feature Description]
Save RxDFE per SAGV point in MRC save data

[Resolution]
Save RxDFE per SAGV point in MRC save data

[Impacted Area]
DDR5 LP5 DDR4 LP4 SAGV

[Register Impacted]
PHY

Hsd-es-id: 15010845003
Original commit date: Wed Mar 9 21:36:37 2022 +0800
Change-Id: Ic728bcf274843cfc5894c2a1de2c8ea434e83346
Original commit hash: ed80eb2e88bc31ba01e6b6ca4eebe91b05e13048

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 60da306ed8ca18c5f71876310b096097e86ea207 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:19:16 2022 +0800 
-------------------------------------------------------------------------------- 
[RPLSBGA] Update the IsSbgaSkuSupported () for the RPLSBGA support

Hsd-es-id: 15010878828
Original commit date: Tue Mar 15 14:31:29 2022 +0800
Change-Id: I26e4d5bb3d95f006cc058745b49004fd08329a62
Original commit hash: f2acd1f5bdb349d17a0fb68893f21df9919c06c1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 75c974fed1a49c423e8ed2bfdefe39c1b67ea2b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:19:14 2022 +0800 
-------------------------------------------------------------------------------- 
RPL: Update VR parameters as per VR Spec WW08'22

Hsd-es-id: 15010851643
Original commit date: Thu Mar 10 11:13:49 2022 +0800
Change-Id: Ic1ae7dccd05fc65f6fccc0c9a026a16bf43f97b0
Original commit hash: 4d742e6f2a69da5165ec7ba72fe9ee4329ea1571

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 6c7944f2a0b89a38b5531204128714574cdea575 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:19:12 2022 +0800 
-------------------------------------------------------------------------------- 
Optimize binary size in BaseCpuInfoFruLib & PeiVrFruLib
  -- Isolate ADLS/ADLP/ADLN/ADLM/RPLP/RPLS relative code by checking Pcd.
  -- Correct Restricted tag for RPLP/RPLS

Hsd-es-id: 15010739212
Original commit date: Tue Mar 8 15:22:12 2022 +0800
Change-Id: I423458b9bba4b911d3c9f05e5ffd4f2ef0d04b30
Original commit hash: 34a6fb30621ea100fea468b7aae34f0d2cb9df36

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.inf

================================================================================ 
Commit: a3e10a6c1e0beeb87eec073f4bb9adfd4dc034e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:19:06 2022 +0800 
-------------------------------------------------------------------------------- 
RPL: Fix system reboot after every G3

This patch is totally decoupling the FVM feature & IFWI Strap bit 19.
For BIOS, don't rely on IFWI strap bit 19 for FVM feature control. BIOS
can check the CPU type & IMVP version to decide whether should program
the IccLimit (ignore IFWI strap bit19 value).

With above change can avoid any reset caused by strap mismatch.

Hsd-es-id: 1309629699
Original commit date: Fri Mar 11 11:50:38 2022 +0800
Change-Id: I31adb3db80412e02ae5df83c82bbc36640065901
Original commit hash: 581f1bc6f49596c74b5bcda410b4e3bfbd14c8ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/PeiCpuInitFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h

================================================================================ 
Commit: 79a4331cf558c44eca65b8acf14d1e896f668248 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:19:04 2022 +0800 
-------------------------------------------------------------------------------- 
Fru/AdlPch: External release BIOS code is wrong on HDA and PCH

Change : Removed tags.

Hsd-es-id: 15010860822
Original commit date: Fri Mar 11 13:21:15 2022 +0530
Change-Id: Iebd91452ebd4db065cedf0001db992f282b535c8
Original commit hash: b3f9a2fd39881b5b2fe65502089915cf9fe2fda5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HdaSocLib/HdaSocLib.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSmbus.c

================================================================================ 
Commit: 105ad322f6bd6a6c0f04061694088b5e9e47a45f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:19:01 2022 +0800 
-------------------------------------------------------------------------------- 
Enable Storage D3 hot option for desktop sku

previously D3 Hot option for storage device is only
available for mobile sku, now expose this option also
for desktop sku

Hsd-es-id: 15010842379
Original commit date: Wed Mar 9 21:24:12 2022 +0800
Change-Id: Icbb74d2e7ac108aeae970bb277adb502d8fd7a8c
Original commit hash: 920e1b8eaa258c9beec443711728bcd224c2cb33

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/AcpiSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: cea45c4d3b9723c98d10fb0fe4edd86cd9c3c40b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:18:59 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3107_00

Hsd-es-id: N/A
Original commit date: Sun Mar 6 08:51:58 2022 -0800
Change-Id: I9ee0f69bf8c8502eb0fb2e9b66fb81d456b99a73
Original commit hash: 7f856360c916994643dcf7e1c5775b6db0d7132b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c1960dbd6d2199a5193a0f3f46e39db118ba4416 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:18:57 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Mar 6 06:33:36 2022 -0800
Change-Id: Ifceff7ac48a7339517d639ce65bfb590e6e55478
Original commit hash: 9ad9e2d26d438dd7a71d6a1fb54a79b32fba6232

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7471ef30190398d4107fc84b90f388924ea35433 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:18:55 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.163

(cherry picked from commit 58e8e68137ea84af04fff80944331e974ec2413f)

Sun Mar 6 14:16:15 2022 +0000
Original commit date: Sun Mar 6 14:16:15 2022 +0000
Original commit hash: 4a00478e234e7c3c7c2037ff13b026c8682cf8bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a4114ae3cd34087383e286aad1208dc36ed6d7a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:18:53 2022 +0800 
-------------------------------------------------------------------------------- 
[ISE][15010826081][ADLN]: VDDQ update and disable DCM

[Feature Description]
Change the VDDQ to 0.5 if frequency <= 2400.
Disable DCM for ADL-N

[Resolution]
Set Vddq to 0.5v for Lp5 freq <= f2400
Set IccMax to 0xf.

[Impacted Area]
VDDQ, DCM

[Register Impacted]
PHY

Hsd-es-id: 15010826081
Original commit date: Fri Mar 4 15:22:40 2022 +0800
Change-Id: I9333967cf793bfb208fc17e1823832e364c4029d
Original commit hash: 29f6bf3a455a1a26006286378454a23414e72aef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 0f23065644da88309666b88c0298f060c4085e57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:18:49 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3106_01

Hsd-es-id: N/A
Original commit date: Sat Mar 5 09:10:11 2022 -0800
Change-Id: I01ca38bde0244496290a636aac6f2d2285a6538d
Original commit hash: a86c69853a3791b061cb34c42d70cebb0d708443

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 189f301b1912cf0a824d49d95bdc1535b2c24c82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:18:47 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3106_00

Hsd-es-id: N/A
Original commit date: Sat Mar 5 08:48:09 2022 -0800
Change-Id: I0d80646087a3d0031d8e2b516b5dd5f5e858857f
Original commit hash: 47beaff30beb979d315883c1be52e4a3ae0abd56

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 95c0f68628d7e5b1b7137a08d5e0e0895e83cff3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:18:45 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-N]Fix Critical KW issues on ADL-N

Hsd-es-id: 16015740007
Original commit date: Tue Feb 15 22:17:49 2022 +0530
Change-Id: If47f7bee20511a7975ee0b78250c5fec88d89697
Original commit hash: 2c8bd0cbd686dcc46f4ba78aae2e95fd4e9f4143

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsHcMem.c
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsHci.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HrSrvLib/Usb4HcMem.c

================================================================================ 
Commit: eaeb88379b254d1ac1a2bc07099aa249c111b363 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:18:43 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.162

(cherry picked from commit 175e2a1f5960911ff6b7b3c9d9f8507461585905)

Sat Mar 5 12:41:45 2022 +0000
Original commit date: Sat Mar 5 12:41:45 2022 +0000
Original commit hash: 5602ea1fc5fb17014e8a69a0404dff316022ee4c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7be1618756afd9028bedc9a35c29fecb120e0a60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:18:41 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][14015887716][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Disposition Row Failures and Execute PPR

[Feature Description]
1. Implement Row Failure disposition functions to execute PPR

Additional changes:
1. Additional merges of various subroutines from Server implementation
2. Includes BankGroupDqMask and CPGC address rotation from HSD: 14015823906
3. Function wrappers, variable renaming, and various changes to align more with server implementation

[Impacted Area]
DDR5/DDR4/LP5/LP4 with PPR enabled only

Hsd-es-id: 14015887716
Original commit date: Thu Jan 20 16:10:27 2022 -0800
Change-Id: Ief9ec64814390f290cd3844f90a0b31e401d50ca
Original commit hash: 136c0bc076f004cb870c3cc333162e881f5c713a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcPpr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c

================================================================================ 
Commit: 2ae55acb0adae4977ff8054d0802d16c41845780 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:18:38 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S] Update WiFi Driver 2.2.12.22071 (Core 68)

Update UEFI WiFI driver to 2.2.12.22071 for RPL-S

Hsd-es-id: 15010820335
Original commit date: Fri Mar 4 22:36:03 2022 +0800
Change-Id: I93ea4a2bf83ad48753540e148f75b4bded2f69d0
Original commit hash: c881f79360e8129409402fafc6cf92714b525bf8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeGcc.fdf

================================================================================ 
Commit: be4a71405096b53a85c6bec3de8f1b50b9cd3331 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:18:31 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Mar 4 12:41:08 2022 -0800
Change-Id: I3ff6d28c59a967a9a6aba7d2903393020ee178aa
Original commit hash: ca2b84c928fc50fd5d43c6ad568eee5d9d8f95a7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c24868d2288aedadcb3f647dc18f0371a35661ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:18:29 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3105_01

Hsd-es-id: N/A
Original commit date: Fri Mar 4 09:13:35 2022 -0800
Change-Id: I86f0993800298db5d3eb7cb0e7f71ae82003b9a3
Original commit hash: fb6cf03bd0c647c4e991a3967348dcbb3def1b20

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6c8842293e7826a272fc40d07b3c805c70b3861a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:18:27 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3105_00

Hsd-es-id: N/A
Original commit date: Fri Mar 4 08:49:04 2022 -0800
Change-Id: Iab4c91015693615757a3360e5ba81c5c37500991
Original commit hash: a87bdadd0ad600716d1e8adeade1a27b9301bb37

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f73d7dc2630a7bbe78e4eccc7501d8ee76c2d3b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:18:24 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-N] Enable Closed Lid WoV with lighting support
Adding bios support for default enabling of Closed Lid WoV
with lighting support.

Hsd-es-id: 16015972483
Original commit date: Thu Mar 3 14:10:43 2022 +0530
Change-Id: I4b555b8730eeeda58ddc57b3a6a4c6cc670b0570
Original commit hash: ca01d85190973cbf9b1162e8c8513fe9bfe6e9f3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: a32f15ae97becfd8f0dfb71f129995e9327e77b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:18:20 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.161

(cherry picked from commit 90d23b82181f0c53f8b45a658b2293e490c31413)

Fri Mar 4 08:12:12 2022 +0000
Original commit date: Fri Mar 4 08:12:12 2022 +0000
Original commit hash: 33c1e774ec459fd1f7c651deeffdd05166d427f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 04bc8f1bad8d10862f563b7f7b310eca08b5ee6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:18:18 2022 +0800 
-------------------------------------------------------------------------------- 
Bluetooth LE Audio support

Add option to configure BT Low Energy over feature mask.

Hsd-es-id: 18020909658
Original commit date: Thu Mar 3 13:07:49 2022 +0100
Change-Id: I0f9903ef2ad0cfad303f8677ed58feca7641cd42
Original commit hash: ab0521a490943d7f7de4bf7182fb41ae5161cfb4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHda.asl

================================================================================ 
Commit: d2a513c43733cad05847bd65804c1df02e38a661 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:18:16 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010766485] enable SAM_overloading field for ACC packet

Changes:
  set McDftMisc.Bits.SAM_overloading to 1 for all channels

[Impacted Area]
MC

Register Impacted:
MC0_CH0_CR_DFT_MISC_REG

Hsd-es-id: 15010766485
Original commit date: Tue Feb 22 14:18:56 2022 +0800
Change-Id: I632866714fd3a4a206a99099b2853edf47968e62
Original commit hash: 6aee59eb07d6b7b8acd7d9f7d7a29ebef27bd5a9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
AlderLakePlatSamplePkg/Setup/SetupId.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 66af683ec1bf9d896d23b9e3f76b0a73a20f86da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:18:13 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.160

(cherry picked from commit 76485da20ae024e07ea90bdfd5e1b5cd9b179bd6)

Fri Mar 4 06:58:28 2022 +0000
Original commit date: Fri Mar 4 06:58:28 2022 +0000
Original commit hash: b7bd7e12e7f5dfb4fe1748e836a47057adc179cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 61bafa3c2bf85618c5675c63fa682647103c9998 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:18:11 2022 +0800 
-------------------------------------------------------------------------------- 
[RPLS] [LPE] Mismatching LPE setup default options

Problem:
When end user Enabled LPE menu With that "LPE Erase All"  menu
Should be enabled by default except "unconfigure CSME".currently it is
not enabling.

Provide fix when LPE menu Enabled With that "LPE Erase All" menu also
Enabled.

Hsd-es-id: 16015801378
Original commit date: Thu Feb 24 21:24:31 2022 +0530
Change-Id: I87e179ca8c9be50e14641a5a244600ed821069c5
Original commit hash: 4afbd266c17feb7de15eed05be0f42f5d61464fd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/MeSetup.c
AlderLakePlatSamplePkg/Setup/MeSetup.hfr
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: ab5c86190335def5b07d4f02d45a3dce2b96524e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:18:09 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S | OC | DDR5] Use large LoopCount at critical training steps for OverClock

[Issues]
At high-speed OverClock, some training steps are not stable.
When prior training steps show good results, but it's not stable,
such results might mislead later trainings. Evetuanlly,
it's hard to find which step introduce the failure.

LoopCount of some training steps are 10 or even smaller. It's
too small when system is trained at OverClock.

[Resolution]
Change LoopCount to 17 or 19 at some critical training steps.
The training might become slower than before, but training can get
more stable results.

Hsd-es-id: 15010748066
Original commit date: Thu Feb 10 21:16:00 2022 +0800
Change-Id: I49a8eb37d67caa22638c8862e625ba88ef92ec8d
Original commit hash: 6d5e16d7438d78d0bb6a8afd5ecc1024ab3845f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 6de1276b89029235b9fa740ccfb8c7579c8f7302 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:18:06 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PcieRp: Fixing the uninitialized variable.

DetectTimer is not initialized and  unknown value is used.

Hsd-es-id: 14016189185
Original commit date: Wed Mar 2 14:17:58 2022 +0530
Change-Id: I5f237153bdc49b267ccda5da8bba06419c4e5800
Original commit hash: af90bafa1d3ebf2df733824cb9fe0d458661d78c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 0ffcfd6945090bb11a9743c99222af162867af55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:18:03 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3104_01

Hsd-es-id: N/A
Original commit date: Thu Mar 3 09:15:30 2022 -0800
Change-Id: I58f5f1a6c8429f0d198e78d5144c1f433759e146
Original commit hash: fc46b32d1f17683f0ae4a3b248db9e0081866cc3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b4971c1b5ff49c35d282be1272b59d8f845f6ca7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:18:01 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3104_00

Hsd-es-id: N/A
Original commit date: Thu Mar 3 08:49:49 2022 -0800
Change-Id: I37374089d615f7e859f7663e277e1c925f3d0b79
Original commit hash: c6d9409c62ca9f5133ef754b5a3456814bc933ad

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5b2dcfc5720cb133a701754ca8d0dfa0f48cea6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:17:59 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.159

(cherry picked from commit ff9b7cbd8a4bf3628d0d2f6e95745412806bc72c)

Thu Mar 3 15:57:23 2022 +0000
Original commit date: Thu Mar 3 15:57:23 2022 +0000
Original commit hash: 5eee318196150218410b7942ecc3aa150d536497

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c771d922c65f80cbbc6679592dbc4efa40f9baa5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:17:57 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010722692][ADL-M ADL-P | LP4 LP5] RDMPR 2D Boot time Optimization

[Feature Description]
Change the RDMPR step size to 2(previously 1) during vref 2D sweep.

[Resolution]
Change the RDMPR step size to 2(previously 1) during vref 2D sweep.
Additional Change: Enable RDMPR per bit for LP4 4267MT

[Impacted Area]
RDMPR

[Register Impacted]
PHY

Hsd-es-id: 15010722692
Original commit date: Wed Feb 2 22:03:07 2022 +0530
Change-Id: Ic4f57499923103ec74446ed19a5e977afe1c8144
Original commit hash: 51f8c143225e0611829993ab0f02df1546f265f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 0ebf219bac541021df73a7da8e167106b80d03dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:17:55 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.158

(cherry picked from commit 6403307860fb881b9842480d783e45841ddab38b)

Thu Mar 3 12:46:13 2022 +0000
Original commit date: Thu Mar 3 12:46:13 2022 +0000
Original commit hash: cf8d77071ba5effe9c23a05bf10e2424e4a571c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a8d28512ecb9d2eadd7252297598555eb4cf8076 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:17:51 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.157

(cherry picked from commit 461c909571091c7ace95957eb7d138b7641192f8)

Thu Mar 3 11:05:22 2022 +0000
Original commit date: Thu Mar 3 11:05:22 2022 +0000
Original commit hash: 1d90959ecb3b59bed0b939eb1ee010d7cddae53e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 864199c4fd4a5a4f5d47ea1c749cc5c4506e89c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:17:49 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Add Adls PCD and isolate ADLS/RPLS only code

Try to reduce FSP-M binary size by creating a PCD "PcdAdlSSupport" to split ADL-S code in RPL BIOS.

Hsd-es-id: 15010747403
Original commit date: Wed Mar 2 16:08:30 2022 +0800
Change-Id: Idf7d437b1a09cb4f8f7f761dde668a0a2499b9aa
Original commit hash: 96e7908348993d1d0f42b350023235936e035eb4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.inf
AlderLakeFspPkg/FspPkgPcdUpdate.dsc
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.inf
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/PeiDxeSmmCpuPcieInfoFruLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf

================================================================================ 
Commit: 58259cb6bc620b8993c14f065bdd31682e82ed92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:17:40 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.156

(cherry picked from commit 8462b577f3a52e98d625cadcbe01039506feffa7)

Thu Mar 3 01:29:55 2022 +0000
Original commit date: Thu Mar 3 01:29:55 2022 +0000
Original commit hash: 0615650b94569b5330bdb518ec5b5dea1e922e07

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c821e3aa1d50e9f25056578c290d3e048ff22178 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:17:38 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010813402][LPDDR5] CPGC BankMapping update for LP5 BG mode

[Feature Description]
CPGC BankMapping update for LP5 BG mode

[Resolution]
1. Program the CPGC bank mapping for LP5 BG mode.

[Impacted Area]
LP5 BG Mode

[Register Impacted]
MC

Hsd-es-id: 15010813402
Original commit date: Wed Mar 2 21:52:10 2022 +0800
Change-Id: Ia350ad2c520bd3ba4d496b2841f8d0ca25fa3486
Original commit hash: 05aa63ec461f71ca4ca6b425388c44f45b75c9a9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c

================================================================================ 
Commit: c56ee369466a9dfaef46c17933cf32f364ee5d81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:17:35 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3103_01

Hsd-es-id: N/A
Original commit date: Wed Mar 2 09:22:58 2022 -0800
Change-Id: Ib676816b0d87ca1b2b968c71c6d1b9efe1b90b66
Original commit hash: e78f69ec9e4ce4bbb76469f428d0481b0b07d776

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 303efd0765eb3b95a59ef4e5a6ea2c0fb32cf158 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:17:33 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Mar 2 09:20:33 2022 -0800
Change-Id: I2690191bbcdd2de688c6e926186b7cf6f03fd578
Original commit hash: 286c6b02fed235df94ec2b2ebdea65dd0df79ce7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ad8685f1ef177b1476b4410b9328136a8c2174b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:17:31 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3103_00

Hsd-es-id: N/A
Original commit date: Wed Mar 2 08:53:46 2022 -0800
Change-Id: Idac26de9a1a49b3488589bd7cf456e9e6dced416
Original commit hash: af3d1b8cfa861e5072fae7d1df745e18d518668a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4af802322e0666bf505e186d52891536de8da342 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:17:28 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.155

(cherry picked from commit 5de9d5adb832657dd8c6b81c329dc4c91492b368)

Wed Mar 2 13:10:48 2022 +0000
Original commit date: Wed Mar 2 13:10:48 2022 +0000
Original commit hash: 40796d3802caa8456d905f931277118ae26773e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3b1c6d3dbf474ca05232ce30fc3a2fe26abd201b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:17:26 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][22012658861][ADL-S ADL-P AD-LM | DDR5 DDR4 LP4 LP5] Wake up DRAM in Warm / S3 flow at the previous SAGV point

[Feature Description]
Wake up DRAM in Warm / S3 flow at the previous SAGV point

[Resolution]
DDR5 JEDEC spec doesn't allow frequency change during Self Refresh, unless SREF command is used (SR with a frequency change).
Warm / S3 entry uses a regular SRE command, so we must wake up DRAM at the same frequency.
LP4/5 also have the same requirement, otherwise SRX command might be not recognized due to CaVref / CaOdt not matching the new frequency.
MRC SAGV flow is changed:
 - Read the last SAGV point that was used before Warm/S3, from PCH register DSW_SPARE_GCR_0[2:0]
 - Reorder the SAGV points so that this point will be the last one
 - This ensures that SRX will happen at the same frequency as SRE.
 - For LP4/5 also set McInitState.LPDDR4_current_FSP to the previous value, which is taken from DSW_SPARE_GCR_0[3]
 - Add MrcIntData->LastSaGvPoint and use it throughout MRC instead of checking for MrcSaGvPoint4, because now the last point can be any point [1..4]
 - Change SaGvPoint != MrcSaGvPoint4 to !(MrcIntData->LastSaGvPoint)
 - Program SRX_reset for DDR5 and DDR4

Additional change:
 - Merge MrcMcEarlyCapabilityCheck from TGL, to override SaGv policy in case SAGV is disabled in CAPID.

[Impacted Area]
 Warm Reset, S3 resume, SAGV

Register Impacted: MC, PHY

Hsd-es-id: 22012658861
Original commit date: Wed Mar 17 16:45:06 2021 -0700
Change-Id: I80279926dff1c548786bf46ef9ca581300d8e2db
Original commit hash: 5117d68855fd18ed696278da512c2cb1bfac297f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 6aa471ccd44c385a9c3a9de4d27ec50537a43a23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:17:22 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S][PSR] Power state Historical counters must be initialized to zero

Counter values should to be initialized to 0 and not <null string>

Hsd-es-id: 22014659201
Original commit date: Mon Feb 21 10:23:22 2022 +0530
Change-Id: Iff495bd3569a7e7da7c4620446c03a74dc576a32
Original commit hash: 620bdc73f6f9caab1a02517d09c80851fdf5f3ff

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.c

================================================================================ 
Commit: 9410c7c242bce95771abfb5990bd8e6305980495 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:17:20 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Optimize SA PCIe Init to use Code-Execution delays in-place of polling for Hardware Events.

Hsd-es-id: 16015347418
Original commit date: Wed Feb 16 12:02:00 2022 +0530
Change-Id: Ib1c8ec517668b327030d209e8f2a712d690e9de4
Original commit hash: d9bcf4034dce6784d12c706f336bc9c44c33084f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
ClientOneSiliconPkg/Fru/AdlCpu/PeiLib.dsc
ClientOneSiliconPkg/Include/CpuPcieHob.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf

================================================================================ 
Commit: 80cef5f37c2da4c1f7390b747fecbb7315d72457 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:17:18 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.154

(cherry picked from commit 6a6651f411375173560697e4ac58f202b4b190e6)

Wed Mar 2 03:15:33 2022 +0000
Original commit date: Wed Mar 2 03:15:33 2022 +0000
Original commit hash: 3bddb2d16423c195099294d7c60bc8080b67a03c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6f30da4a812ffe24ce59e166bed0b611747e8875 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:17:16 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Change the structure mapping of SetupVariable.h to bring back the compatibility with ADL_Program.

Hsd-es-id: 15010777208
Original commit date: Tue Mar 1 11:30:16 2022 +0800
Change-Id: Ieac1eb485fafd1af7643d74701d36df5443187e2
Original commit hash: 57bf6b35a1bdbfbde16cf023fdae076eecf2092e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: 56a391c8b9e023ad0843b01a168f1573d7942296 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:17:14 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL]Reduce FvPreMemory size

1. Disable "compare setup default and policy default" for Resiliency build
2. Optimize the debug message for "compare setup default and policy default"

Hsd-es-id: 15010805111
Original commit date: Sat Feb 26 23:52:57 2022 +0800
Change-Id: I2e6bf74f7ad715e2b4f83b0b83d4de045aba04a7
Original commit hash: d6f721e0d24e60e1b4578ae2367101c1bbd88615

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakePlatSamplePkg/Include/PolicyUpdateMacro.h
AlderLakePlatSamplePkg/Library/PeiBootStateLib/PeiBootStateLib.c
AlderLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c

================================================================================ 
Commit: f6232edd3550caee0f400a673fe7bac88e27fd7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:17:11 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Clean up the redundant code to re-fill in the ConfigBlock Default value with 0

Clean up the redundant code to re-fill in the ConfigBlock Default value with 0.

Hsd-es-id: 15010763145
Original commit date: Thu Feb 24 17:00:12 2022 +0800
Change-Id: Ib2b0164abdcafda5e8749bd5de66e776ba0e4eb2
Original commit hash: 2a1bf2e534ae9fbf5884f34050acb9f3c5851a6b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/DxeGpioPolicyLib/DxeGpioPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer1.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMePolicyLib/DxeMePolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPolicyLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStoragePolicyLib/PeiHybridStoragePolicyLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataPolicyLib/PeiSataPolicyLib.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsPolicyLib/PeiScsPolicyLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiPolicyLib/PeiSpiPolicyLib.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnPolicyLib/PeiTsnPolicyLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c

================================================================================ 
Commit: 665f9276c9ee41cd94d30481aec3ed2caa9162a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:17:09 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3102_02

Hsd-es-id: N/A
Original commit date: Tue Mar 1 17:26:50 2022 -0800
Change-Id: If0da460267fa5cab73c0351775d17216e96e2990
Original commit hash: 081a7a29858cd34c985f90a8eed3ea532731d4e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c5505cd4e3ea3de8e0d4a2d9cd9282e5d3c46f41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:17:05 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3102_01

Hsd-es-id: N/A
Original commit date: Tue Mar 1 09:45:32 2022 -0800
Change-Id: I0ed8e89761eabbb40304e79aa5aed98f90148d9e
Original commit hash: cd0942d1b4f2978f362fcb73a37126c1ba0998ca

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 258e05f3ac544f40c275dcd65254773e53d90f9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:17:04 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3102_00

Hsd-es-id: N/A
Original commit date: Tue Mar 1 08:51:29 2022 -0800
Change-Id: Ide94f96eee9152a8c71bd2e3fb829d8036a2a573
Original commit hash: 48dd53a3de412a2cc3c3a338f589635ace3cdf89

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e9d8f7b9f14dba6b1514045db85b90950e85a30c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:17:02 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.153

(cherry picked from commit e213beffaaee1439e726dca2e627b01e6da8b776)

Tue Mar 1 14:57:24 2022 +0000
Original commit date: Tue Mar 1 14:57:24 2022 +0000
Original commit hash: deb2af5b65e877852558ccd9b9300ce6d0f727dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f381896c4cdbdf3029124d98d67244661e103484 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:17:00 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S | OC | DDR5] MR13 field TccdlTdllk need equal 8 when freq is bigger than 6400

[Issues]
MRC reports Invalid Frequency Value when calculating MR13 field TccdlTdllk
when freqeuency is 6600.

[Resolution]
Use value 8 for MR13 field TccdlTdllk when freq is bigger than 6400
at OverClock.

Hsd-es-id: 15010748013
Original commit date: Mon Feb 14 21:41:26 2022 +0800
Change-Id: I13fe503d6f51db01421fcc40c9e40143f123d632
Original commit hash: f05379ab4ad9d88ddfb7a6492501db55d2941872

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: ad8da27fe4604330c35a672c590bcc04de0ff8e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:16:58 2022 +0800 
-------------------------------------------------------------------------------- 
Enlarge internal debug build FSPM size from 0x140000 to 0x00150000

ADLP/RPLP FSPM Debug build FV is 99% full which is blocking several MRC patches to be submitted, need to enlarge FSPM size from 0x140000 to 0x00150000 for internal BIOS to reserve enough space for future extension, reduce FSPS from 0xB0000 to 0xA0000 to keep FSPT address under UINT32.
Still keep FSPM debug build external as 0x140000 to prevent customer impact

Hsd-es-id: 15010784602
Original commit date: Thu Feb 24 18:30:53 2022 +0800
Change-Id: Id6de4693238978497f19810b27ccbafcc2c3a373
Original commit hash: 3412c42b0a01c71da7466f457233308f10d41309

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: b4c8a31298c78158ba4e1ce926d2ddfb80e94318 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:16:56 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.152

(cherry picked from commit 1caae0f573a87e6c288aa290090b09326f85ef76)

Tue Mar 1 07:37:43 2022 +0000
Original commit date: Tue Mar 1 07:37:43 2022 +0000
Original commit hash: cd87abb01f74638dc4316e2cee0863978fdf26cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 436ae78f2ddf7b9d2895c646e89581773a796759 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:16:52 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.151

(cherry picked from commit 489254c8f52c1b26fa4aa6a52892fcff42af88a8)

Tue Mar 1 06:11:40 2022 +0000
Original commit date: Tue Mar 1 06:11:40 2022 +0000
Original commit hash: dff1875a95358ead84e8a279db4f919a8be46200

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b9558b589ac86dbcf780e1a8e2a484ef23c9fd88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:16:51 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010723385][ADL-P ADL-M | LP5] Optimize runtime for Command voltage centering training.

[Issue]
    Command Voltage Centering training consuming more run time.

[RootCause]
    The step size is set to 2 to sweep the range.
    We have big command voltage margin sweep range, with step size 2, time getting consumed is more.

[Resolution]
    Increase step size to 8 to reduce runtime since command voltage margins are large for LP5.

[Impacted Area]
    ADL-P ADL-M | LP5

[Registers impacted]
    MC [ ] Phy [x] Both [ ]

Hsd-es-id: 15010723385
Original commit date: Wed Feb 2 14:32:29 2022 +0530
Change-Id: I8ee01122d1988bd554dc9bf08ea172f389cb0632
Original commit hash: 3ca8bd97616f66ec8f5a5b53550be01b0881cba5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 63b397731662c9d1ab625cb620b5c719c0863ef1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:16:48 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.150

(cherry picked from commit cf4fdd299378cdbcd165589b0d8f2f6883807eba)

Tue Mar 1 05:38:24 2022 +0000
Original commit date: Tue Mar 1 05:38:24 2022 +0000
Original commit hash: 5f2521ec3121e0b69fd5d3852b81933aeeda8909

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2cd762f5e0eac5f8fb58d9183a77a9943324f784 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:16:46 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010723734][ADL-M ADL-P | LP5 ] Optimize RunTime, Read ODT Training Disable for Frequency <= 2400

[Issue/Feature Description]
Boot Time Optimization: Disabled Read ODT for Fequency less than 2400 LPDDR5.

[Resolution]
Recommended by FV Team for Boot time optimization

[Impacted Area]
ADL-P ADL-M | LP5

[Registers impacted]
MC [ ] Phy [x] Both [ ]

Hsd-es-id: 15010723734
Original commit date: Tue Feb 1 17:23:03 2022 +0530
Change-Id: If4991d68acb8a49ed87f72f3a1dc8229d361c9b6
Original commit hash: 03fa19996734dc103093f8da58d89e7b24ca64b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: a638c7938c5c456a77a04283880b296d407f0006 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:16:44 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.149

(cherry picked from commit 337960e151a2d9bde71a7926d35c22cec4f6b28f)

Tue Mar 1 03:28:51 2022 +0000
Original commit date: Tue Mar 1 03:28:51 2022 +0000
Original commit hash: 82e90ffb18fd0af85e22412f517ff00dc3557f4a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 91631e7ab41f9f1a54f93474be350bd6750b17c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:16:42 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S | OC | DDR5] Copy DIMM VDDQ voltage value to VddqVoltageOverride

[Issues]
During memory training for OC, usually MRC configures
DIMM VDD/VDDQ to higher voltage than 1.1V.
At the MC/phy side, usually, MRC need configure VDDQ
to a high voltage too, mostly equaling to the voltage
at DIMM side.
Current MRC has Inputs->VddqVoltageOverride from BIOS
menu input to configure phy VDDQ. But users often forget
to input values for VddqVoltageOverride.

[Resolution]
During BIOS menu switch against CUSTOM and XMP profiles,
automatically copy DIMM VDDQ voltage value to VddqVoltageOverride.

At MrcSetOverrides, if VddqVoltageOverride equals 0,
force to use DIMM VddqVoltage to configure phy VDDQ voltage.

In addition, add a checking for a reserved-bit againt VDD/VDDQ/VPP
when parsing them from XMP as we caught some XMP memory might
provide wrong data.

Tested it with DDR5 XMP memory on ADL-S OverClock board.

Hsd-es-id: 15010356408
Original commit date: Mon Feb 14 18:27:47 2022 +0800
Change-Id: Ieddf9f73d375ed05e1ef30c8737163b8c18751b7
Original commit hash: 5019e0eaa77d3be00113493acdb60b9469852acb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/OverClockSetup.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 7cd9702ebe19b200cdba46f141b630af4a780895 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:16:36 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3101_01

Hsd-es-id: N/A
Original commit date: Mon Feb 28 09:13:41 2022 -0800
Change-Id: Ia815e47d5afbc3a5f8fb153147a130935e4618ee
Original commit hash: ef6c33e500e4d928675176ae6dcf227228396f6e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a623979e6d835a17e847347d16cb6c958d9af30d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:16:35 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3101_00

Hsd-es-id: N/A
Original commit date: Mon Feb 28 08:49:09 2022 -0800
Change-Id: I8f6a6e1ecb7c30bb05f025a7f5904df50534f973
Original commit hash: 21286bde1b4bd4376a1043108d77ea5268485ca4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3065b5c2b2b49bb942e82bd055d78a86cb36961d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:16:33 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.148

(cherry picked from commit e60fc8c117b4ac01e087c0e7669ce37557cacc2d)

Mon Feb 28 15:38:29 2022 +0000
Original commit date: Mon Feb 28 15:38:29 2022 +0000
Original commit hash: 622f943fed82b4cde3f3c49686d58d518ca57360

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 037620546cb4f1be16f3e9f340f2730ea146d6f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:16:31 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Feb 28 07:25:56 2022 -0800
Change-Id: I211014f6867f46ffd147a2e0700369554b9fd7bc
Original commit hash: 438f65307354d83a9561372082276a5f715dd6a5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: aaf219f5ca2522d8af85cdac803dea35aa88bf87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:16:28 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-N][Audio]: 2 DMIC attached to HDA codec (ALC245) configuration enablement

Add verb table for ALC245 with 2 channel Dmic connection.
Add setup option for selecting Dmic configuration for ALC245.

Hsd-es-id: 16015938570
Original commit date: Mon Feb 28 13:29:54 2022 +0100
Change-Id: I78ef9eba71d7cccebeff7f07277ea12ba5ac53b3
Original commit hash: 63e18a201832dbc4ce27474504e2e4ff25862791

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/Include/Library/PeiHdaVerbTables.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: eaab6b3f9516c6cb114d2f1be88999560b36007e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:16:25 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010801300][DDR5] SAGV frequency and Gear Update for DDR5

[Feature Description]
1. SAGV frequency and Gear Update for DDR5

[Impacted Area]
SAGV Frequency and Gear

[Register Impacted]
MC, PHY and DRAM

Hsd-es-id: 15010801300
Original commit date: Mon Feb 28 20:37:21 2022 +0800
Change-Id: I97167a04416b269c553d3153908a6f6d9f48e95e
Original commit hash: c7c48ba709b2ed191951da48cb051a57ab0a2842

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 0bfd008ffb479859a5fb250384de9448bbc42b74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:16:23 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.147

(cherry picked from commit 4de72aba84f0be76bcd408a0eea77693050f4dc7)

Mon Feb 28 14:02:21 2022 +0000
Original commit date: Mon Feb 28 14:02:21 2022 +0000
Original commit hash: d5bb1d66cfc7b63b312d62ee93f0f78fc7efab80

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c68b20d1458efe55bbe07270465e5f1917d73f8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:16:20 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.146

(cherry picked from commit e44a8c7f94280351dc1298a2a45a6d0b4ec0a49b)

Mon Feb 28 13:45:21 2022 +0000
Original commit date: Mon Feb 28 13:45:21 2022 +0000
Original commit hash: 87798415f6c9d7ff22af820442da5f2323d1d7c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cf2c96417c3e0158aba9d599843ab458482fc1dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:16:18 2022 +0800 
-------------------------------------------------------------------------------- 
[ISE][15010770193][MemoryInit]: update code comments

[Changes]
update code comments according its platform.

[Impact]
Bios

Hsd-es-id: 15010770193
Original commit date: Mon Feb 21 15:28:52 2022 +0800
Change-Id: Ic9a31c5d73e04215b47002d17a06262057f2e6b1
Original commit hash: 32a633a888cd6076cbea361d0dbde7f83a9ec0dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 7e5d5fc5325c97b46ef0d8a132570af950cf63e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:16:15 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.145

(cherry picked from commit bc38a1350a33cdedf15efabedd976775f12643d4)

Mon Feb 28 06:35:39 2022 +0000
Original commit date: Mon Feb 28 06:35:39 2022 +0000
Original commit hash: 64866c1e367e024b8c91c5ebf3134e591896158b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7103bc95f59c7fa536312f2adec30185d13c3a12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:16:13 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL][ADL-M AEP] : MRC DQ byte correction for AEP
  - Corrected MRC DQ data

Hsd-es-id: 16015944000
Original commit date: Fri Feb 25 16:46:10 2022 +0530
Change-Id: Ieebcbd3132289fe059b64438ce10bfbccfae8060
Original commit hash: c9fd0b0dfcbb14bbea2e5a19a61897a4837c695d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlMDqMap.dsc

================================================================================ 
Commit: 7944e55990eb235e89e5341e55348d74e8a43f98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:16:10 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.144

(cherry picked from commit 31552e53aa590ea9173313fa0af2580cf23fa951)

Mon Feb 28 05:41:27 2022 +0000
Original commit date: Mon Feb 28 05:41:27 2022 +0000
Original commit hash: 9f64d1792f5eb0c37393bdf872d2517fb96a7850

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a2a90c832560d519c3d1433de3b92c2c1eca3f32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:16:07 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S] Update WiFi drivers to fix OCR over WiFi failure

In RPL-S BIOS, use the WiFi drivers for ADL-P to support OCR over WiFi.

Hsd-es-id: 16014992828
Original commit date: Wed Feb 23 15:19:01 2022 +0800
Change-Id: I5e8caefaeb0cdaddd5e11643df279d5c9260f4e3
Original commit hash: 7cde9043a31d4bf648ca4584f6aae43b09119e7a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 488fa3ddd6a82b26f3ad1a3ddcc01e907b460cb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:16:03 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3097_01

Hsd-es-id: N/A
Original commit date: Sun Feb 27 09:11:03 2022 -0800
Change-Id: I56a62654d762c950e9aa6c6fcc1c231b3704063a
Original commit hash: 801e09b8405d45665a6da3578bbf32dc9163157a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f552eb797bb792102afbe5618b76073dc9845322 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:16:01 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3097_00

Hsd-es-id: N/A
Original commit date: Sun Feb 27 08:48:05 2022 -0800
Change-Id: Ib369f4dfd87981b99b131ad37f7748361f90bfb4
Original commit hash: fd38a9d7edc93def41ceb0bfc3a1943544737012

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 154fd942c203dd63362fae4a689acf162efbfc0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:15:58 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.143

(cherry picked from commit 7a699d5877c5e0b2e6b473a912bf13a37954612a)

Sun Feb 27 06:14:21 2022 +0000
Original commit date: Sun Feb 27 06:14:21 2022 +0000
Original commit hash: 92c3a611a782f99f640e0fd1189bf5244423df58

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2c65a8d9ab30e166f4034c5cf194781a424772d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:15:56 2022 +0800 
-------------------------------------------------------------------------------- 
[ISE][15010790972]: Update Wckconfig register address

[Changes]
Update Wckconfig register address

[Impack]
MC

Hsd-es-id: 15010790972
Original commit date: Fri Feb 25 16:30:56 2022 +0800
Change-Id: I70ff80fa93e4c020e90eade0bf62a07bb129f7c0
Original commit hash: 643e0cb971a6acddf120d7de4ece2955b5e669ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 73c0b8ad751e5cb9d2e3dbee152c4757eca5e7c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:15:52 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Feb 26 15:01:05 2022 -0800
Change-Id: If79b27ea1a19111978f5adcaecc300b8ac2e18ff
Original commit hash: a484f9dc0af229715026741f41cb22c08106d122

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 510a6cbb0ce6c42131ef6d9ef37df50071c24be1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:15:49 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3096_01

Hsd-es-id: N/A
Original commit date: Sat Feb 26 09:09:59 2022 -0800
Change-Id: If007d691d1bbc54da6f32c69e17611730ddaa0da
Original commit hash: 1d2c2671e625d1e520ca07af9301023640b3bbe0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b42a2cad70ed16ec4af0c457e2587f856a78e9d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:15:47 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3096_00

Hsd-es-id: N/A
Original commit date: Sat Feb 26 08:52:01 2022 -0800
Change-Id: I834ce289b15b9d79ae9d9926a6f729650fdd7025
Original commit hash: 4f3883fb19dba32b1d71af3599a6a07adcd32222

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 29e5e26acbda42b6d945ddf437c5c41ab05a0fa8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:15:45 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: ADL-P RVP with Celeron CPU stops during POST at POST CODE 0xA5F - Part2

Fix F3 Restore Default issue

Hsd-es-id: 16015801281
Original commit date: Sat Feb 26 02:46:17 2022 +0800
Change-Id: I79780bf9b134ac632e3ee9622143b52188ba601e
Original commit hash: e421b498656784046f74ae5d8df7c14f5e77f42a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 8daeebe80d1b30dfe5289a935e55d9b77bd60053 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:15:42 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for Lx/Rx Production patchID 0x0000041a

Hsd-es-id: 16015942409
Original commit date: Fri Feb 25 14:28:41 2022 +0530
Change-Id: Ic166e2705b4dc2586645e060a075d30bcee74292
Original commit hash: ea93f9a93fa4e5276f1e53166ac30da718cbfa85

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: f146b594142939f37a60b086d65801ecd370e6d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:15:31 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3095_02

Hsd-es-id: N/A
Original commit date: Fri Feb 25 12:28:38 2022 -0800
Change-Id: Ib51fed8221cff4b925b9fcf1a5af4cb8c1205794
Original commit hash: e8923f7208cdcfa446b64cd6b9d1b8177fe5e09a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4b917b98580b44c474ac90c5c28925d95c3d7e46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:15:28 2022 +0800 
-------------------------------------------------------------------------------- 
Integrate ADL-S GOP V1074

Hsd-es-id: 16015944032
Original commit date: Fri Feb 25 16:42:43 2022 +0530
Change-Id: I383f23d896e608943d2c7431a7f990626bc2e193
Original commit hash: dd70c4fb00e1cad06b3e87eb4956af98be7da786

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 18b7de46e5da1faad744371c1e23a2b925a45109 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:15:25 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3095_01

Hsd-es-id: N/A
Original commit date: Fri Feb 25 09:12:30 2022 -0800
Change-Id: Ifa19c4f197e1e2bc316637c12243d3efa1ce163c
Original commit hash: b2fe45d0606ae68c3526264bd94f23f345d62be4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f624fd56c9edc7471d3779ca0e63ae0530c5a70b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:15:24 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3095_00

Hsd-es-id: N/A
Original commit date: Fri Feb 25 08:50:20 2022 -0800
Change-Id: Ideece11d07a1d4e723b6b96bc5c84d6bf3f06151
Original commit hash: e05b978dc65ce38e4cb68355a305971818079199

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 852051715e63497ddaf8df287f3390394bdc328e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:15:20 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] Fix the build failure with PcdCapsuleEnable set to 0

[Description]
When gPlatformModuleTokenSpaceGuid.PcdCapsuleEnable is set
to 0 would get build failure.
In PlatformCommonLib.dsc file attempts to access the library
PlatformFvAddressLib which not present in ADL codebase.

[Changes]
1. Remove the PlatformFvAddressLib in PlatformCommonLib.dsc.

[Impacted Platforms]
ADL
RPL

Hsd-es-id: 14016054726
Original commit date: Mon Feb 21 14:57:23 2022 +0800
Change-Id: Iaf09d25d74d9abb7ae749579bfb044a28359379c
Original commit hash: a821dbf5511d35fab9306d1abdf58949e4d80761

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformCommonLib.dsc

================================================================================ 
Commit: c89eaa4449612cc86fb2033a73623f584e1ea6e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:15:18 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.142

(cherry picked from commit 398b4d7a95ec9c5bffcb28b6567580001b811420)

Fri Feb 25 07:23:50 2022 +0000
Original commit date: Fri Feb 25 07:23:50 2022 +0000
Original commit hash: b8ba65adffe853a25992008b3e5714ec65dbdec3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d6ccc24647959b3f09c410e1b0fee4436dd89d0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:15:15 2022 +0800 
-------------------------------------------------------------------------------- 
[RPLS][OC] Changes OC CPU BCLK display from "one of" to "text"

Hsd-es-id: 15010736731
Original commit date: Fri Feb 25 11:32:25 2022 +0800
Change-Id: I33610a1866e7147737dd66a4efa98391bca791f3
Original commit hash: a4e8666c02748b2fe7bafc765f7ab036c6e65c8f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/IccSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: 2391cb1b5f6bb6f7227b9914384f903a92f3ee42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:15:13 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3094_02

Hsd-es-id: N/A
Original commit date: Thu Feb 24 20:52:07 2022 -0800
Change-Id: Id7d73f028ca53242028378823d6f43cf2031b659
Original commit hash: 5b2f607ec359bb18a9f3ee802c67e33b0e26ec03

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6c82795f2effabc43846bd1dc5b170fe5ba98bf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:15:11 2022 +0800 
-------------------------------------------------------------------------------- 
Static Code Analysis - Incompatible Cast in PeiOcInitLib.c

- Resolved imcompatible cast concern to change local variable declare from UINT16 to UINT32
  CurrentPerCoreHtDisMask
  RequestedPerCoreHtDisMask

Hsd-es-id: 14016142620
Original commit date: Thu Feb 24 01:24:28 2022 -0800
Change-Id: I0d6f776569b74c42bb47ed64b14b63b8de183555
Original commit hash: f32ce67fe527c25123cbbff9272e72d0e6fb0827

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 5904adcf04d09733f3663ff8dff4590e61a7e1b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:15:09 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Feb 24 17:16:40 2022 -0800
Change-Id: I5e36093e389c26ab4ae2162f5fc14b013766be2b
Original commit hash: 700595edf4afc3e193e99cbf8097cbc4f9a94379

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 37e20e1642a9abe411d956445bb02b770ebc85eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:15:04 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3094_01

Hsd-es-id: N/A
Original commit date: Thu Feb 24 09:34:34 2022 -0800
Change-Id: I4d995a018e1cde897e3b4bde1ff0314b2d8e763f
Original commit hash: e38ef546b7ae93b505f0ecf259e9a39f3e650fd7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 311a9e6366557242aa44262f65532f5f1bf36f6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:15:02 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3094_00

Hsd-es-id: N/A
Original commit date: Thu Feb 24 08:50:47 2022 -0800
Change-Id: I6a1fed39fb7d54776b737c378d2b9ec412fa0434
Original commit hash: ecace718524a36309dcdd7701d02e8c4518ec443

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bed7420f6c32f85ad99542e685c5e0e8832090ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:15:00 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.141

(cherry picked from commit ddb0bed5c2d99ec0c6d24bf19bbce796a52f4d7b)

Thu Feb 24 13:12:06 2022 +0000
Original commit date: Thu Feb 24 13:12:06 2022 +0000
Original commit hash: 9ba188251f29f0269a517bc057993de3442964e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 613d3cc105c81dffe33c22257802ad51f050f612 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:14:57 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.140

(cherry picked from commit 2a6078ca2e5c3e2ae09b39ecc20601ae294b39d1)

Thu Feb 24 12:32:18 2022 +0000
Original commit date: Thu Feb 24 12:32:18 2022 +0000
Original commit hash: 7e61fa8f370bd28f622c1cea540beb3d62571e4a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fbbe2cca4dbc80862f4144e2f0ddae5906d190a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:14:53 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S][LPE] All RPE Actions Complete" message is seen when LPE is
             enabled but not LPE actions are attempted
Actual Behavior
---------------
without selecting any LPE acton POP Up Message is visible

Expected Behavior
-----------------
while selecting LPE action only pop up message should see.

Hsd-es-id: 22014659217
Original commit date: Tue Feb 22 17:45:11 2022 +0530
Change-Id: I85291da3f92eca116b72c0866fb4c446aae32ee0
Original commit hash: 587df132c0e27ba8675af1097351668b1ecc701b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/LocalPlatformErase.c

================================================================================ 
Commit: 87ae66baf3345548a052daac30b31205710e6973 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:14:49 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pmc: "PchSkipVccInConfig" setting changed in BIOS Setup Menu does not take effect after reboot

Change: Added required PCH Check.

Hsd-es-id: 15010771530
Original commit date: Thu Feb 24 00:57:46 2022 +0530
Change-Id: I4af6c952d37ee615233fdfd75d088170aeb31afa
Original commit hash: 19f22bd01da94510653dbd7cbcfa9b4f095962a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibFivr.c

================================================================================ 
Commit: 00b5762144415f682875494afd33dc051d1363cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:14:48 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.139

(cherry picked from commit 6569bb487f33b1f682b4b3bd4e5987b90deb906a)

Thu Feb 24 09:17:41 2022 +0000
Original commit date: Thu Feb 24 09:17:41 2022 +0000
Original commit hash: ed28b149ad9da3062bb5fce7a814d7981959dadd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 577efa7eea7232167ce308a3d90d48bc5a46fc16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:14:46 2022 +0800 
-------------------------------------------------------------------------------- 
[Catlow][ME] Re-Structure the DSC file usage in C1SPkg for ME Libraries

- Need to use PCD instead of separate DSC files for Catlow

Hsd-es-id: 16015904337
Original commit date: Tue Feb 22 19:07:04 2022 +0530
Change-Id: I53412380f7f6f1b3be526b8b62c7d286433727bf
Original commit hash: 52e598a345c82df1ee110b5b4d8c6af1d07f2f70

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/AdlPch/PeiLib.dsc

================================================================================ 
Commit: 1e2fa0d7f931226cddba7ce3b400788956884267 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:14:44 2022 +0800 
-------------------------------------------------------------------------------- 
Configblock relative debug message reduce

Hsd-es-id: 15010772470
Original commit date: Tue Feb 22 22:52:51 2022 +0800
Change-Id: Id1d5e2d2e05d3be7fd892f9706c0657dbd657cfd
Original commit hash: 701ee17a357ac5d4d195eca5a57989be0c18d5bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLib.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLib/PeiCnviPolicyLib.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLib/PeiCnviPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDciPolicyLib/PeiDciPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiPolicyLib/PeiEspiPolicyLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLib/PeiFusaPolicyLib.c
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiGbePolicyLib/PeiGbePolicyLib.c
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaPolicyLib/PeiGnaPolicyLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/DxeGpioPolicyLib/DxeGpioPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeGraphicsPolicyLib/DxeGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/DxeHdaPolicyLib/DxeHdaPolicyLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPolicyLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer1.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehPolicyLib/PeiIehPolicyLib.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/IpuLoadDefault.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshPolicyLib/PeiIshPolicyLib.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshPolicyLib/PeiIshPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLibSample.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPolicyLib/PeiP2sbPolicyLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPolicyLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpPolicyLib/PeiPcieRpPolicyLib.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiPsfPolicyLib/PeiPsfPolicyLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStoragePolicyLib/PeiHybridStoragePolicyLib.c
ClientOneSiliconPkg/IpBlock/Rtc/LibraryPrivate/PeiRtcPolicyLib/PeiRtcPolicyLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataPolicyLib/PeiSataPolicyLib.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsPolicyLib/PeiScsPolicyLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusPolicyLib/PeiSmbusPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiPolicyLib/PeiSpiPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeITbtPolicyLib/DxeITbtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/PeiITbtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyPreMemLib.c
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiTelemetryPolicyLib/PeiTelemetryPolicyLib.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLib.c
ClientOneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalPolicyLib/PeiThermalPolicyLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubPolicyLib/PeiCpuTraceHubPolicyLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubPolicyLib/PeiPchTraceHubPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnPolicyLib/PeiTsnPolicyLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLib/DxeVtdPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.c
ClientOneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiWdtPolicyLib/PeiWdtPreMemPolicyLib.c
ClientOneSiliconPkg/Library/BaseSiConfigBlockLib/BaseSiConfigBlockLib.c
ClientOneSiliconPkg/Pch/Library/DxePchPolicyLib/DxePchPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLib.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c

================================================================================ 
Commit: 2cedf2652c986638eb3a9631e8418d0a5c92e563 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:14:40 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: ADL-P RVP with Celeron CPU stops during POST at POST CODE 0xA5F.

For the CPU which doesn't support TURBO MODE
Set the boot frequency to Max Non-Turbo Frequency and disable Turbo Mode by default
This fix has to be cooperated with Pcode/Ucode fix
related HSD : 1309294935

Hsd-es-id: 16015801281
Original commit date: Fri Feb 18 16:31:47 2022 +0800
Change-Id: Id98b71ff4484e797504614881fa2d1ef2b48bb34
Original commit hash: a895a9ff76929936bfb2464aafde68b4c3745c0f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 8abf8d3c23d7194568ccf4088841d07819d8958a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:14:38 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.138

(cherry picked from commit 09dd39b777315b0caf31a6efe204d9485451735d)

Thu Feb 24 01:15:30 2022 +0000
Original commit date: Thu Feb 24 01:15:30 2022 +0000
Original commit hash: cb35e681e0cd3822887e69b9f434116e01600899

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d0bd55ec19ef38d2a032d31a004ef4041fdb8107 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:14:36 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010756836][LPDDR5] LP5 BG mode update

[Feature Description]
LP5 BG mode update

[Resolution]
1. Update the DimmOut->Banks and DimmOut->BankGroups based on the LP5 bank mode.
BG mode: DimmOut->Banks = 4 and DimmOut->BankGroups = 4.
16B Mode: DimmOut->Banks = 16 and DimmOut->BankGroups = 1.
2. Program the CPGc bank mapping for LP5 BG mode.
3. Update the RD_WCK_ASYNC_GAP and WR_WCK_ASYNC_GAP if it's LP5 BG or 16B mode.
4. Update the tRDPDEN, tWRPDE, tRDPRE, tWRPRE, tREFSBRD, tMRR, tBPR2ACT.
5. Update tFAW for LP5x, tRRD for LP5x.
6. Update tWTR for LP5 BG mode.

[Impacted Area]
LP5 BG Mode

[Register Impacted]
MC

Hsd-es-id: 15010756836
Original commit date: Sat Feb 19 00:15:02 2022 +0800
Change-Id: I97fc7870a8e618673d34ff8f5b37174a0e5a38e2
Original commit hash: 6161be0f32e0d6bcb7f0dc6741e35ef3ab8a4414

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: e56ad457fef32e8d017b6cfa0683a993f99b6359 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:14:32 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.137

(cherry picked from commit 43449297ec3c05aff6e1dbcfc2c04a0a532f8680)

Thu Feb 24 00:00:27 2022 +0000
Original commit date: Thu Feb 24 00:00:27 2022 +0000
Original commit hash: c8a8e5e732e1a3a8ed32e7ca2377e9d73ceb782b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c1faf41fdaad918194d4300163e99834e6c01f04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:14:30 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][ADL-M ADL-P | LP5] Optimize RunTime of Early Write Timing Centering 2D Training

[Issue]
    Early Write Timing Centering 2D taking more time during boot.

[RootCause]
    -> EWTC-2D is using WrTLp5 parameter for 1D sweep for each Vref
    -> WrTLp5 uses full range 0-1023 to find the eye. It is very large range for 2D Training.
    This takes longer runtime during boot.
[Resolution]
    -> Instead of WrTLp5, use WrT param for EWTC-2D.
    -> WrT uses -31 to +31 offset from initial center point

[Other Change]
    -> Increase stepsize to 2 for WrTLp5 (Weak Write Timing Centering)

[Impacted Area]
    ADL-P ADL-M | LP5

[Registers impacted]
    MC [ ] Phy [x] Both [ ]

Hsd-es-id: 15010718732
Original commit date: Mon Jan 31 09:37:40 2022 +0530
Change-Id: Ib495d469e649d477edb09991b91a2f907da5b92e
Original commit hash: c05f2fb8a953d0935616a3de454e279411b7142a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 80264d672f8a55503534299226bc964ee8ff7984 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:14:25 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3093_01

Hsd-es-id: N/A
Original commit date: Wed Feb 23 09:15:52 2022 -0800
Change-Id: Ia168b30379d93849ed46fb5eba07d782208ed33f
Original commit hash: 99788f21e71ad2b7f10f67d47a29c0390aa222a0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c09b90e988b6fffe46be60f91d47e6b4cb1c8238 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:14:23 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3093_00

Hsd-es-id: N/A
Original commit date: Wed Feb 23 08:49:07 2022 -0800
Change-Id: I8dab5f2d5c50049616fd82fecb17596bade835cb
Original commit hash: 72c5d865da634805dff7805f781646d7f624b6fa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2a3513f75fbae5bbfd6cc6cd6c8ecc2dec7b5b7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:14:21 2022 +0800 
-------------------------------------------------------------------------------- 
[ADLN] Fix ADLN external build failure caused by Islote ADLN only code with adln pcd.

Hsd-es-id: NA
Original commit date: Wed Feb 23 19:45:40 2022 +0530
Change-Id: I73d2efd5a46728cc6434e3fb0131d8382c4a4278
Original commit hash: aa7d47bf34cfaf2ee08a68776b9a0f9b8d57caa6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.inf

================================================================================ 
Commit: c835c06a0a24ac93538da360da3953f29faa0666 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:14:19 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.136

(cherry picked from commit 0d2c617114d6dc1a6199be8b0f4f9614a83906ce)

Wed Feb 23 13:40:57 2022 +0000
Original commit date: Wed Feb 23 13:40:57 2022 +0000
Original commit hash: f0f4317be2284f430edffafc14669a7886230114

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5dd0f6f47c736b4ad60372ff1fbeae20af192252 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:14:14 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.135

(cherry picked from commit 104dc947ace85e3dfa4145005055533f1138e299)

Wed Feb 23 13:01:30 2022 +0000
Original commit date: Wed Feb 23 13:01:30 2022 +0000
Original commit hash: 274c4a6ca4456c582bef0174e38f81f662987238

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5f3d21ac363729ceb1f7592173bcfaa3d3fb4bdb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:14:10 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.134

(cherry picked from commit 7dd02087c4de2c6479aa51cb8cd03cfb3d50feed)

Wed Feb 23 11:47:34 2022 +0000
Original commit date: Wed Feb 23 11:47:34 2022 +0000
Original commit hash: 1e901b5831e60353a936741753e651ff0c67132d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a290247e4414fc362fdb97631ea5b54c656774f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:14:08 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[RPL] Integrate Bios Guard Module 0xB8 (2.0.184) for RPL"

This reverts commit 93abe05d77ddb737f49565adb1e722122b46ae51.

The original code will cause device hung at postcode 0036 if
enable HSTI in IFWI.

Hsd-es-id: 16015903978
Original commit date: Wed Feb 23 00:16:58 2022 -0700
Change-Id: I2c569c187b908bc1bf35f8cf50fe3db47a61b7a7
Original commit hash: ed73c7049ef84b51eca9fe65244ef61abf8ee0be

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

================================================================================ 
Commit: dab69e29e5b125c1c18b11d56b3b3bda993adf7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:14:06 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][16015912809][ADL-N | DDR5 DDR4 LP5] Enable all CCC Pins

[Issue/Feature Description]
  Failure in ADL-N, Due to disabling unused CCC pin.

[Resolution]
  Unblock by enabling all the CCC pins.

[Impacted Area]
  ADL-N | DDR5 DDR4 LP5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16015912809
Original commit date: Wed Feb 23 13:29:53 2022 +0530
Change-Id: Ibcc54459657c633d5ee665b47b15438b1d068ecd
Original commit hash: 4e42b8c2581bf2cf4c1eb810428d9c54e2f1bb35

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 87a878a4d27d429a685d90bd3f86a99f324310a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:14:04 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Fru : BIOS ACPI code will suppress PCIe device 25-28,
if they are not supported

PCH PCIe device 25-28 are suppressed for ADL-P/M/N SKUs, as they are
supported only for S SKUs

Hsd-es-id: 16015799200
Original commit date: Wed Feb 23 10:50:35 2022 +0530
Change-Id: I325dcdebbd6e30f350d0559c992a6089a9a3993c
Original commit hash: f17e34d163723ff9a7691cf5735106991a60dd9e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanFlash.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PcieAdl.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl

================================================================================ 
Commit: 63f6b2199922f6ede62d9d0344695dd8a80694b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:14:02 2022 +0800 
-------------------------------------------------------------------------------- 
Islote ADLN only code with adln pcd.

Islote ADLN only code with adln pcd for optimizing binary size.

Hsd-es-id: 15010747557
Original commit date: Thu Feb 17 18:55:32 2022 +0800
Change-Id: I3d0eb63cc920f53e7a103d37864f759ee88208a4
Original commit hash: cad9fe398227e4905430c564a1156ca7c0376f6e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.inf
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.inf
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibAdl.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer2.inf

================================================================================ 
Commit: af89b4c44907e592972a2b6b782d38085e56cd21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:13:56 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S]Microcode patch 0x1E update

Hsd-es-id: 22014692740
Original commit date: Tue Feb 22 11:55:39 2022 -0800
Change-Id: I05dd868cc06cf58cd18ec47aaa458f5a24b4e167
Original commit hash: 132dfe3309b682526a6f72fc531d7fe7633eb08a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 736b84fc09a38b561e4ae42a28f6bba0334f225a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:13:54 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-SBGA] The pins without IOAPIC interrupt are set to GpioHostOwnAcpi.

By default all pins - Input\Output are set to GpioHostOwnAcpi ownership,
only pins with IOAPIC interrupt were set to GpioHostOwnGpio ownership.

Hsd-es-id: 15010753555
Original commit date: Mon Feb 21 19:05:33 2022 +0800
Change-Id: I2de3a7fbfb223cb8644f9439d2025a1d9e4ccf7f
Original commit hash: c9a7b44592155832ec4c6ceb522ed25422a65ff9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc

================================================================================ 
Commit: fbe7e954ab80e84d33b5089c1f803b76a3594d36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:13:51 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Feb 22 13:56:10 2022 -0800
Change-Id: Iffec3d4226e6f285ba5d5ed25c8caaa668240ed4
Original commit hash: f65d223bb137eefcc9ccddb911692b6a48d31dc3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6b59648179940ab62fb707716b2695376bf38f88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:13:47 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3092_01

Hsd-es-id: N/A
Original commit date: Tue Feb 22 09:16:21 2022 -0800
Change-Id: Ic375c91c45afc1a9d46647d626eb2aa57ecb7c23
Original commit hash: aa6377841ed4f364c3e6c5152067512cb039b5be

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 620d6059b1b68e0f9609c7269c13be5155205fc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:13:46 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3092_00

Hsd-es-id: N/A
Original commit date: Tue Feb 22 08:49:45 2022 -0800
Change-Id: I6e434822f80c0d48685b18b4d53839574d7b418d
Original commit hash: e8d9168d19fc324929b84f0f3b2892b60cb42b4f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7ec9bb9dadaecf9db6a9392a6c8de0ea6501abc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:13:41 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.133

(cherry picked from commit c9fd82dd01bf7d27ec02ea9e2169904158e75ca0)

Tue Feb 22 13:56:07 2022 +0000
Original commit date: Tue Feb 22 13:56:07 2022 +0000
Original commit hash: d33caad03ce908af54e2c2807d8724f4929b7603

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fb044df4a753fcae85b22583a5cdf679a1e303fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:13:39 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010717160][ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Disable unused CCC Pins

[Feature Description]
  Disable unused CCC Buffer Pins.
  Disable CK1 & CS1 for 1 Rank Systems in DDR5.

[Impacted Area]
  ADL-P ADL-M | DDR5 DDR4 LP5 LP4

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 15010717160
Original commit date: Wed Jan 19 10:40:51 2022 +0530
Change-Id: Ifb84b0562f14c7d6303e1c143da659e1d850136a
Original commit hash: e9cd98f7c04db23fdd0beb5fb5fd6a45e1eed432

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: b292e05a886a847099deb9f2d019973b3ded913b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:13:37 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[ADL] The PCI DEVICE 26 configuration are different between ADL-S and "ADL-M/ADL-P/ADL-N""

This reverts commit 9b06ac7255efa11b8895d2ec522b63d8302decc5.

Reverting this commit as this change caused a regression "While waking from S3 cycle SUT is restarting"

Hsd-es-id: 16015848312
Original commit date: Mon Feb 21 07:01:22 2022 -0700
Change-Id: I17ae7f1f62080494a8dcc512bc14dd9caffd14d1
Original commit hash: 0f18d28623b5d3c0380294ca1fc5e3d323fd0388

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanFlash.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PcieAdl.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl

================================================================================ 
Commit: 09dd37b42c3664bbbaf16cdbbbc40e1065a6a49d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:13:35 2022 +0800 
-------------------------------------------------------------------------------- 
[Catlow][SPS]: Added SPS support for Catlow

Added SPS drivers, libs
Added Server ME-BIOS setup pages

Hsd-es-id: 18019717632
Original commit date: Fri Dec 17 10:57:24 2021 +0100
Change-Id: Icdf1ab39b03e01aa39a1720364e889ba2c33e7b1
Original commit hash: 616491f0d2562a12a509599114fe6cb7f663b91b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.inf

================================================================================ 
Commit: c59e07eab785046c39a71fe5ab9f7811c48ea75d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:13:33 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S][LPE] Improper pop up message for LPE erase actions.

Actual Behavior
---------------
When LPE is complete, on screen message displays
like"All RPE Actions are completed. System requires restart.

Expected Behavior
-----------------
message modifyed as
"All Triggered Platform Actions are completed. System requires restart."

Hsd-es-id: 22014659246
Original commit date: Wed Feb 16 17:42:33 2022 +0530
Change-Id: I106e4b26c21fe9e36d37b95597b41e046c03758f
Original commit hash: 1be2489e43d2399ac4cd5235b5cb0d0958d57cf5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: 100d6f344b20180f1a56af3247377662fe2af1c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:13:31 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3091_02

Hsd-es-id: N/A
Original commit date: Mon Feb 21 22:03:33 2022 -0800
Change-Id: I10d8f170c15653c5fa09650b5492e353ae00a109
Original commit hash: 8bd825612649fd9b67e856dc24a804e87713048e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 80846c55f957168137446b0083fe949918d459b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:13:29 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.132

(cherry picked from commit 0bb59f5f918dfdc30e8a9c93ef328dfae9601b02)

Tue Feb 22 05:49:21 2022 +0000
Original commit date: Tue Feb 22 05:49:21 2022 +0000
Original commit hash: 1f38771f1b1de3faa7edfd842ee424a6925f3f9e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 22a05f3a4b868552ff9acd10f623fbd21d37d6f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:13:28 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL/RPL]:Clears all unattended SCI interrupt when wake flow of RTC is enabled .

1.To clear only RTC sts bit.
2.Check if Rtc sts bit is set.If set clear AIE bit clear RTC sts bit and set back AIE bit.

Hsd-es-id: 15010713694
Original commit date: Mon Feb 14 10:15:00 2022 +0530
Change-Id: I7c62f272a8020da2392fb9585600cfb6276215d4
Original commit hash: 2159d0e741954b853b3bbf7d901fac450ba6fd70

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c

================================================================================ 
Commit: 1b2f6116a4d9f00546c9b4f311b172f9fe66885c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:13:26 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][ADL-M | LP4 LP5] MRC cke configuration change for parts less than 9W TDP

[Feature Description]
  Update on top of Mrc 3.115
  Perf team requested to update max_pwdn_idle_counter  for 9W and less TDP parts
  9W or less TDP parts -> Program pm_adaptive_cke_0_0_0_mchbar.max_pdwn_idle_counter to 1280 for ADL-M

[Resolution]
  Update the CSR value as the feature description

[Other Change]
  Skip programming of SpidLowPowerCtl.Bits.powerdown_latency = 0 while disabling LpMode

[Impacted Area]:
  ADL-M LP5 LP4

[Registers impacted]
  MC [x] PHY [] Both []

internal only:

Hsd-es-id: 16015768473
Original commit date: Tue Feb 8 13:35:58 2022 +0530
Change-Id: Ia80073a5a3d18f51501eb73c570ff6cac54f9ac4
Original commit hash: 1a5127dd5bbb603297b2899048ab1e666f96ca8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: c4767a3b911653fa15b3500a271d776b2ae104dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:13:22 2022 +0800 
-------------------------------------------------------------------------------- 
CatlowPlatSamplePkg : [E3_SERVER] Disable non-POR CNVI from C1S Pkg

Change : 1. Remove Platform Pcd dependency for CNVI Init.
         2. Add Platform Default Config.

Hsd-es-id: 16015869194
Original commit date: Fri Feb 18 17:24:22 2022 +0530
Change-Id: If40a43907da075cab7b075f7558549134f2d1b86
Original commit hash: df79b8d2b950c6cd1cf6601aef0b4a153daec818

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: 883cfadcd0de5411e8ecdd4d75a517ac99b21be1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:13:20 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/WifiConnectionManager: Insert a check to bypass the NiC clean that assers when theres only 1 NiC in the list.

    This assert occurs in PBA OCR WLAN flows due to AMT only passing the one NiC.

Original commit date: Tue Feb 15 15:44:01 2022 -0800
Change-Id: I7cdfb877f2d9419c98e19c290918a2a8dbe75d5c
Original commit hash: 6f6626fa50e509fc1f5935e78cd30bad11870e12

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.c
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrDriver.c

================================================================================ 
Commit: ade516947c3d719fdaa66c1f70b421af44070236 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:13:19 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Vtd: Set PEI phase host address width

Set the Host Address Width to GetMaxPhysicalAddressSize () - 1.

Hsd-es-id: 16015858915
Original commit date: Fri Feb 11 09:16:45 2022 +0800
Change-Id: I64dd04acbd17f63f2645e9f80c08ef2a979e89d9
Original commit hash: 0c43f43dac5ab9a8455128057f8d359919c1f1c8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c

================================================================================ 
Commit: 9aa93387a352d542a3eb2c128241a1ed7131f98a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:13:17 2022 +0800 
-------------------------------------------------------------------------------- 
PlatformPkg/FastBoot: AMT Boot Fail with BIOS FastBoot is Enabled

Issue: When use MeshCommander to trigger power reset, CSME will request Media Table Push or set ASF BootOptions if KVM is connected.
       If FastBoot is enabled, FastBoot exeception is raised and system keeps reboot.
Solution: ASF boot and CSME Media Table Push should not raise FastBoot exeception.

Hsd-es-id: 15010556932
Original commit date: Wed Feb 9 18:58:21 2022 +0800
Change-Id: I7d02db74f88f0d5e476f885f6fc90b302f2b8da7
Original commit hash: 200be92119ca355deb61ec6b98d3ab8b77cd5234

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.c
AlderLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.inf
AlderLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.c
AlderLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.h
AlderLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.inf

================================================================================ 
Commit: 208c0c45d31ce9696a630bbb4c88a0df638e545b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:13:13 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3091_01

Hsd-es-id: N/A
Original commit date: Mon Feb 21 09:11:32 2022 -0800
Change-Id: Ic5db286fca2b29fb16ea6f563c8376aa37af2f2f
Original commit hash: ed0b2cf8f0d365c76d3872463a86b1aacc96831b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 069460cda3e091541f7736b8a3d6f5e598207f90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:13:11 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3091_00

Hsd-es-id: N/A
Original commit date: Mon Feb 21 08:49:06 2022 -0800
Change-Id: I4fd00d85b5d50ec0bd152d727711845b3291e83a
Original commit hash: d78ed9138784b452524455331970f5135fe784d1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8b1c576cd3aafdd49cf315fbf66a50b19bb84c3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 30 16:13:10 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "Revert "[RPL] Integrate Bios Guard Module 0xB8 (2.0.184) for RPL""

This reverts commit 81426f26db0521a68a983b82aa777a0bb53d6b38.

Original commit date: Mon Feb 28 09:35:53 2022 +0800
Change-Id: Ie1f3c56288a2d3e248e50ff573801ea59de3bd30
Original commit hash: 76af75dc9702999b68b0b30d1a28be0542bdbb55

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

================================================================================ 
Commit: e52b3280a9079db8006486b423746858be619ce0 
Author: chengxuintel <cheng.xu@intel.com> 
Date: Wed Mar 30 16:10:36 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "Fix inappropriate external tag"

This reverts commit 8e33273bc3d853b9d02df916f790c884c64a9630.

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HdaSocLib/HdaSocLib.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSmbus.c
