/home/yzw/Desktop/riscv/openmips_add_cp0/data_ram.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_cp0/data_ram.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module data_ram

Top level modules:
	data_ram

} {} {}} /home/yzw/Desktop/riscv/openmips_add_cp0/hilo_reg.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_cp0/hilo_reg.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module hilo_reg

Top level modules:
	hilo_reg

} {} {}} /home/yzw/Desktop/riscv/openmips_add_cp0/id_ex.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_cp0/id_ex.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module id_ex

Top level modules:
	id_ex

} {} {}} /home/yzw/Desktop/riscv/openmips_add_cp0/if_id.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_cp0/if_id.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module if_id

Top level modules:
	if_id

} {} {}} /home/yzw/Desktop/riscv/openmips_add_cp0/inst_rom.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_cp0/inst_rom.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module inst_rom

Top level modules:
	inst_rom

} {} {}} /home/yzw/Desktop/riscv/openmips_add_cp0/ctrl.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_cp0/ctrl.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ctrl

Top level modules:
	ctrl

} {} {}} /home/yzw/Desktop/riscv/openmips_add_cp0/defines.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_cp0/defines.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

} {} {}} /home/yzw/Desktop/riscv/openmips_add_cp0/regfile.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_cp0/regfile.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module regfile

Top level modules:
	regfile

} {} {}} /home/yzw/Desktop/riscv/openmips_add_cp0/openmips_min_spoc_tb.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_cp0/openmips_min_spoc_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module openmips_min_spoc_tb

Top level modules:
	openmips_min_spoc_tb

} {} {}} /home/yzw/Desktop/riscv/openmips_add_cp0/mem_wb.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_cp0/mem_wb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mem_wb

Top level modules:
	mem_wb

} {} {}} /home/yzw/Desktop/riscv/openmips_add_cp0/mem.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_cp0/mem.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mem

Top level modules:
	mem

} {} {}} /home/yzw/Desktop/riscv/openmips_add_cp0/pc_reg.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_cp0/pc_reg.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module pc_reg

Top level modules:
	pc_reg

} {} {}} /home/yzw/Desktop/riscv/openmips_add_cp0/openmips_min_spoc.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_cp0/openmips_min_spoc.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module openmips_min_spoc

Top level modules:
	openmips_min_spoc

} {} {}} /home/yzw/Desktop/riscv/openmips_add_cp0/ex_mem.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_cp0/ex_mem.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ex_mem

Top level modules:
	ex_mem

} {} {}} /home/yzw/Desktop/riscv/openmips_add_cp0/div.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_cp0/div.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module div

Top level modules:
	div

} {} {}} /home/yzw/Desktop/riscv/openmips_add_cp0/LLbit_reg.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_cp0/LLbit_reg.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module LLbit_reg

Top level modules:
	LLbit_reg

} {} {}} /home/yzw/Desktop/riscv/openmips_add_cp0/id.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_cp0/id.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module id

Top level modules:
	id

} {} {}} /home/yzw/Desktop/riscv/openmips_add_cp0/ex.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_cp0/ex.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ex

Top level modules:
	ex

} {} {}} /home/yzw/Desktop/riscv/openmips_add_cp0/cp0_reg.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_cp0/cp0_reg.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cp0_reg

Top level modules:
	cp0_reg

} {} {}}
