{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1515828490018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1515828490018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 13 15:28:09 2018 " "Processing started: Sat Jan 13 15:28:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1515828490018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1515828490018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_vga_game -c simple_vga_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_vga_game -c simple_vga_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1515828490018 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1515828490557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_display.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_display " "Found entity 1: vga_display" {  } { { "vga_display.v" "" { Text "C:/fpgaProject/simple_vga_game/vga_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515828490651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515828490651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_vga_game.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_vga_game.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_vga_game " "Found entity 1: simple_vga_game" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515828490651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515828490651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.v" "" { Text "C:/fpgaProject/simple_vga_game/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515828490651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515828490651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_port_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file out_port_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_port_seg " "Found entity 1: out_port_seg" {  } { { "out_port_seg.v" "" { Text "C:/fpgaProject/simple_vga_game/out_port_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515828490651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515828490651 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments packed sevenseg.v(4) " "Verilog HDL Port Declaration warning at sevenseg.v(4): data type declaration for \"ledsegments\" declares packed dimensions but the port declaration declaration does not" {  } { { "sevenseg.v" "" { Text "C:/fpgaProject/simple_vga_game/sevenseg.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1515828490651 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ledsegments sevenseg.v(3) " "HDL info at sevenseg.v(3): see declaration for object \"ledsegments\"" {  } { { "sevenseg.v" "" { Text "C:/fpgaProject/simple_vga_game/sevenseg.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515828490651 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_vga_game " "Elaborating entity \"simple_vga_game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1515828490721 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 simple_vga_game.v(143) " "Verilog HDL assignment warning at simple_vga_game.v(143): truncated value with size 32 to match size of target (10)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1515828490721 "|simple_vga_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 simple_vga_game.v(153) " "Verilog HDL assignment warning at simple_vga_game.v(153): truncated value with size 32 to match size of target (10)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1515828490721 "|simple_vga_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 simple_vga_game.v(193) " "Verilog HDL assignment warning at simple_vga_game.v(193): truncated value with size 32 to match size of target (10)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1515828490721 "|simple_vga_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 simple_vga_game.v(196) " "Verilog HDL assignment warning at simple_vga_game.v(196): truncated value with size 32 to match size of target (10)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1515828490721 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[0\]\[0\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[0\]\[0\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[0\]\[1\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[0\]\[1\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[0\]\[2\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[0\]\[2\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[0\]\[3\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[0\]\[3\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[0\]\[4\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[0\]\[4\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[0\]\[5\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[0\]\[5\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[0\]\[6\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[0\]\[6\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[0\]\[7\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[0\]\[7\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[0\]\[8\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[0\]\[8\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[0\]\[9\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[0\]\[9\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[1\]\[0\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[1\]\[0\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[1\]\[1\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[1\]\[1\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[1\]\[2\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[1\]\[2\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[1\]\[3\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[1\]\[3\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[1\]\[4\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[1\]\[4\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[1\]\[5\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[1\]\[5\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[1\]\[6\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[1\]\[6\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[1\]\[7\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[1\]\[7\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[1\]\[8\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[1\]\[8\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[1\]\[9\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[1\]\[9\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[2\]\[0\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[2\]\[0\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[2\]\[1\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[2\]\[1\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[2\]\[2\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[2\]\[2\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[2\]\[3\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[2\]\[3\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[2\]\[4\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[2\]\[4\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[2\]\[5\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[2\]\[5\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[2\]\[6\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[2\]\[6\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[2\]\[7\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[2\]\[7\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[2\]\[8\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[2\]\[8\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[2\]\[9\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[2\]\[9\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[3\]\[0\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[3\]\[0\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[3\]\[1\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[3\]\[1\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[3\]\[2\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[3\]\[2\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[3\]\[3\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[3\]\[3\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[3\]\[4\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[3\]\[4\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[3\]\[5\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[3\]\[5\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[3\]\[6\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[3\]\[6\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[3\]\[7\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[3\]\[7\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[3\]\[8\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[3\]\[8\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_height\[3\]\[9\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_height\[3\]\[9\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[0\]\[0\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[0\]\[0\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[0\]\[1\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[0\]\[1\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[0\]\[2\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[0\]\[2\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[0\]\[3\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[0\]\[3\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[0\]\[4\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[0\]\[4\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[0\]\[5\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[0\]\[5\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[0\]\[6\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[0\]\[6\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[0\]\[7\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[0\]\[7\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[0\]\[8\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[0\]\[8\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[0\]\[9\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[0\]\[9\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[1\]\[0\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[1\]\[0\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[1\]\[1\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[1\]\[1\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[1\]\[2\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[1\]\[2\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[1\]\[3\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[1\]\[3\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[1\]\[4\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[1\]\[4\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[1\]\[5\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[1\]\[5\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[1\]\[6\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[1\]\[6\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[1\]\[7\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[1\]\[7\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[1\]\[8\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[1\]\[8\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490768 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[1\]\[9\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[1\]\[9\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[2\]\[0\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[2\]\[0\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[2\]\[1\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[2\]\[1\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[2\]\[2\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[2\]\[2\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[2\]\[3\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[2\]\[3\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[2\]\[4\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[2\]\[4\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[2\]\[5\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[2\]\[5\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[2\]\[6\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[2\]\[6\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[2\]\[7\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[2\]\[7\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[2\]\[8\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[2\]\[8\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[2\]\[9\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[2\]\[9\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[3\]\[0\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[3\]\[0\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[3\]\[1\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[3\]\[1\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[3\]\[2\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[3\]\[2\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[3\]\[3\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[3\]\[3\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[3\]\[4\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[3\]\[4\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[3\]\[5\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[3\]\[5\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[3\]\[6\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[3\]\[6\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[3\]\[7\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[3\]\[7\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[3\]\[8\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[3\]\[8\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_blank_top\[3\]\[9\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_blank_top\[3\]\[9\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[0\]\[0\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[0\]\[0\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[0\]\[1\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[0\]\[1\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[0\]\[2\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[0\]\[2\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[0\]\[3\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[0\]\[3\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[0\]\[4\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[0\]\[4\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[0\]\[5\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[0\]\[5\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[0\]\[6\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[0\]\[6\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[0\]\[7\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[0\]\[7\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[0\]\[8\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[0\]\[8\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[0\]\[9\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[0\]\[9\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[1\]\[0\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[1\]\[0\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[1\]\[1\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[1\]\[1\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[1\]\[2\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[1\]\[2\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[1\]\[3\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[1\]\[3\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[1\]\[4\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[1\]\[4\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[1\]\[5\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[1\]\[5\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[1\]\[6\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[1\]\[6\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[1\]\[7\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[1\]\[7\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[1\]\[8\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[1\]\[8\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[1\]\[9\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[1\]\[9\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[2\]\[0\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[2\]\[0\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[2\]\[1\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[2\]\[1\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[2\]\[2\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[2\]\[2\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[2\]\[3\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[2\]\[3\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[2\]\[4\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[2\]\[4\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[2\]\[5\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[2\]\[5\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[2\]\[6\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[2\]\[6\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[2\]\[7\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[2\]\[7\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[2\]\[8\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[2\]\[8\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[2\]\[9\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[2\]\[9\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[3\]\[0\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[3\]\[0\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[3\]\[1\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[3\]\[1\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[3\]\[2\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[3\]\[2\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[3\]\[3\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[3\]\[3\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[3\]\[4\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[3\]\[4\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[3\]\[5\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[3\]\[5\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[3\]\[6\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[3\]\[6\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[3\]\[7\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[3\]\[7\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[3\]\[8\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[3\]\[8\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_width\[3\]\[9\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_width\[3\]\[9\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_left\[0\]\[0\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_left\[0\]\[0\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_left\[1\]\[0\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_left\[1\]\[0\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_left\[2\]\[0\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_left\[2\]\[0\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle_left\[3\]\[0\] simple_vga_game.v(189) " "Inferred latch for \"obstacle_left\[3\]\[0\]\" at simple_vga_game.v(189)" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515828490792 "|simple_vga_game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_display vga_display:screen " "Elaborating entity \"vga_display\" for hierarchy \"vga_display:screen\"" {  } { { "simple_vga_game.v" "screen" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515828490862 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_display.v(40) " "Verilog HDL assignment warning at vga_display.v(40): truncated value with size 32 to match size of target (10)" {  } { { "vga_display.v" "" { Text "C:/fpgaProject/simple_vga_game/vga_display.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1515828490862 "|simple_vga_game|vga_display:screen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_display.v(44) " "Verilog HDL assignment warning at vga_display.v(44): truncated value with size 32 to match size of target (10)" {  } { { "vga_display.v" "" { Text "C:/fpgaProject/simple_vga_game/vga_display.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1515828490862 "|simple_vga_game|vga_display:screen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_port_seg out_port_seg:historyScoreboard " "Elaborating entity \"out_port_seg\" for hierarchy \"out_port_seg:historyScoreboard\"" {  } { { "simple_vga_game.v" "historyScoreboard" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515828490862 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_seg.v(12) " "Verilog HDL assignment warning at out_port_seg.v(12): truncated value with size 32 to match size of target (4)" {  } { { "out_port_seg.v" "" { Text "C:/fpgaProject/simple_vga_game/out_port_seg.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1515828490862 "|simple_vga_game|out_port_seg:scoreboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_seg.v(13) " "Verilog HDL assignment warning at out_port_seg.v(13): truncated value with size 32 to match size of target (4)" {  } { { "out_port_seg.v" "" { Text "C:/fpgaProject/simple_vga_game/out_port_seg.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1515828490862 "|simple_vga_game|out_port_seg:scoreboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg out_port_seg:historyScoreboard\|sevenseg:display_1 " "Elaborating entity \"sevenseg\" for hierarchy \"out_port_seg:historyScoreboard\|sevenseg:display_1\"" {  } { { "out_port_seg.v" "display_1" { Text "C:/fpgaProject/simple_vga_game/out_port_seg.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515828490862 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:scoreboard\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:scoreboard\|Mod1\"" {  } { { "out_port_seg.v" "Mod1" { Text "C:/fpgaProject/simple_vga_game/out_port_seg.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515828491753 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:scoreboard\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:scoreboard\|Div0\"" {  } { { "out_port_seg.v" "Div0" { Text "C:/fpgaProject/simple_vga_game/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515828491753 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:scoreboard\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:scoreboard\|Mod0\"" {  } { { "out_port_seg.v" "Mod0" { Text "C:/fpgaProject/simple_vga_game/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515828491753 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:historyScoreboard\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:historyScoreboard\|Mod1\"" {  } { { "out_port_seg.v" "Mod1" { Text "C:/fpgaProject/simple_vga_game/out_port_seg.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515828491753 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:historyScoreboard\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:historyScoreboard\|Div0\"" {  } { { "out_port_seg.v" "Div0" { Text "C:/fpgaProject/simple_vga_game/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515828491753 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:historyScoreboard\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:historyScoreboard\|Mod0\"" {  } { { "out_port_seg.v" "Mod0" { Text "C:/fpgaProject/simple_vga_game/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515828491753 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1515828491753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_port_seg:scoreboard\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"out_port_seg:scoreboard\|lpm_divide:Mod1\"" {  } { { "out_port_seg.v" "" { Text "C:/fpgaProject/simple_vga_game/out_port_seg.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515828491823 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_port_seg:scoreboard\|lpm_divide:Mod1 " "Instantiated megafunction \"out_port_seg:scoreboard\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515828491823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515828491823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515828491823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515828491823 ""}  } { { "out_port_seg.v" "" { Text "C:/fpgaProject/simple_vga_game/out_port_seg.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1515828491823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "C:/fpgaProject/simple_vga_game/db/lpm_divide_l3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515828491917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515828491917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/fpgaProject/simple_vga_game/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515828491917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515828491917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/fpgaProject/simple_vga_game/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515828491987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515828491987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_port_seg:scoreboard\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"out_port_seg:scoreboard\|lpm_divide:Div0\"" {  } { { "out_port_seg.v" "" { Text "C:/fpgaProject/simple_vga_game/out_port_seg.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515828492010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_port_seg:scoreboard\|lpm_divide:Div0 " "Instantiated megafunction \"out_port_seg:scoreboard\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515828492010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515828492010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515828492010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515828492010 ""}  } { { "out_port_seg.v" "" { Text "C:/fpgaProject/simple_vga_game/out_port_seg.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1515828492010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/fpgaProject/simple_vga_game/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515828492104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515828492104 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "simple_vga_game.v" "" { Text "C:/fpgaProject/simple_vga_game/simple_vga_game.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1515828494448 "|simple_vga_game|VGA_B[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1515828494448 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1515828495878 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1515828499862 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515828499862 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2966 " "Implemented 2966 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1515828500262 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1515828500262 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2905 " "Implemented 2905 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1515828500262 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1515828500262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "559 " "Peak virtual memory: 559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1515828500332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 13 15:28:20 2018 " "Processing ended: Sat Jan 13 15:28:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1515828500332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1515828500332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1515828500332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1515828500332 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1515828503238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1515828503238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 13 15:28:22 2018 " "Processing started: Sat Jan 13 15:28:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1515828503238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1515828503238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off simple_vga_game -c simple_vga_game " "Command: quartus_fit --read_settings_files=off --write_settings_files=off simple_vga_game -c simple_vga_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1515828503238 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1515828503309 ""}
{ "Info" "0" "" "Project  = simple_vga_game" {  } {  } 0 0 "Project  = simple_vga_game" 0 0 "Fitter" 0 0 1515828503309 ""}
{ "Info" "0" "" "Revision = simple_vga_game" {  } {  } 0 0 "Revision = simple_vga_game" 0 0 "Fitter" 0 0 1515828503309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1515828503613 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "simple_vga_game 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"simple_vga_game\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1515828503660 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1515828503731 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1515828503731 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1515828504106 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1515828505067 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1515828517373 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1515828517396 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1515828517654 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_200ms~CLKENA0 109 global CLKCTRL_G3 " "clk_200ms~CLKENA0 with 109 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1515828517677 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1515828517677 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 32 global CLKCTRL_G4 " "clk~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1515828517677 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "up~inputCLKENA0 9 global CLKCTRL_G6 " "up~inputCLKENA0 with 9 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1515828517677 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1515828517677 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1515828518006 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1515828518029 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simple_vga_game.sdc " "Synopsys Design Constraints File file not found: 'simple_vga_game.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1515828519459 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1515828519459 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1515828519506 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1515828519506 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1515828519506 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1515828519576 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1515828519576 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1515828519576 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1515828519576 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1515828519576 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1515828519576 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1515828519717 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1515828519717 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1515828519717 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1515828520138 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1515828533029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1515828535398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1515828535421 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1515828544937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1515828544937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1515828547890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X22_Y35 X32_Y45 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45" {  } { { "loc" "" { Generic "C:/fpgaProject/simple_vga_game/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} { { 11 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} 22 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1515828564110 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1515828564110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:17 " "Fitter routing operations ending: elapsed time is 00:00:17" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1515828582862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1515828582885 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1515828582885 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.13 " "Total time spent on timing analysis during the Fitter is 3.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1515828589449 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1515828589683 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1515828589683 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1515828593879 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1515828593996 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1515828593996 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1515828597980 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:18 " "Fitter post-fit operations ending: elapsed time is 00:00:18" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1515828607802 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/fpgaProject/simple_vga_game/output_files/simple_vga_game.fit.smsg " "Generated suppressed messages file C:/fpgaProject/simple_vga_game/output_files/simple_vga_game.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1515828609302 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1738 " "Peak virtual memory: 1738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1515828611200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 13 15:30:11 2018 " "Processing ended: Sat Jan 13 15:30:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1515828611200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:49 " "Elapsed time: 00:01:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1515828611200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:32 " "Total CPU time (on all processors): 00:01:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1515828611200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1515828611200 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1515828614013 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1515828614013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 13 15:30:13 2018 " "Processing started: Sat Jan 13 15:30:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1515828614013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1515828614013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off simple_vga_game -c simple_vga_game " "Command: quartus_asm --read_settings_files=off --write_settings_files=off simple_vga_game -c simple_vga_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1515828614013 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1515828627819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "645 " "Peak virtual memory: 645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1515828633514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 13 15:30:33 2018 " "Processing ended: Sat Jan 13 15:30:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1515828633514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1515828633514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1515828633514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1515828633514 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1515828634569 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1515828636468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1515828636491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 13 15:30:36 2018 " "Processing started: Sat Jan 13 15:30:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1515828636491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1515828636491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta simple_vga_game -c simple_vga_game " "Command: quartus_sta simple_vga_game -c simple_vga_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1515828636491 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1515828636585 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1515828637874 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1515828637968 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1515828637968 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simple_vga_game.sdc " "Synopsys Design Constraints File file not found: 'simple_vga_game.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1515828640430 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1515828640430 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_25M clk_25M " "create_clock -period 1.000 -name clk_25M clk_25M" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1515828640430 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1515828640430 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_200ms clk_200ms " "create_clock -period 1.000 -name clk_200ms clk_200ms" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1515828640430 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name up up " "create_clock -period 1.000 -name up up" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1515828640430 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1515828640430 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1515828640453 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1515828640500 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1515828640500 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1515828640500 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1515828640688 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1515828640688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.977 " "Worst-case setup slack is -22.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828640711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828640711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.977           -1158.325 clk_200ms  " "  -22.977           -1158.325 clk_200ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828640711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.372            -437.855 clk_25M  " "   -9.372            -437.855 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828640711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.827             -88.553 clk  " "   -2.827             -88.553 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828640711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.845              -5.584 up  " "   -0.845              -5.584 up " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828640711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1515828640711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.490 " "Worst-case hold slack is -3.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828640711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828640711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.490            -264.701 clk_200ms  " "   -3.490            -264.701 clk_200ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828640711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.649             -11.149 up  " "   -1.649             -11.149 up " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828640711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.463              -2.593 clk  " "   -1.463              -2.593 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828640711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.534               0.000 clk_25M  " "    0.534               0.000 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828640711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1515828640711 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1515828640735 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1515828640735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.582 " "Worst-case minimum pulse width slack is -0.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828640735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828640735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.582             -18.267 clk  " "   -0.582             -18.267 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828640735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -61.470 clk_200ms  " "   -0.394             -61.470 clk_200ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828640735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -46.643 clk_25M  " "   -0.394             -46.643 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828640735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.577 up  " "   -0.394              -4.577 up " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828640735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1515828640735 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1515828640852 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1515828640969 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1515828640969 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1515828645844 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1515828646219 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1515828646266 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1515828646266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.715 " "Worst-case setup slack is -22.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828646266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828646266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.715           -1165.896 clk_200ms  " "  -22.715           -1165.896 clk_200ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828646266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.484            -439.805 clk_25M  " "   -9.484            -439.805 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828646266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.120             -89.007 clk  " "   -3.120             -89.007 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828646266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.951              -6.323 up  " "   -0.951              -6.323 up " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828646266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1515828646266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.459 " "Worst-case hold slack is -3.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828646289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828646289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.459            -275.057 clk_200ms  " "   -3.459            -275.057 clk_200ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828646289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.752             -11.751 up  " "   -1.752             -11.751 up " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828646289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.447              -2.245 clk  " "   -1.447              -2.245 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828646289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.536               0.000 clk_25M  " "    0.536               0.000 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828646289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1515828646289 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1515828646289 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1515828646313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.604 " "Worst-case minimum pulse width slack is -0.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828646313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828646313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.604             -20.236 clk  " "   -0.604             -20.236 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828646313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -63.794 clk_200ms  " "   -0.394             -63.794 clk_200ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828646313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -46.421 clk_25M  " "   -0.394             -46.421 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828646313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.934 up  " "   -0.394              -4.934 up " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828646313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1515828646313 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1515828646406 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1515828646664 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1515828646664 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1515828651330 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1515828651705 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1515828651705 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1515828651705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.270 " "Worst-case setup slack is -13.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828651728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828651728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.270            -639.477 clk_200ms  " "  -13.270            -639.477 clk_200ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828651728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.059            -225.004 clk_25M  " "   -5.059            -225.004 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828651728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.446             -40.043 clk  " "   -1.446             -40.043 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828651728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.054               0.000 up  " "    0.054               0.000 up " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828651728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1515828651728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.048 " "Worst-case hold slack is -2.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828651728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828651728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.048            -151.721 clk_200ms  " "   -2.048            -151.721 clk_200ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828651728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.006              -7.098 up  " "   -1.006              -7.098 up " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828651728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.824              -1.204 clk  " "   -0.824              -1.204 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828651728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 clk_25M  " "    0.195               0.000 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828651728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1515828651728 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1515828651752 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1515828651752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.542 " "Worst-case minimum pulse width slack is -0.542" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828651752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828651752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.542              -4.054 clk  " "   -0.542              -4.054 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828651752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.079              -0.707 up  " "   -0.079              -0.707 up " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828651752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.002              -0.004 clk_25M  " "   -0.002              -0.004 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828651752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 clk_200ms  " "    0.132               0.000 clk_200ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828651752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1515828651752 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1515828651845 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1515828652900 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1515828652900 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1515828652900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.183 " "Worst-case setup slack is -12.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828652924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828652924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.183            -590.223 clk_200ms  " "  -12.183            -590.223 clk_200ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828652924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.802            -213.004 clk_25M  " "   -4.802            -213.004 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828652924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.429             -35.571 clk  " "   -1.429             -35.571 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828652924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.075               0.000 up  " "    0.075               0.000 up " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828652924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1515828652924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.044 " "Worst-case hold slack is -2.044" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828652924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828652924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.044            -159.034 clk_200ms  " "   -2.044            -159.034 clk_200ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828652924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.054              -7.484 up  " "   -1.054              -7.484 up " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828652924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.880              -1.159 clk  " "   -0.880              -1.159 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828652924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 clk_25M  " "    0.189               0.000 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828652924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1515828652924 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1515828652947 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1515828652947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.548 " "Worst-case minimum pulse width slack is -0.548" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828652947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828652947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.548              -4.073 clk  " "   -0.548              -4.073 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828652947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082              -0.734 up  " "   -0.082              -0.734 up " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828652947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027               0.000 clk_25M  " "    0.027               0.000 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828652947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 clk_200ms  " "    0.138               0.000 clk_200ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515828652947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1515828652947 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1515828655762 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1515828655762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "836 " "Peak virtual memory: 836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1515828656044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 13 15:30:56 2018 " "Processing ended: Sat Jan 13 15:30:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1515828656044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1515828656044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1515828656044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1515828656044 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1515828658856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1515828658856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 13 15:30:58 2018 " "Processing started: Sat Jan 13 15:30:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1515828658856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1515828658856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off simple_vga_game -c simple_vga_game " "Command: quartus_eda --read_settings_files=off --write_settings_files=off simple_vga_game -c simple_vga_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1515828658856 ""}
{ "Warning" "WQNETO_POST_COMPILATION_VHDL_SIMULATION_NOT_SUPPORTED" "Cyclone V " "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the Cyclone V devices." {  } {  } 0 11101 "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the %1!s! devices." 0 0 "Quartus II" 0 -1 1515828660591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "509 " "Peak virtual memory: 509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1515828660801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 13 15:31:00 2018 " "Processing ended: Sat Jan 13 15:31:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1515828660801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1515828660801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1515828660801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1515828660801 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus II Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1515828661809 ""}
