// Seed: 625182716
module module_0 #(
    parameter id_9 = 32'd68
) (
    output supply1 id_0,
    input tri1 id_1,
    output wor id_2,
    output tri1 id_3,
    output tri1 id_4,
    input wand id_5,
    input tri id_6
);
  wire id_8;
  logic _id_9;
  wire [1 : id_9  -  1] id_10;
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    output tri0 id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply1 id_5,
    output uwire id_6,
    input tri0 id_7,
    output uwire id_8,
    output wand id_9,
    input supply0 id_10,
    inout tri1 id_11,
    input wor id_12,
    output tri1 id_13
);
  logic id_15;
  wire  id_16 = id_1;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_2,
      id_8,
      id_13,
      id_3,
      id_11
  );
  assign modCall_1.id_2 = 0;
endmodule
