#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Sep 20 15:06:48 2024
# Process ID: 11992
# Current directory: C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/full_adder
# Command line: vivado.exe -mode batch -source .\synth.tcl
# Log file: C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/full_adder/vivado.log
# Journal file: C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/full_adder\vivado.jou
# Running On: DESKTOP-E28LBAG, OS: Windows, CPU Frequency: 1190 MHz, CPU Physical cores: 4, Host memory: 8260 MB
#-----------------------------------------------------------
source {.\synth.tcl}
# set outputDir out/ 
# file mkdir $outputDir
# read_verilog -sv [ glob full_adder.sv]
read_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 463.680 ; gain = 182.980
# read_xdc full_adder.xdc
# synth_design -top full_adder -part xc7a35tcpg236-1
Command: synth_design -top full_adder -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2580
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1299.848 ; gain = 438.371
---------------------------------------------------------------------------------
ERROR: [Synth 8-2716] syntax error near 'endmodule' [C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/full_adder/full_adder.sv:21]
ERROR: [Synth 8-10307] SystemVerilog keyword 'endmodule' used in incorrect context [C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/full_adder/full_adder.sv:21]
INFO: [Synth 8-9084] Verilog file 'C:/Users/perdo/Documents/Prosjekt Orbit/Prosjekt-Orbit/full_adder/full_adder.sv' ignored due to errors
ERROR: [Synth 8-439] module 'full_adder' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1406.574 ; gain = 545.098
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Sep 20 15:07:15 2024...
