{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/189-US8,264,270(active).pdf"}, "page_content": "BRIEF DESCRIPTION OF THE DRAWINGS\n\nThe foregoing and further features of the present invention will be apparent from the following description of preferred. embodiments which are provided by way of example only in connection with the accompanying figures, of which:\n\nFIG. 1 is a schematic representation of a prior art high- frequency model for a capacitor.\n\nFIG. 2 is a graphical depiction of the magnitude of the impedance against operating frequency of the prior art capacitor of FIG. 1;\n\nFIG. 3 is a circuit diagram showing a buck converter with prior art capacitors as the input and output capacitors;\n\nFIG. 41s a graphical depiction of the effects of the parasitic elements on the output voltage of the buck converter when the load is suddenly reduced;\n\nFIG. 5 is a circuit diagram showing how the ESL is can- celed with coupled magnetic windings;\n\nFIG. 6 is a circuit diagram showing how the parasitic components can be canceled with added voltage sources;\n\nFIG. 7 is a circuit diagram showing a preferred embodi- ment for generating a compensating voltage for series para- inductance;\n\nFIG. 8 is a circuit diagram showing a preferred embodi- ment for generating a compensating voltage for series para- resistance;\n\nFIG. 9 is a circuit diagram showing a preferred embodi- ment for generating a combined compensating voltage for series parasitic inductance and resistance;\n\nFIG. 10 is a circuit diagram showing a practical implemen- tation of the preferred embodiment;\n\nFIG. 11 is a circuit diagram showing the embodiment FIG. 9 with an isolated input using a voltage transformer,\n\nFIG. 12 is a circuit diagram showing the embodiment of FIG. 9 with an isolated sensing input using a current trans- former;\n\na\n\nsitic\n\nsitic\n\nof\n\n20\n\n30\n\n40\n\n45\n\n50\n\n60\n\nof\n\nFIG.\n\nfre-\n\ntion;\n\nThe present invention provides a method and system for reducing a parasitic effect in an electronic circuit or system.", "type": "Document"}}