// Seed: 4051956501
module module_0 (
    output tri0 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input supply1 id_4
);
  always @(posedge "") begin : LABEL_0
    $clog2(77);
    ;
  end
endmodule
module module_1 #(
    parameter id_2 = 32'd94
) (
    input  uwire id_0,
    input  tri   id_1,
    input  uwire _id_2,
    input  wor   id_3,
    input  uwire id_4,
    input  wor   id_5,
    output tri   id_6
);
  logic id_8, id_9;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_5,
      id_0,
      id_4
  );
  assign modCall_1.id_2 = 0;
  wire id_10;
  logic [-1 : id_2] id_11;
  ;
endmodule
