[{"DBLP title": "CoNFV: A Heterogeneous Platform for Scalable Network Function Virtualization.", "DBLP authors": ["Xuzhi Zhang", "Xiaozhe Shao", "George Provelengios", "Naveen Kumar Dumpala", "Lixin Gao", "Russell Tessier"], "year": 2020, "MAG papers": [{"PaperId": 3060398970, "PaperTitle": "confv a heterogeneous platform for scalable network function virtualization", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of massachusetts amherst": 6.0}}], "source": "ES"}, {"DBLP title": "An OpenGL Compliant Hardware Implementation of a Graphic Processing Unit Using Field Programmable Gate Array-System on Chip Technology.", "DBLP authors": ["Alexander E. Beasley", "Christopher T. Clarke", "Robert J. Watson"], "year": 2020, "MAG papers": [{"PaperId": 3082314516, "PaperTitle": "an opengl compliant hardware implementation of a graphic processing unit using field programmable gate array system on chip technology", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of bath": 3.0}}], "source": "ES"}, {"DBLP title": "PipeArch: Generic and Context-Switch Capable Data Processing on FPGAs.", "DBLP authors": ["Kaan Kara", "Gustavo Alonso"], "year": 2020, "MAG papers": [{"PaperId": 3097469347, "PaperTitle": "pipearch generic and context switch capable data processing on fpgas", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"eth zurich": 2.0}}], "source": "ES"}, {"DBLP title": "Parallel Unary Computing Based on Function Derivatives.", "DBLP authors": ["Soheil Mohajer", "Zhiheng Wang", "Kia Bazargan", "Yuyang Li"], "year": 2020, "MAG papers": [{"PaperId": 3097425375, "PaperTitle": "parallel unary computing based on function derivatives", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of minnesota": 4.0}}], "source": "ES"}, {"DBLP title": "Large-scale Cellular Automata on FPGAs: A New Generic Architecture and a Framework.", "DBLP authors": ["Nikolaos Kyparissas", "Apostolos Dollas"], "year": 2020, "MAG papers": [{"PaperId": 3113031744, "PaperTitle": "large scale cellular automata on fpgas a new generic architecture and a framework", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"technical university of crete": 2.0}}], "source": "ES"}, {"DBLP title": "DSL-Based Hardware Generation with Scala: Example Fast Fourier Transforms and Sorting Networks.", "DBLP authors": ["Fran\u00e7ois Serre", "Markus P\u00fcschel"], "year": 2020, "MAG papers": [], "source": null}, {"DBLP title": "RAiSD-X: A Fast and Accurate FPGA System for the Detection of Positive Selection in Thousands of Genomes.", "DBLP authors": ["Nikolaos Alachiotis", "Charalampos Vatsolakis", "Grigorios Chrysos", "Dionisios N. Pnevmatikatos"], "year": 2020, "MAG papers": [], "source": null}, {"DBLP title": "Feel Free to Interrupt: Safe Task Stopping to Enable FPGA Checkpointing and Context Switching.", "DBLP authors": ["Sameh Attia", "Vaughn Betz"], "year": 2020, "MAG papers": [{"PaperId": 3013676662, "PaperTitle": "feel free to interrupt safe task stopping to enable fpga checkpointing and context switching", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "Fast Turnaround HLS Debugging Using Dependency Analysis and Debug Overlays.", "DBLP authors": ["Al-Shahna Jamal", "Eli Cahill", "Jeffrey Goeders", "Steven J. E. Wilton"], "year": 2020, "MAG papers": [{"PaperId": 2999408974, "PaperTitle": "fast turnaround hls debugging using dependency analysis and debug overlays", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of british columbia": 2.0, "brigham young university": 2.0}}], "source": "ES"}, {"DBLP title": "In-Circuit Debugging with Dynamic Reconfiguration of FPGA Interconnects.", "DBLP authors": ["Alexandra Kourfali", "Dirk Stroobandt"], "year": 2020, "MAG papers": [{"PaperId": 3009122457, "PaperTitle": "in circuit debugging with dynamic reconfiguration of fpga interconnects", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ghent university": 2.0}}], "source": "ES"}, {"DBLP title": "HopliteBuf: Network Calculus-Based Design of FPGA NoCs with Provably Stall-Free FIFOs.", "DBLP authors": ["Tushar Garg", "Saud Wasly", "Rodolfo Pellizzoni", "Nachiket Kapre"], "year": 2020, "MAG papers": [{"PaperId": 3015099477, "PaperTitle": "hoplitebuf network calculus based design of fpga nocs with provably stall free fifos", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of waterloo": 4.0}}], "source": "ES"}, {"DBLP title": "Kernel Normalised Least Mean Squares with Delayed Model Adaptation.", "DBLP authors": ["Nicholas J. Fraser", "Philip H. W. Leong"], "year": 2020, "MAG papers": [{"PaperId": 3014091620, "PaperTitle": "kernel normalised least mean squares with delayed model adaptation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of sydney": 2.0}}], "source": "ES"}, {"DBLP title": "Substream-Centric Maximum Matchings on FPGA.", "DBLP authors": ["Maciej Besta", "Marc Fischer", "Tal Ben-Nun", "Dimitri Stanojevic", "Johannes de Fine Licht", "Torsten Hoefler"], "year": 2020, "MAG papers": [{"PaperId": 3021319949, "PaperTitle": "substream centric maximum matchings on fpga", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"eth zurich": 6.0}}, {"PaperId": 3094824923, "PaperTitle": "substream centric maximum matchings on fpga", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"eth zurich": 6.0}}], "source": "ES"}, {"DBLP title": "VTR 8: High-performance CAD and Customizable FPGA Architecture Modelling.", "DBLP authors": ["Kevin E. Murray", "Oleg Petelin", "Sheng Zhong", "Jia Min Wang", "Mohamed Eldafrawy", "Jean-Philippe Legault", "Eugene Sha", "Aaron Graham", "Jean Wu", "Matthew J. P. Walker", "Hanqing Zeng", "Panagiotis Patros", "Jason Luu", "Kenneth B. Kent", "Vaughn Betz"], "year": 2020, "MAG papers": [{"PaperId": 3033033241, "PaperTitle": "vtr 8 high performance cad and customizable fpga architecture modelling", "Year": 2020, "CitationCount": 43, "EstimatedCitation": 51, "Affiliations": {"university of toronto": 10.0, "university of new brunswick": 4.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Model-based Design of Hardware SC Polar Decoders for FPGAs.", "DBLP authors": ["Yann Delomier", "Bertrand Le Gal", "J\u00e9r\u00e9mie Crenne", "Christophe J\u00e9go"], "year": 2020, "MAG papers": [{"PaperId": 3026871068, "PaperTitle": "model based design of hardware sc polar decoders for fpgas", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"centre national de la recherche scientifique": 4.0}}], "source": "ES"}, {"DBLP title": "Processing Grid-format Real-world Graphs on DRAM-based FPGA Accelerators with Application-specific Caching Mechanisms.", "DBLP authors": ["Zhiyuan Shao", "Chenhao Liu", "Ruoshi Li", "Xiaofei Liao", "Hai Jin"], "year": 2020, "MAG papers": [{"PaperId": 3034163943, "PaperTitle": "processing grid format real world graphs on dram based fpga accelerators with application specific caching mechanisms", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"huazhong university of science and technology": 5.0}}], "source": "ES"}, {"DBLP title": "FPGA Logic Block Architectures for Efficient Deep Learning Inference.", "DBLP authors": ["Mohamed Eldafrawy", "Andrew Boutros", "Sadegh Yazdanshenas", "Vaughn Betz"], "year": 2020, "MAG papers": [{"PaperId": 3033506121, "PaperTitle": "fpga logic block architectures for efficient deep learning inference", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of toronto": 4.0}}], "source": "ES"}, {"DBLP title": "Optimizing OpenCL-Based CNN Design on FPGA with Comprehensive Design Space Exploration and Collaborative Performance Modeling.", "DBLP authors": ["Jiandong Mu", "Wei Zhang", "Hao Liang", "Sharad Sinha"], "year": 2020, "MAG papers": [{"PaperId": 3037897376, "PaperTitle": "optimizing opencl based cnn design on fpga with comprehensive design space exploration and collaborative performance modeling", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"hong kong university of science and technology": 2.0, "indian institutes of technology": 1.0, "alibaba group": 1.0}}], "source": "ES"}, {"DBLP title": "Reconfigurable Framework for Environmentally Adaptive Resilience in Hybrid Space Systems.", "DBLP authors": ["Sebastian Sabogal", "Alan D. George", "Christopher M. Wilson"], "year": 2020, "MAG papers": [{"PaperId": 3041051302, "PaperTitle": "reconfigurable framework for environmentally adaptive resilience in hybrid space systems", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of pittsburgh": 2.0, "goddard space flight center": 1.0}}], "source": "ES"}, {"DBLP title": "FPGADefender: Malicious Self-oscillator Scanning for Xilinx UltraScale + FPGAs.", "DBLP authors": ["Tuan Minh La", "Kaspar Matas", "Nikola Grunchevski", "Khoa Dang Pham", "Dirk Koch"], "year": 2020, "MAG papers": [{"PaperId": 3036146501, "PaperTitle": "fpgadefender malicious self oscillator scanning for xilinx ultrascale fpgas", "Year": 2020, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of manchester": 5.0}}], "source": "ES"}, {"DBLP title": "Partitioning and Scheduling with Module Merging on Dynamic Partial Reconfigurable FPGAs.", "DBLP authors": ["Qi Tang", "Zhe Wang", "Biao Guo", "Li-Hua Zhu", "Ji-Bo Wei"], "year": 2020, "MAG papers": [{"PaperId": 3080137974, "PaperTitle": "partitioning and scheduling with module merging on dynamic partial reconfigurable fpgas", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national university of defense technology": 5.0}}], "source": "ES"}, {"DBLP title": "Accelerating FPGA Routing Through Algorithmic Enhancements and Connection-aware Parallelization.", "DBLP authors": ["Yun Zhou", "Dries Vercruyce", "Dirk Stroobandt"], "year": 2020, "MAG papers": [{"PaperId": 3080438181, "PaperTitle": "accelerating fpga routing through algorithmic enhancements and connection aware parallelization", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ghent university": 3.0}}], "source": "ES"}, {"DBLP title": "MEG: A RISCV-based System Emulation Infrastructure for Near-data Processing Using FPGAs and High-bandwidth Memory.", "DBLP authors": ["Jialiang Zhang", "Yue Zha", "Nicholas Beckwith", "Bangya Liu", "Jing Li"], "year": 2020, "MAG papers": [{"PaperId": 3091524708, "PaperTitle": "meg a riscv based system emulation infrastructure for near data processing using fpgas and high bandwidth memory", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of pennsylvania": 4.0, "university of wisconsin madison": 1.0}}], "source": "ES"}, {"DBLP title": "FOS: A Modular FPGA Operating System for Dynamic Workloads.", "DBLP authors": ["Anuj Vaishnav", "Khoa Dang Pham", "Joseph Powell", "Dirk Koch"], "year": 2020, "MAG papers": [{"PaperId": 3003179480, "PaperTitle": "fos a modular fpga operating system for dynamic workloads", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of manchester": 4.0}}, {"PaperId": 3085331912, "PaperTitle": "fos a modular fpga operating system for dynamic workloads", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of manchester": 4.0}}], "source": "ES"}, {"DBLP title": "UNILOGIC: A Novel Architecture for Highly Parallel Reconfigurable Systems.", "DBLP authors": ["Aggelos D. Ioannou", "Konstantinos Georgopoulos", "Pavlos Malakonakis", "Dionisios N. Pnevmatikatos", "Vassilis D. Papaefstathiou", "Ioannis Papaefstathiou", "Iakovos Mavroidis"], "year": 2020, "MAG papers": [{"PaperId": 3084890676, "PaperTitle": "unilogic a novel architecture for highly parallel reconfigurable systems", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"aristotle university of thessaloniki": 1.0, "chalmers university of technology": 1.0, "technical university of crete": 1.0, "national technical university of athens": 1.0}}], "source": "ES"}]