{
  "Features": {
    "Bitness": 32,
    "EnabledHostFeatures": [],
    "DisabledHostFeatures": [
      "SVE128",
      "SVE256"
    ]
  },
  "Instructions": {
    "push fs": {
      "ExpectedInstructionCount": 5,
      "Comment": "0x0f 0xa0",
      "ExpectedArm64ASM": [
        "mov w20, w8",
        "ldrh w21, [x28, #146]",
        "mov w22, w20",
        "str w21, [x22, #-4]!",
        "mov w8, w22"
      ]
    },
    "pop fs": {
      "ExpectedInstructionCount": 9,
      "Comment": "0x0f 0xa1",
      "ExpectedArm64ASM": [
        "mov w20, w8",
        "ldr w21, [x20]",
        "add x22, x20, #0x4 (4)",
        "mov w8, w22",
        "strh w21, [x28, #146]",
        "ubfx w20, w21, #3, #13",
        "add x0, x28, x20, lsl #2",
        "ldr w21, [x0, #896]",
        "str w21, [x28, #176]"
      ]
    },
    "push gs": {
      "ExpectedInstructionCount": 5,
      "Comment": "0x0f 0xa8",
      "ExpectedArm64ASM": [
        "mov w20, w8",
        "ldrh w21, [x28, #144]",
        "mov w22, w20",
        "str w21, [x22, #-4]!",
        "mov w8, w22"
      ]
    },
    "pop gs": {
      "ExpectedInstructionCount": 9,
      "Comment": "0x0f 0xa9",
      "ExpectedArm64ASM": [
        "mov w20, w8",
        "ldr w21, [x20]",
        "add x22, x20, #0x4 (4)",
        "mov w8, w22",
        "strh w21, [x28, #144]",
        "ubfx w20, w21, #3, #13",
        "add x0, x28, x20, lsl #2",
        "ldr w21, [x0, #896]",
        "str w21, [x28, #168]"
      ]
    }
  }
}
