Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Dec 22 17:44:22 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.152        0.000                      0                 2291        0.106        0.000                      0                 2291        3.750        0.000                       0                   907  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.152        0.000                      0                 2291        0.106        0.000                      0                 2291        3.750        0.000                       0                   907  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 U_I2C_Master/U_APB_Intf_i2c/STATUS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_I2C_Master/U_MASTER_ip/state_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.557ns  (logic 3.137ns (36.659%)  route 5.420ns (63.341%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         1.638     5.159    U_I2C_Master/U_APB_Intf_i2c/clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  U_I2C_Master/U_APB_Intf_i2c/STATUS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  U_I2C_Master/U_APB_Intf_i2c/STATUS_reg[3]/Q
                         net (fo=4, routed)           0.602     6.279    U_I2C_Master/U_MASTER_ip/counter_reg_reg[0]_1[3]
    SLICE_X3Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.403 r  U_I2C_Master/U_MASTER_ip/manual_clk1_carry_i_13/O
                         net (fo=1, routed)           0.000     6.403    U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_10[0]
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.043 r  U_I2C_Master/U_APB_Intf_i2c/manual_clk1_carry_i_10/O[3]
                         net (fo=4, routed)           0.896     7.940    U_I2C_Master/U_APB_Intf_i2c/half_freq0[4]
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.306     8.246 r  U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_9/O
                         net (fo=4, routed)           0.535     8.780    U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_9_n_0
    SLICE_X3Y3           LUT3 (Prop_lut3_I0_O)        0.124     8.904 r  U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_11/O
                         net (fo=1, routed)           0.351     9.256    U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_11_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I2_O)        0.124     9.380 r  U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_6/O
                         net (fo=1, routed)           0.600     9.979    U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_6_n_0
    SLICE_X1Y4           LUT3 (Prop_lut3_I0_O)        0.124    10.103 r  U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_2/O
                         net (fo=1, routed)           0.000    10.103    U_I2C_Master/U_MASTER_ip/state_next1_carry__0_0[1]
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.501 r  U_I2C_Master/U_MASTER_ip/state_next1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.501    U_I2C_Master/U_MASTER_ip/state_next1_carry_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.615 r  U_I2C_Master/U_MASTER_ip/state_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.615    U_I2C_Master/U_MASTER_ip/state_next1_carry__0_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.843 r  U_I2C_Master/U_MASTER_ip/state_next1_carry__1/CO[2]
                         net (fo=9, routed)           1.376    12.219    U_I2C_Master/U_MASTER_ip/CO[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.313    12.532 r  U_I2C_Master/U_MASTER_ip/state_reg[3]_i_3/O
                         net (fo=1, routed)           0.480    13.011    U_I2C_Master/U_MASTER_ip/state_next0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  U_I2C_Master/U_MASTER_ip/state_reg[3]_i_1/O
                         net (fo=4, routed)           0.581    13.716    U_I2C_Master/U_MASTER_ip/state_reg[3]_i_1_n_0
    SLICE_X1Y29          FDCE                                         r  U_I2C_Master/U_MASTER_ip/state_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         1.508    14.849    U_I2C_Master/U_MASTER_ip/clk_IBUF_BUFG
    SLICE_X1Y29          FDCE                                         r  U_I2C_Master/U_MASTER_ip/state_reg_reg[1]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X1Y29          FDCE (Setup_fdce_C_CE)      -0.205    14.869    U_I2C_Master/U_MASTER_ip/state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -13.716    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 U_I2C_Master/U_APB_Intf_i2c/STATUS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_I2C_Master/U_MASTER_ip/state_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.557ns  (logic 3.137ns (36.659%)  route 5.420ns (63.341%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         1.638     5.159    U_I2C_Master/U_APB_Intf_i2c/clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  U_I2C_Master/U_APB_Intf_i2c/STATUS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  U_I2C_Master/U_APB_Intf_i2c/STATUS_reg[3]/Q
                         net (fo=4, routed)           0.602     6.279    U_I2C_Master/U_MASTER_ip/counter_reg_reg[0]_1[3]
    SLICE_X3Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.403 r  U_I2C_Master/U_MASTER_ip/manual_clk1_carry_i_13/O
                         net (fo=1, routed)           0.000     6.403    U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_10[0]
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.043 r  U_I2C_Master/U_APB_Intf_i2c/manual_clk1_carry_i_10/O[3]
                         net (fo=4, routed)           0.896     7.940    U_I2C_Master/U_APB_Intf_i2c/half_freq0[4]
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.306     8.246 r  U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_9/O
                         net (fo=4, routed)           0.535     8.780    U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_9_n_0
    SLICE_X3Y3           LUT3 (Prop_lut3_I0_O)        0.124     8.904 r  U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_11/O
                         net (fo=1, routed)           0.351     9.256    U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_11_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I2_O)        0.124     9.380 r  U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_6/O
                         net (fo=1, routed)           0.600     9.979    U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_6_n_0
    SLICE_X1Y4           LUT3 (Prop_lut3_I0_O)        0.124    10.103 r  U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_2/O
                         net (fo=1, routed)           0.000    10.103    U_I2C_Master/U_MASTER_ip/state_next1_carry__0_0[1]
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.501 r  U_I2C_Master/U_MASTER_ip/state_next1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.501    U_I2C_Master/U_MASTER_ip/state_next1_carry_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.615 r  U_I2C_Master/U_MASTER_ip/state_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.615    U_I2C_Master/U_MASTER_ip/state_next1_carry__0_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.843 r  U_I2C_Master/U_MASTER_ip/state_next1_carry__1/CO[2]
                         net (fo=9, routed)           1.376    12.219    U_I2C_Master/U_MASTER_ip/CO[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.313    12.532 r  U_I2C_Master/U_MASTER_ip/state_reg[3]_i_3/O
                         net (fo=1, routed)           0.480    13.011    U_I2C_Master/U_MASTER_ip/state_next0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  U_I2C_Master/U_MASTER_ip/state_reg[3]_i_1/O
                         net (fo=4, routed)           0.581    13.716    U_I2C_Master/U_MASTER_ip/state_reg[3]_i_1_n_0
    SLICE_X1Y29          FDCE                                         r  U_I2C_Master/U_MASTER_ip/state_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         1.508    14.849    U_I2C_Master/U_MASTER_ip/clk_IBUF_BUFG
    SLICE_X1Y29          FDCE                                         r  U_I2C_Master/U_MASTER_ip/state_reg_reg[3]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X1Y29          FDCE (Setup_fdce_C_CE)      -0.205    14.869    U_I2C_Master/U_MASTER_ip/state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -13.716    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 U_I2C_Master/U_APB_Intf_i2c/STATUS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_I2C_Master/U_MASTER_ip/state_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 3.137ns (37.086%)  route 5.322ns (62.914%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         1.638     5.159    U_I2C_Master/U_APB_Intf_i2c/clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  U_I2C_Master/U_APB_Intf_i2c/STATUS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  U_I2C_Master/U_APB_Intf_i2c/STATUS_reg[3]/Q
                         net (fo=4, routed)           0.602     6.279    U_I2C_Master/U_MASTER_ip/counter_reg_reg[0]_1[3]
    SLICE_X3Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.403 r  U_I2C_Master/U_MASTER_ip/manual_clk1_carry_i_13/O
                         net (fo=1, routed)           0.000     6.403    U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_10[0]
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.043 r  U_I2C_Master/U_APB_Intf_i2c/manual_clk1_carry_i_10/O[3]
                         net (fo=4, routed)           0.896     7.940    U_I2C_Master/U_APB_Intf_i2c/half_freq0[4]
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.306     8.246 r  U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_9/O
                         net (fo=4, routed)           0.535     8.780    U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_9_n_0
    SLICE_X3Y3           LUT3 (Prop_lut3_I0_O)        0.124     8.904 r  U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_11/O
                         net (fo=1, routed)           0.351     9.256    U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_11_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I2_O)        0.124     9.380 r  U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_6/O
                         net (fo=1, routed)           0.600     9.979    U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_6_n_0
    SLICE_X1Y4           LUT3 (Prop_lut3_I0_O)        0.124    10.103 r  U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_2/O
                         net (fo=1, routed)           0.000    10.103    U_I2C_Master/U_MASTER_ip/state_next1_carry__0_0[1]
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.501 r  U_I2C_Master/U_MASTER_ip/state_next1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.501    U_I2C_Master/U_MASTER_ip/state_next1_carry_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.615 r  U_I2C_Master/U_MASTER_ip/state_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.615    U_I2C_Master/U_MASTER_ip/state_next1_carry__0_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.843 r  U_I2C_Master/U_MASTER_ip/state_next1_carry__1/CO[2]
                         net (fo=9, routed)           1.376    12.219    U_I2C_Master/U_MASTER_ip/CO[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.313    12.532 r  U_I2C_Master/U_MASTER_ip/state_reg[3]_i_3/O
                         net (fo=1, routed)           0.480    13.011    U_I2C_Master/U_MASTER_ip/state_next0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  U_I2C_Master/U_MASTER_ip/state_reg[3]_i_1/O
                         net (fo=4, routed)           0.482    13.618    U_I2C_Master/U_MASTER_ip/state_reg[3]_i_1_n_0
    SLICE_X1Y28          FDCE                                         r  U_I2C_Master/U_MASTER_ip/state_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         1.507    14.848    U_I2C_Master/U_MASTER_ip/clk_IBUF_BUFG
    SLICE_X1Y28          FDCE                                         r  U_I2C_Master/U_MASTER_ip/state_reg_reg[0]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X1Y28          FDCE (Setup_fdce_C_CE)      -0.205    14.868    U_I2C_Master/U_MASTER_ip/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -13.618    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 U_I2C_Master/U_APB_Intf_i2c/STATUS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_I2C_Master/U_MASTER_ip/state_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 3.137ns (37.086%)  route 5.322ns (62.914%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         1.638     5.159    U_I2C_Master/U_APB_Intf_i2c/clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  U_I2C_Master/U_APB_Intf_i2c/STATUS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  U_I2C_Master/U_APB_Intf_i2c/STATUS_reg[3]/Q
                         net (fo=4, routed)           0.602     6.279    U_I2C_Master/U_MASTER_ip/counter_reg_reg[0]_1[3]
    SLICE_X3Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.403 r  U_I2C_Master/U_MASTER_ip/manual_clk1_carry_i_13/O
                         net (fo=1, routed)           0.000     6.403    U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_10[0]
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.043 r  U_I2C_Master/U_APB_Intf_i2c/manual_clk1_carry_i_10/O[3]
                         net (fo=4, routed)           0.896     7.940    U_I2C_Master/U_APB_Intf_i2c/half_freq0[4]
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.306     8.246 r  U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_9/O
                         net (fo=4, routed)           0.535     8.780    U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_9_n_0
    SLICE_X3Y3           LUT3 (Prop_lut3_I0_O)        0.124     8.904 r  U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_11/O
                         net (fo=1, routed)           0.351     9.256    U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_11_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I2_O)        0.124     9.380 r  U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_6/O
                         net (fo=1, routed)           0.600     9.979    U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_6_n_0
    SLICE_X1Y4           LUT3 (Prop_lut3_I0_O)        0.124    10.103 r  U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_2/O
                         net (fo=1, routed)           0.000    10.103    U_I2C_Master/U_MASTER_ip/state_next1_carry__0_0[1]
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.501 r  U_I2C_Master/U_MASTER_ip/state_next1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.501    U_I2C_Master/U_MASTER_ip/state_next1_carry_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.615 r  U_I2C_Master/U_MASTER_ip/state_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.615    U_I2C_Master/U_MASTER_ip/state_next1_carry__0_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.843 r  U_I2C_Master/U_MASTER_ip/state_next1_carry__1/CO[2]
                         net (fo=9, routed)           1.376    12.219    U_I2C_Master/U_MASTER_ip/CO[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.313    12.532 r  U_I2C_Master/U_MASTER_ip/state_reg[3]_i_3/O
                         net (fo=1, routed)           0.480    13.011    U_I2C_Master/U_MASTER_ip/state_next0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  U_I2C_Master/U_MASTER_ip/state_reg[3]_i_1/O
                         net (fo=4, routed)           0.482    13.618    U_I2C_Master/U_MASTER_ip/state_reg[3]_i_1_n_0
    SLICE_X1Y28          FDCE                                         r  U_I2C_Master/U_MASTER_ip/state_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         1.507    14.848    U_I2C_Master/U_MASTER_ip/clk_IBUF_BUFG
    SLICE_X1Y28          FDCE                                         r  U_I2C_Master/U_MASTER_ip/state_reg_reg[2]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X1Y28          FDCE (Setup_fdce_C_CE)      -0.205    14.868    U_I2C_Master/U_MASTER_ip/state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -13.618    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.228ns  (logic 1.623ns (19.725%)  route 6.605ns (80.275%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         1.567     5.088    U_RV32I_CORE/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X10Y9          FDCE                                         r  U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDCE (Prop_fdce_C_Q)         0.478     5.566 r  U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=65, routed)          1.601     7.167    U_RV32I_CORE/U_ControlUnit/state[2]
    SLICE_X2Y22          LUT3 (Prop_lut3_I1_O)        0.295     7.462 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_14/O
                         net (fo=5, routed)           0.812     8.274    U_RV32I_CORE/U_DataPath/U_PC/q[31]_i_7__0
    SLICE_X0Y22          LUT5 (Prop_lut5_I4_O)        0.152     8.426 r  U_RV32I_CORE/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_11/O
                         net (fo=18, routed)          0.683     9.109    U_RV32I_CORE/U_DataPath/U_PC/aluControl[1]
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.326     9.435 r  U_RV32I_CORE/U_DataPath/U_PC/q[31]_i_5/O
                         net (fo=42, routed)          1.406    10.841    U_RV32I_CORE/U_DataPath/U_DecReg1/q_reg[31]_9
    SLICE_X13Y15         LUT5 (Prop_lut5_I3_O)        0.124    10.965 r  U_RV32I_CORE/U_DataPath/U_DecReg1/q[3]_i_2/O
                         net (fo=1, routed)           0.638    11.603    U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]_2
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.124    11.727 r  U_RV32I_CORE/U_DataPath/U_PC/q[3]_i_1/O
                         net (fo=2, routed)           0.740    12.467    U_RV32I_CORE/U_ControlUnit/D[1]
    SLICE_X7Y12          LUT5 (Prop_lut5_I3_O)        0.124    12.591 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.725    13.316    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/DIB1
    SLICE_X10Y12         RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         1.447    14.788    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y12         RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.273    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X10Y12         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.798    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -13.316    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.485ns  (required time - arrival time)
  Source:                 U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.226ns  (logic 1.623ns (19.731%)  route 6.603ns (80.269%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         1.567     5.088    U_RV32I_CORE/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X10Y9          FDCE                                         r  U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDCE (Prop_fdce_C_Q)         0.478     5.566 r  U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=65, routed)          1.601     7.167    U_RV32I_CORE/U_ControlUnit/state[2]
    SLICE_X2Y22          LUT3 (Prop_lut3_I1_O)        0.295     7.462 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_14/O
                         net (fo=5, routed)           0.812     8.274    U_RV32I_CORE/U_DataPath/U_PC/q[31]_i_7__0
    SLICE_X0Y22          LUT5 (Prop_lut5_I4_O)        0.152     8.426 r  U_RV32I_CORE/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_11/O
                         net (fo=18, routed)          0.683     9.109    U_RV32I_CORE/U_DataPath/U_PC/aluControl[1]
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.326     9.435 r  U_RV32I_CORE/U_DataPath/U_PC/q[31]_i_5/O
                         net (fo=42, routed)          1.406    10.841    U_RV32I_CORE/U_DataPath/U_DecReg1/q_reg[31]_9
    SLICE_X13Y15         LUT5 (Prop_lut5_I3_O)        0.124    10.965 r  U_RV32I_CORE/U_DataPath/U_DecReg1/q[3]_i_2/O
                         net (fo=1, routed)           0.638    11.603    U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]_2
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.124    11.727 r  U_RV32I_CORE/U_DataPath/U_PC/q[3]_i_1/O
                         net (fo=2, routed)           0.740    12.467    U_RV32I_CORE/U_ControlUnit/D[1]
    SLICE_X7Y12          LUT5 (Prop_lut5_I3_O)        0.124    12.591 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.723    13.314    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/DIB1
    SLICE_X10Y11         RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         1.448    14.789    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X10Y11         RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.273    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X10Y11         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.799    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -13.314    
  -------------------------------------------------------------------
                         slack                                  1.485    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 U_I2C_Master/U_APB_Intf_i2c/STATUS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_I2C_Master/U_MASTER_ip/i_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.036ns  (logic 3.130ns (38.949%)  route 4.906ns (61.051%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         1.638     5.159    U_I2C_Master/U_APB_Intf_i2c/clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  U_I2C_Master/U_APB_Intf_i2c/STATUS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  U_I2C_Master/U_APB_Intf_i2c/STATUS_reg[3]/Q
                         net (fo=4, routed)           0.602     6.279    U_I2C_Master/U_MASTER_ip/counter_reg_reg[0]_1[3]
    SLICE_X3Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.403 r  U_I2C_Master/U_MASTER_ip/manual_clk1_carry_i_13/O
                         net (fo=1, routed)           0.000     6.403    U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_10[0]
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.043 r  U_I2C_Master/U_APB_Intf_i2c/manual_clk1_carry_i_10/O[3]
                         net (fo=4, routed)           0.896     7.940    U_I2C_Master/U_APB_Intf_i2c/half_freq0[4]
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.306     8.246 r  U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_9/O
                         net (fo=4, routed)           0.535     8.780    U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_9_n_0
    SLICE_X3Y3           LUT3 (Prop_lut3_I0_O)        0.124     8.904 r  U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_11/O
                         net (fo=1, routed)           0.351     9.256    U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_11_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I2_O)        0.124     9.380 r  U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_6/O
                         net (fo=1, routed)           0.600     9.979    U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_6_n_0
    SLICE_X1Y4           LUT3 (Prop_lut3_I0_O)        0.124    10.103 r  U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_2/O
                         net (fo=1, routed)           0.000    10.103    U_I2C_Master/U_MASTER_ip/state_next1_carry__0_0[1]
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.501 r  U_I2C_Master/U_MASTER_ip/state_next1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.501    U_I2C_Master/U_MASTER_ip/state_next1_carry_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.615 r  U_I2C_Master/U_MASTER_ip/state_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.615    U_I2C_Master/U_MASTER_ip/state_next1_carry__0_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.843 r  U_I2C_Master/U_MASTER_ip/state_next1_carry__1/CO[2]
                         net (fo=9, routed)           1.258    12.101    U_I2C_Master/U_MASTER_ip/CO[0]
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.313    12.414 r  U_I2C_Master/U_MASTER_ip/i_reg[3]_i_3/O
                         net (fo=1, routed)           0.282    12.696    U_I2C_Master/U_MASTER_ip/i_reg[3]_i_3_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I0_O)        0.117    12.813 r  U_I2C_Master/U_MASTER_ip/i_reg[3]_i_1/O
                         net (fo=4, routed)           0.382    13.195    U_I2C_Master/U_MASTER_ip/sel
    SLICE_X2Y27          FDCE                                         r  U_I2C_Master/U_MASTER_ip/i_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         1.505    14.846    U_I2C_Master/U_MASTER_ip/clk_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  U_I2C_Master/U_MASTER_ip/i_reg_reg[0]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y27          FDCE (Setup_fdce_C_CE)      -0.376    14.695    U_I2C_Master/U_MASTER_ip/i_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                         -13.195    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 U_I2C_Master/U_APB_Intf_i2c/STATUS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_I2C_Master/U_MASTER_ip/i_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.036ns  (logic 3.130ns (38.949%)  route 4.906ns (61.051%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         1.638     5.159    U_I2C_Master/U_APB_Intf_i2c/clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  U_I2C_Master/U_APB_Intf_i2c/STATUS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  U_I2C_Master/U_APB_Intf_i2c/STATUS_reg[3]/Q
                         net (fo=4, routed)           0.602     6.279    U_I2C_Master/U_MASTER_ip/counter_reg_reg[0]_1[3]
    SLICE_X3Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.403 r  U_I2C_Master/U_MASTER_ip/manual_clk1_carry_i_13/O
                         net (fo=1, routed)           0.000     6.403    U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_10[0]
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.043 r  U_I2C_Master/U_APB_Intf_i2c/manual_clk1_carry_i_10/O[3]
                         net (fo=4, routed)           0.896     7.940    U_I2C_Master/U_APB_Intf_i2c/half_freq0[4]
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.306     8.246 r  U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_9/O
                         net (fo=4, routed)           0.535     8.780    U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_9_n_0
    SLICE_X3Y3           LUT3 (Prop_lut3_I0_O)        0.124     8.904 r  U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_11/O
                         net (fo=1, routed)           0.351     9.256    U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_11_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I2_O)        0.124     9.380 r  U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_6/O
                         net (fo=1, routed)           0.600     9.979    U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_6_n_0
    SLICE_X1Y4           LUT3 (Prop_lut3_I0_O)        0.124    10.103 r  U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_2/O
                         net (fo=1, routed)           0.000    10.103    U_I2C_Master/U_MASTER_ip/state_next1_carry__0_0[1]
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.501 r  U_I2C_Master/U_MASTER_ip/state_next1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.501    U_I2C_Master/U_MASTER_ip/state_next1_carry_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.615 r  U_I2C_Master/U_MASTER_ip/state_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.615    U_I2C_Master/U_MASTER_ip/state_next1_carry__0_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.843 r  U_I2C_Master/U_MASTER_ip/state_next1_carry__1/CO[2]
                         net (fo=9, routed)           1.258    12.101    U_I2C_Master/U_MASTER_ip/CO[0]
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.313    12.414 r  U_I2C_Master/U_MASTER_ip/i_reg[3]_i_3/O
                         net (fo=1, routed)           0.282    12.696    U_I2C_Master/U_MASTER_ip/i_reg[3]_i_3_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I0_O)        0.117    12.813 r  U_I2C_Master/U_MASTER_ip/i_reg[3]_i_1/O
                         net (fo=4, routed)           0.382    13.195    U_I2C_Master/U_MASTER_ip/sel
    SLICE_X2Y27          FDCE                                         r  U_I2C_Master/U_MASTER_ip/i_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         1.505    14.846    U_I2C_Master/U_MASTER_ip/clk_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  U_I2C_Master/U_MASTER_ip/i_reg_reg[1]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y27          FDCE (Setup_fdce_C_CE)      -0.376    14.695    U_I2C_Master/U_MASTER_ip/i_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                         -13.195    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 U_I2C_Master/U_APB_Intf_i2c/STATUS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_I2C_Master/U_MASTER_ip/i_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.036ns  (logic 3.130ns (38.949%)  route 4.906ns (61.051%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         1.638     5.159    U_I2C_Master/U_APB_Intf_i2c/clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  U_I2C_Master/U_APB_Intf_i2c/STATUS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  U_I2C_Master/U_APB_Intf_i2c/STATUS_reg[3]/Q
                         net (fo=4, routed)           0.602     6.279    U_I2C_Master/U_MASTER_ip/counter_reg_reg[0]_1[3]
    SLICE_X3Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.403 r  U_I2C_Master/U_MASTER_ip/manual_clk1_carry_i_13/O
                         net (fo=1, routed)           0.000     6.403    U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_10[0]
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.043 r  U_I2C_Master/U_APB_Intf_i2c/manual_clk1_carry_i_10/O[3]
                         net (fo=4, routed)           0.896     7.940    U_I2C_Master/U_APB_Intf_i2c/half_freq0[4]
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.306     8.246 r  U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_9/O
                         net (fo=4, routed)           0.535     8.780    U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_9_n_0
    SLICE_X3Y3           LUT3 (Prop_lut3_I0_O)        0.124     8.904 r  U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_11/O
                         net (fo=1, routed)           0.351     9.256    U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_11_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I2_O)        0.124     9.380 r  U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_6/O
                         net (fo=1, routed)           0.600     9.979    U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_6_n_0
    SLICE_X1Y4           LUT3 (Prop_lut3_I0_O)        0.124    10.103 r  U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_2/O
                         net (fo=1, routed)           0.000    10.103    U_I2C_Master/U_MASTER_ip/state_next1_carry__0_0[1]
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.501 r  U_I2C_Master/U_MASTER_ip/state_next1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.501    U_I2C_Master/U_MASTER_ip/state_next1_carry_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.615 r  U_I2C_Master/U_MASTER_ip/state_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.615    U_I2C_Master/U_MASTER_ip/state_next1_carry__0_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.843 r  U_I2C_Master/U_MASTER_ip/state_next1_carry__1/CO[2]
                         net (fo=9, routed)           1.258    12.101    U_I2C_Master/U_MASTER_ip/CO[0]
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.313    12.414 r  U_I2C_Master/U_MASTER_ip/i_reg[3]_i_3/O
                         net (fo=1, routed)           0.282    12.696    U_I2C_Master/U_MASTER_ip/i_reg[3]_i_3_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I0_O)        0.117    12.813 r  U_I2C_Master/U_MASTER_ip/i_reg[3]_i_1/O
                         net (fo=4, routed)           0.382    13.195    U_I2C_Master/U_MASTER_ip/sel
    SLICE_X2Y27          FDCE                                         r  U_I2C_Master/U_MASTER_ip/i_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         1.505    14.846    U_I2C_Master/U_MASTER_ip/clk_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  U_I2C_Master/U_MASTER_ip/i_reg_reg[2]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y27          FDCE (Setup_fdce_C_CE)      -0.376    14.695    U_I2C_Master/U_MASTER_ip/i_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                         -13.195    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 U_I2C_Master/U_APB_Intf_i2c/STATUS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_I2C_Master/U_MASTER_ip/i_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.036ns  (logic 3.130ns (38.949%)  route 4.906ns (61.051%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         1.638     5.159    U_I2C_Master/U_APB_Intf_i2c/clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  U_I2C_Master/U_APB_Intf_i2c/STATUS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  U_I2C_Master/U_APB_Intf_i2c/STATUS_reg[3]/Q
                         net (fo=4, routed)           0.602     6.279    U_I2C_Master/U_MASTER_ip/counter_reg_reg[0]_1[3]
    SLICE_X3Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.403 r  U_I2C_Master/U_MASTER_ip/manual_clk1_carry_i_13/O
                         net (fo=1, routed)           0.000     6.403    U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_10[0]
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.043 r  U_I2C_Master/U_APB_Intf_i2c/manual_clk1_carry_i_10/O[3]
                         net (fo=4, routed)           0.896     7.940    U_I2C_Master/U_APB_Intf_i2c/half_freq0[4]
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.306     8.246 r  U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_9/O
                         net (fo=4, routed)           0.535     8.780    U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_9_n_0
    SLICE_X3Y3           LUT3 (Prop_lut3_I0_O)        0.124     8.904 r  U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_11/O
                         net (fo=1, routed)           0.351     9.256    U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_11_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I2_O)        0.124     9.380 r  U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_6/O
                         net (fo=1, routed)           0.600     9.979    U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_6_n_0
    SLICE_X1Y4           LUT3 (Prop_lut3_I0_O)        0.124    10.103 r  U_I2C_Master/U_APB_Intf_i2c/state_next1_carry_i_2/O
                         net (fo=1, routed)           0.000    10.103    U_I2C_Master/U_MASTER_ip/state_next1_carry__0_0[1]
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.501 r  U_I2C_Master/U_MASTER_ip/state_next1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.501    U_I2C_Master/U_MASTER_ip/state_next1_carry_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.615 r  U_I2C_Master/U_MASTER_ip/state_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.615    U_I2C_Master/U_MASTER_ip/state_next1_carry__0_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.843 r  U_I2C_Master/U_MASTER_ip/state_next1_carry__1/CO[2]
                         net (fo=9, routed)           1.258    12.101    U_I2C_Master/U_MASTER_ip/CO[0]
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.313    12.414 r  U_I2C_Master/U_MASTER_ip/i_reg[3]_i_3/O
                         net (fo=1, routed)           0.282    12.696    U_I2C_Master/U_MASTER_ip/i_reg[3]_i_3_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I0_O)        0.117    12.813 r  U_I2C_Master/U_MASTER_ip/i_reg[3]_i_1/O
                         net (fo=4, routed)           0.382    13.195    U_I2C_Master/U_MASTER_ip/sel
    SLICE_X2Y27          FDCE                                         r  U_I2C_Master/U_MASTER_ip/i_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         1.505    14.846    U_I2C_Master/U_MASTER_ip/clk_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  U_I2C_Master/U_MASTER_ip/i_reg_reg[3]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y27          FDCE (Setup_fdce_C_CE)      -0.376    14.695    U_I2C_Master/U_MASTER_ip/i_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                         -13.195    
  -------------------------------------------------------------------
                         slack                                  1.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_I2C_Master/U_APB_Intf_i2c/STATUS_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_I2C_Master/U_APB_Intf_i2c/prdata_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         0.565     1.448    U_I2C_Master/U_APB_Intf_i2c/clk_IBUF_BUFG
    SLICE_X13Y9          FDCE                                         r  U_I2C_Master/U_APB_Intf_i2c/STATUS_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_I2C_Master/U_APB_Intf_i2c/STATUS_reg[14]/Q
                         net (fo=1, routed)           0.054     1.643    U_I2C_Master/U_APB_Intf_i2c/STATUS_reg_n_0_[14]
    SLICE_X12Y9          LUT5 (Prop_lut5_I1_O)        0.045     1.688 r  U_I2C_Master/U_APB_Intf_i2c/prdata[14]_i_1/O
                         net (fo=1, routed)           0.000     1.688    U_I2C_Master/U_APB_Intf_i2c/prdata[14]_i_1_n_0
    SLICE_X12Y9          FDCE                                         r  U_I2C_Master/U_APB_Intf_i2c/prdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         0.835     1.962    U_I2C_Master/U_APB_Intf_i2c/clk_IBUF_BUFG
    SLICE_X12Y9          FDCE                                         r  U_I2C_Master/U_APB_Intf_i2c/prdata_reg[14]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X12Y9          FDCE (Hold_fdce_C_D)         0.121     1.582    U_I2C_Master/U_APB_Intf_i2c/prdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U_RV32I_CORE/U_DataPath/U_EXE_Reg2/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataMemory/mem_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.776%)  route 0.205ns (59.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         0.564     1.447    U_RV32I_CORE/U_DataPath/U_EXE_Reg2/clk_IBUF_BUFG
    SLICE_X9Y10          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_EXE_Reg2/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_RV32I_CORE/U_DataPath/U_EXE_Reg2/q_reg[11]/Q
                         net (fo=12, routed)          0.205     1.793    U_DataMemory/writeData[11]
    RAMB36_X0Y1          RAMB36E1                                     r  U_DataMemory/mem_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         0.877     2.005    U_DataMemory/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  U_DataMemory/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155     1.662    U_DataMemory/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U_GPIO_B/U_APB_Intf_gpio/MODER_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIO_B/U_APB_Intf_gpio/prdata_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         0.592     1.475    U_GPIO_B/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  U_GPIO_B/U_APB_Intf_gpio/MODER_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_GPIO_B/U_APB_Intf_gpio/MODER_reg[29]/Q
                         net (fo=1, routed)           0.053     1.669    U_GPIO_B/U_APB_Intf_gpio/MODER_reg_n_0_[29]
    SLICE_X5Y9           LUT4 (Prop_lut4_I0_O)        0.045     1.714 r  U_GPIO_B/U_APB_Intf_gpio/prdata[29]_i_1__0/O
                         net (fo=1, routed)           0.000     1.714    U_GPIO_B/U_APB_Intf_gpio/p_0_in[29]
    SLICE_X5Y9           FDCE                                         r  U_GPIO_B/U_APB_Intf_gpio/prdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         0.863     1.990    U_GPIO_B/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  U_GPIO_B/U_APB_Intf_gpio/prdata_reg[29]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X5Y9           FDCE (Hold_fdce_C_D)         0.092     1.580    U_GPIO_B/U_APB_Intf_gpio/prdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPO/U_APB_INTF/ODR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPO/U_APB_INTF/prdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         0.592     1.475    U_GPO/U_APB_INTF/clk_IBUF_BUFG
    SLICE_X7Y9           FDRE                                         r  U_GPO/U_APB_INTF/ODR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  U_GPO/U_APB_INTF/ODR_reg[14]/Q
                         net (fo=1, routed)           0.087     1.703    U_GPO/U_APB_INTF/ODR[14]
    SLICE_X6Y9           LUT3 (Prop_lut3_I0_O)        0.045     1.748 r  U_GPO/U_APB_INTF/prdata[14]_i_1__2/O
                         net (fo=1, routed)           0.000     1.748    U_GPO/U_APB_INTF/p_0_in[14]
    SLICE_X6Y9           FDRE                                         r  U_GPO/U_APB_INTF/prdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         0.863     1.990    U_GPO/U_APB_INTF/clk_IBUF_BUFG
    SLICE_X6Y9           FDRE                                         r  U_GPO/U_APB_INTF/prdata_reg[14]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X6Y9           FDRE (Hold_fdre_C_D)         0.120     1.608    U_GPO/U_APB_INTF/prdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPIO_B/U_APB_Intf_gpio/MODER_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIO_B/U_APB_Intf_gpio/prdata_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         0.566     1.449    U_GPIO_B/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X15Y3          FDCE                                         r  U_GPIO_B/U_APB_Intf_gpio/MODER_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  U_GPIO_B/U_APB_Intf_gpio/MODER_reg[16]/Q
                         net (fo=1, routed)           0.087     1.677    U_GPIO_B/U_APB_Intf_gpio/MODER_reg_n_0_[16]
    SLICE_X14Y3          LUT4 (Prop_lut4_I0_O)        0.045     1.722 r  U_GPIO_B/U_APB_Intf_gpio/prdata[16]_i_1__0/O
                         net (fo=1, routed)           0.000     1.722    U_GPIO_B/U_APB_Intf_gpio/p_0_in[16]
    SLICE_X14Y3          FDCE                                         r  U_GPIO_B/U_APB_Intf_gpio/prdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         0.836     1.963    U_GPIO_B/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X14Y3          FDCE                                         r  U_GPIO_B/U_APB_Intf_gpio/prdata_reg[16]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X14Y3          FDCE (Hold_fdce_C_D)         0.120     1.582    U_GPIO_B/U_APB_Intf_gpio/prdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPO/U_APB_INTF/ODR_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPO/U_APB_INTF/prdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         0.566     1.449    U_GPO/U_APB_INTF/clk_IBUF_BUFG
    SLICE_X9Y4           FDRE                                         r  U_GPO/U_APB_INTF/ODR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  U_GPO/U_APB_INTF/ODR_reg[10]/Q
                         net (fo=1, routed)           0.087     1.677    U_GPO/U_APB_INTF/ODR[10]
    SLICE_X8Y4           LUT3 (Prop_lut3_I0_O)        0.045     1.722 r  U_GPO/U_APB_INTF/prdata[10]_i_1__2/O
                         net (fo=1, routed)           0.000     1.722    U_GPO/U_APB_INTF/p_0_in[10]
    SLICE_X8Y4           FDRE                                         r  U_GPO/U_APB_INTF/prdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         0.836     1.963    U_GPO/U_APB_INTF/clk_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  U_GPO/U_APB_INTF/prdata_reg[10]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X8Y4           FDRE (Hold_fdre_C_D)         0.120     1.582    U_GPO/U_APB_INTF/prdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 U_I2C_Master/U_APB_Intf_i2c/STATUS_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_I2C_Master/U_APB_Intf_i2c/prdata_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         0.565     1.448    U_I2C_Master/U_APB_Intf_i2c/clk_IBUF_BUFG
    SLICE_X13Y9          FDCE                                         r  U_I2C_Master/U_APB_Intf_i2c/STATUS_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_I2C_Master/U_APB_Intf_i2c/STATUS_reg[21]/Q
                         net (fo=1, routed)           0.089     1.678    U_I2C_Master/U_APB_Intf_i2c/STATUS_reg_n_0_[21]
    SLICE_X12Y9          LUT5 (Prop_lut5_I1_O)        0.045     1.723 r  U_I2C_Master/U_APB_Intf_i2c/prdata[21]_i_1/O
                         net (fo=1, routed)           0.000     1.723    U_I2C_Master/U_APB_Intf_i2c/prdata[21]_i_1_n_0
    SLICE_X12Y9          FDCE                                         r  U_I2C_Master/U_APB_Intf_i2c/prdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         0.835     1.962    U_I2C_Master/U_APB_Intf_i2c/clk_IBUF_BUFG
    SLICE_X12Y9          FDCE                                         r  U_I2C_Master/U_APB_Intf_i2c/prdata_reg[21]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X12Y9          FDCE (Hold_fdce_C_D)         0.121     1.582    U_I2C_Master/U_APB_Intf_i2c/prdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 U_I2C_Master/U_APB_Intf_i2c/ODR_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_I2C_Master/U_APB_Intf_i2c/prdata_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.684%)  route 0.097ns (34.316%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         0.594     1.477    U_I2C_Master/U_APB_Intf_i2c/clk_IBUF_BUFG
    SLICE_X1Y9           FDCE                                         r  U_I2C_Master/U_APB_Intf_i2c/ODR_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_I2C_Master/U_APB_Intf_i2c/ODR_reg[31]/Q
                         net (fo=1, routed)           0.097     1.715    U_I2C_Master/U_APB_Intf_i2c/ODR[31]
    SLICE_X2Y9           LUT5 (Prop_lut5_I0_O)        0.045     1.760 r  U_I2C_Master/U_APB_Intf_i2c/prdata[31]_i_2/O
                         net (fo=1, routed)           0.000     1.760    U_I2C_Master/U_APB_Intf_i2c/prdata[31]_i_2_n_0
    SLICE_X2Y9           FDCE                                         r  U_I2C_Master/U_APB_Intf_i2c/prdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         0.865     1.992    U_I2C_Master/U_APB_Intf_i2c/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  U_I2C_Master/U_APB_Intf_i2c/prdata_reg[31]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y9           FDCE (Hold_fdce_C_D)         0.121     1.614    U_I2C_Master/U_APB_Intf_i2c/prdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 U_I2C_Master/U_APB_Intf_i2c/ADDR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_I2C_Master/U_APB_Intf_i2c/prdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.783%)  route 0.066ns (26.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         0.593     1.476    U_I2C_Master/U_APB_Intf_i2c/clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  U_I2C_Master/U_APB_Intf_i2c/ADDR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_I2C_Master/U_APB_Intf_i2c/ADDR_reg[2]/Q
                         net (fo=2, routed)           0.066     1.683    U_I2C_Master/U_APB_Intf_i2c/data3
    SLICE_X5Y5           LUT5 (Prop_lut5_I2_O)        0.045     1.728 r  U_I2C_Master/U_APB_Intf_i2c/prdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.728    U_I2C_Master/U_APB_Intf_i2c/prdata[2]_i_1_n_0
    SLICE_X5Y5           FDCE                                         r  U_I2C_Master/U_APB_Intf_i2c/prdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         0.864     1.991    U_I2C_Master/U_APB_Intf_i2c/clk_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  U_I2C_Master/U_APB_Intf_i2c/prdata_reg[2]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X5Y5           FDCE (Hold_fdce_C_D)         0.091     1.580    U_I2C_Master/U_APB_Intf_i2c/prdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataMemory/mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.579%)  route 0.230ns (58.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         0.564     1.447    U_RV32I_CORE/U_DataPath/U_EXE_Reg1/clk_IBUF_BUFG
    SLICE_X8Y10          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.164     1.611 r  U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[6]/Q
                         net (fo=2, routed)           0.230     1.842    U_DataMemory/dataAddr[4]
    RAMB36_X0Y1          RAMB36E1                                     r  U_DataMemory/mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=906, routed)         0.878     2.006    U_DataMemory/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  U_DataMemory/mem_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.691    U_DataMemory/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1    U_DataMemory/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1    U_DataMemory/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y10   U_DataMemory/ready_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y2     U_FND/U_APB_Intf_fnd/FNR_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y3     U_FND/U_APB_Intf_fnd/FNR_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y3     U_FND/U_APB_Intf_fnd/FNR_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y8     U_FND/U_APB_Intf_fnd/FNR_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y8     U_FND/U_APB_Intf_fnd/FNR_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y7     U_FND/U_APB_Intf_fnd/FNR_reg[14]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y14   U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y14   U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y14   U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y14   U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y14   U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y14   U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y14   U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y11   U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y11   U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y11   U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y14    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y14    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y14    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y14    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y14    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y14    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y14    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y14    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/CLK



