library ieee;
use ieee.std_logic_1164.all;

entity aula9 is
port (	x	: in std_logic_vector(3 downto 0);
			result	: out std_logic_vector(3 downto 0);
);
end aula9;