{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port rst_0 -pg 1 -lvl 0 -x 0 -y 1070 -defaultsOSRD
preplace port clk_0 -pg 1 -lvl 0 -x 0 -y 990 -defaultsOSRD
preplace port full_0 -pg 1 -lvl 14 -x 6410 -y 1370 -defaultsOSRD
preplace port empty_0 -pg 1 -lvl 14 -x 6410 -y 1400 -defaultsOSRD
preplace port stall_0 -pg 1 -lvl 14 -x 6410 -y 890 -defaultsOSRD
preplace port v_rb_b_0 -pg 1 -lvl 14 -x 6410 -y 3680 -defaultsOSRD
preplace port valid_b_0 -pg 1 -lvl 14 -x 6410 -y 3860 -defaultsOSRD
preplace port v_ra_l_0 -pg 1 -lvl 14 -x 6410 -y 4520 -defaultsOSRD
preplace port v_ra_b_0 -pg 1 -lvl 14 -x 6410 -y 3650 -defaultsOSRD
preplace port v_rb_l_0 -pg 1 -lvl 14 -x 6410 -y 4550 -defaultsOSRD
preplace port b_p_b_0 -pg 1 -lvl 14 -x 6410 -y 3800 -defaultsOSRD
preplace port valid_l_0 -pg 1 -lvl 14 -x 6410 -y 4730 -defaultsOSRD
preplace port wZ1_0 -pg 1 -lvl 14 -x 6410 -y 3470 -defaultsOSRD
preplace port wC2_0 -pg 1 -lvl 14 -x 6410 -y 3440 -defaultsOSRD
preplace port wC1_0 -pg 1 -lvl 14 -x 6410 -y 3410 -defaultsOSRD
preplace port wZ2_0 -pg 1 -lvl 14 -x 6410 -y 3500 -defaultsOSRD
preplace portBus Imm1_1_out_0 -pg 1 -lvl 14 -x 6410 -y 1310 -defaultsOSRD
preplace portBus Imm1_2_out_0 -pg 1 -lvl 14 -x 6410 -y 1340 -defaultsOSRD
preplace portBus Imm2_l_0 -pg 1 -lvl 14 -x 6410 -y 4580 -defaultsOSRD
preplace portBus ROB_tag_l_0 -pg 1 -lvl 14 -x 6410 -y 4400 -defaultsOSRD
preplace portBus SEI1_l_0 -pg 1 -lvl 14 -x 6410 -y 4610 -defaultsOSRD
preplace portBus SEI2_l_0 -pg 1 -lvl 14 -x 6410 -y 4640 -defaultsOSRD
preplace portBus op_b_0 -pg 1 -lvl 14 -x 6410 -y 3530 -defaultsOSRD
preplace portBus b_ctrl_b_0 -pg 1 -lvl 14 -x 6410 -y 3830 -defaultsOSRD
preplace portBus SEI1_b_0 -pg 1 -lvl 14 -x 6410 -y 3710 -defaultsOSRD
preplace portBus ROB_tag_b_0 -pg 1 -lvl 14 -x 6410 -y 3320 -defaultsOSRD
preplace portBus SEI2_b_0 -pg 1 -lvl 14 -x 6410 -y 3740 -defaultsOSRD
preplace portBus spec_tag_b_0 -pg 1 -lvl 14 -x 6410 -y 3770 -defaultsOSRD
preplace portBus PC_l_0 -pg 1 -lvl 14 -x 6410 -y 4430 -defaultsOSRD
preplace portBus ra_l_0 -pg 1 -lvl 14 -x 6410 -y 4460 -defaultsOSRD
preplace portBus PC_b_0 -pg 1 -lvl 14 -x 6410 -y 3560 -defaultsOSRD
preplace portBus spec_tag_l_0 -pg 1 -lvl 14 -x 6410 -y 4670 -defaultsOSRD
preplace portBus ls_ctrl_l_0 -pg 1 -lvl 14 -x 6410 -y 4700 -defaultsOSRD
preplace portBus ra_b_0 -pg 1 -lvl 14 -x 6410 -y 3590 -defaultsOSRD
preplace portBus rb_l_0 -pg 1 -lvl 14 -x 6410 -y 4490 -defaultsOSRD
preplace portBus rb_b_0 -pg 1 -lvl 14 -x 6410 -y 3620 -defaultsOSRD
preplace portBus Busy_0 -pg 1 -lvl 14 -x 6410 -y 2900 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 100 -y 1130 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 1 -x 100 -y 1230 -defaultsOSRD
preplace inst PC_0 -pg 1 -lvl 2 -x 380 -y 1140 -defaultsOSRD
preplace inst RegWrite_Ctrl_0 -pg 1 -lvl 8 -x 2470 -y 840 -defaultsOSRD
preplace inst Write_back_signals_0 -pg 1 -lvl 13 -x 6070 -y 3440 -defaultsOSRD
preplace inst decode_0 -pg 1 -lvl 6 -x 1680 -y 1160 -defaultsOSRD
preplace inst Instruction_Memory_0 -pg 1 -lvl 3 -x 700 -y 1220 -defaultsOSRD
preplace inst Control_Unit_0 -pg 1 -lvl 9 -x 2790 -y 870 -defaultsOSRD
preplace inst Issue_Unit_0 -pg 1 -lvl 10 -x 3390 -y 3800 -defaultsOSRD
preplace inst Valid_instruction_ch_0 -pg 1 -lvl 4 -x 980 -y 1200 -defaultsOSRD
preplace inst decode_buffer_0 -pg 1 -lvl 5 -x 1320 -y 1180 -defaultsOSRD
preplace inst DispatchBuffer_0 -pg 1 -lvl 7 -x 2060 -y 1150 -defaultsOSRD
preplace inst ALU_0 -pg 1 -lvl 10 -x 3390 -y 5110 -defaultsOSRD
preplace inst ALU_1 -pg 1 -lvl 10 -x 3390 -y 5780 -defaultsOSRD
preplace inst Register_Interdepend_0 -pg 1 -lvl 10 -x 3390 -y 1000 -defaultsOSRD
preplace inst Reservation_Station_0 -pg 1 -lvl 11 -x 4520 -y 3940 -defaultsOSRD
preplace inst Register_File_1 -pg 1 -lvl 11 -x 4520 -y 2080 -defaultsOSRD
preplace inst Reorder_Buffer_0 -pg 1 -lvl 13 -x 6070 -y 2770 -defaultsOSRD
preplace inst Allocate_unit_0 -pg 1 -lvl 12 -x 5370 -y 670 -defaultsOSRD
preplace netloc PC_0_PC_out 1 1 4 200 1290 550 1320 NJ 1320 1130
preplace netloc Instruction_Memory_0_instr1 1 3 2 830 1290 1120
preplace netloc Instruction_Memory_0_instr2 1 3 2 820 1310 1140
preplace netloc Valid_instruction_ch_0_valid1 1 4 1 N 1190
preplace netloc Valid_instruction_ch_0_valid2 1 4 1 N 1210
preplace netloc xlconstant_0_dout 1 1 12 180 1330 NJ 1330 840 1300 1110 810 NJ 810 1870 760 2270 2330 NJ 2330 NJ 2330 3960 2890 5070 2900 5800
preplace netloc decode_buffer_0_address_out1 1 5 1 N 1110
preplace netloc decode_buffer_0_address_out2 1 5 1 N 1130
preplace netloc decode_buffer_0_instr1_out 1 5 1 N 1150
preplace netloc decode_buffer_0_instr2_out 1 5 1 N 1170
preplace netloc decode_buffer_0_branch_predict1_out 1 5 1 N 1190
preplace netloc decode_buffer_0_branch_predict2_out 1 5 1 N 1210
preplace netloc decode_buffer_0_valid1_out 1 5 1 N 1230
preplace netloc decode_buffer_0_valid2_out 1 5 1 N 1250
preplace netloc decode_0_IA1_out 1 6 1 N 890
preplace netloc decode_0_IA2_out 1 6 1 N 910
preplace netloc decode_0_op1 1 6 1 N 930
preplace netloc decode_0_op2 1 6 1 N 950
preplace netloc decode_0_RA1 1 6 1 N 970
preplace netloc decode_0_RA2 1 6 1 N 990
preplace netloc decode_0_RB1 1 6 1 N 1010
preplace netloc decode_0_RB2 1 6 1 N 1030
preplace netloc decode_0_RC1 1 6 1 N 1050
preplace netloc decode_0_RC2 1 6 1 N 1070
preplace netloc decode_0_comp1 1 6 1 N 1090
preplace netloc decode_0_comp2 1 6 1 N 1110
preplace netloc decode_0_CZ1 1 6 1 N 1130
preplace netloc decode_0_CZ2 1 6 1 N 1150
preplace netloc decode_0_Imm1_1 1 6 1 N 1170
preplace netloc decode_0_Imm1_2 1 6 1 N 1190
preplace netloc decode_0_Imm2_1 1 6 1 N 1210
preplace netloc decode_0_Imm2_2 1 6 1 N 1230
preplace netloc decode_0_SEI1_1 1 6 1 N 1250
preplace netloc decode_0_SEI1_2 1 6 1 N 1270
preplace netloc decode_0_SEI2_1 1 6 1 N 1290
preplace netloc decode_0_SEI2_2 1 6 1 N 1310
preplace netloc decode_0_spec_tag1 1 6 1 N 1330
preplace netloc decode_0_spec_tag2 1 6 1 N 1350
preplace netloc decode_0_valid1_out 1 6 1 N 1370
preplace netloc decode_0_valid2_out 1 6 1 N 1390
preplace netloc decode_0_branch_predict1_out 1 6 1 N 1410
preplace netloc decode_0_branch_predict2_out 1 6 1 N 1430
preplace netloc RegWrite_Ctrl_0_RegWrite1 1 8 4 2630 1000 2920 220 NJ 220 NJ
preplace netloc RegWrite_Ctrl_0_RegWrite2 1 8 4 2610 1010 2930 240 NJ 240 NJ
preplace netloc DispatchBuffer_0_IA1_out 1 7 5 2230 60 NJ 60 NJ 60 NJ 60 NJ
preplace netloc DispatchBuffer_0_IA2_out 1 7 5 2240 80 NJ 80 NJ 80 NJ 80 NJ
preplace netloc DispatchBuffer_0_op1_out 1 7 5 2330 950 2590 100 NJ 100 NJ 100 NJ
preplace netloc DispatchBuffer_0_op2_out 1 7 5 2340 940 2600 120 NJ 120 NJ 120 NJ
preplace netloc DispatchBuffer_0_comp1_out 1 7 2 NJ 1060 2620
preplace netloc DispatchBuffer_0_comp2_out 1 7 2 NJ 1080 2640
preplace netloc DispatchBuffer_0_CZ1_out 1 7 2 N 1100 2660J
preplace netloc DispatchBuffer_0_CZ2_out 1 7 2 2300 960 2650J
preplace netloc DispatchBuffer_0_valid_out1 1 7 5 2250 500 NJ 500 NJ 500 NJ 500 N
preplace netloc DispatchBuffer_0_valid_out2 1 7 5 2280 520 NJ 520 NJ 520 NJ 520 N
preplace netloc Control_Unit_0_b_ctrl1 1 9 3 2950 770 NJ 770 5180J
preplace netloc Control_Unit_0_b_ctrl2 1 9 3 2990 780 NJ 780 5080J
preplace netloc Control_Unit_0_a_ctrl1 1 9 3 2940 750 NJ 750 5190J
preplace netloc Control_Unit_0_a_ctrl2 1 9 3 2980 760 NJ 760 4710J
preplace netloc Control_Unit_0_ls_ctrl1 1 9 3 3170 790 NJ 790 5160J
preplace netloc Control_Unit_0_ls_ctrl2 1 9 3 3200 800 NJ 800 5100J
preplace netloc DispatchBuffer_0_spec_tag1_out 1 7 5 NJ 1300 NJ 1300 NJ 1300 3550J 1120 4710
preplace netloc DispatchBuffer_0_spec_tag2_out 1 7 5 NJ 1320 NJ 1320 NJ 1320 3580J 1130 4730
preplace netloc DispatchBuffer_0_branch_predict1_out 1 7 5 NJ 1380 NJ 1380 NJ 1380 3600J 1140 4760
preplace netloc DispatchBuffer_0_branch_predict2_out 1 7 5 2310J 1190 NJ 1190 NJ 1190 3560J 1150 4790
preplace netloc DispatchBuffer_0_Imm2_1_out 1 7 5 NJ 1180 NJ 1180 2930J 1210 3590J 1160 4810
preplace netloc DispatchBuffer_0_Imm2_2_out 1 7 5 2300J 1170 NJ 1170 NJ 1170 NJ 1170 4840
preplace netloc DispatchBuffer_0_SEI1_1_out 1 7 5 NJ 1220 NJ 1220 NJ 1220 NJ 1220 N
preplace netloc DispatchBuffer_0_SEI1_2_out 1 7 5 NJ 1240 NJ 1240 NJ 1240 NJ 1240 N
preplace netloc DispatchBuffer_0_SEI2_1_out 1 7 5 NJ 1260 NJ 1260 NJ 1260 NJ 1260 N
preplace netloc DispatchBuffer_0_SEI2_2_out 1 7 5 NJ 1280 NJ 1280 NJ 1280 NJ 1280 N
preplace netloc Register_Interdepend_0_WAR 1 10 1 3760 1000n
preplace netloc Register_Interdepend_0_RAW 1 10 1 3980 980n
preplace netloc Register_Interdepend_0_WAW 1 10 1 3620 1020n
preplace netloc DispatchBuffer_0_RA1_out 1 7 5 2260 1090 NJ 1090 3160 340 NJ 340 NJ
preplace netloc DispatchBuffer_0_RA2_out 1 7 5 2290 1020 NJ 1020 2970 360 NJ 360 NJ
preplace netloc DispatchBuffer_0_RB1_out 1 7 5 2310 1030 NJ 1030 3000 380 NJ 380 NJ
preplace netloc DispatchBuffer_0_RB2_out 1 7 5 2240 1070 NJ 1070 3180 400 NJ 400 NJ
preplace netloc DispatchBuffer_0_RC1_out 1 7 5 2230 1110 NJ 1110 2960 420 NJ 420 NJ
preplace netloc DispatchBuffer_0_RC2_out 1 7 5 N 1040 NJ 1040 3190 440 NJ 440 NJ
preplace netloc Control_Unit_0_FU_bits1 1 9 3 3200 1180 NJ 1180 NJ
preplace netloc Control_Unit_0_FU_bits2 1 9 3 3170 1200 NJ 1200 NJ
preplace netloc Reorder_Buffer_0_head 1 11 3 5200 1560 NJ 1560 6380
preplace netloc Reorder_Buffer_0_tail 1 11 3 5210 1570 NJ 1570 6370
preplace netloc Reservation_Station_0_Busy 1 11 1 5000 200n
preplace netloc Allocate_unit_0_valid1_out 1 10 3 4130 2760 5160J 2600 5780
preplace netloc Allocate_unit_0_valid2_out 1 10 3 4140 2770 5170J 2610 5770
preplace netloc Allocate_unit_0_RegWrite1_out 1 10 3 4070 2720 NJ 2720 5670
preplace netloc Allocate_unit_0_RegWrite2_out 1 10 3 4080 2730 NJ 2730 5660
preplace netloc Allocate_unit_0_RA1_out 1 10 3 4270 2630 NJ 2630 5640
preplace netloc Allocate_unit_0_RA2_out 1 10 3 4170 2700 NJ 2700 5650
preplace netloc Allocate_unit_0_RB1_out 1 10 3 4290 2640 NJ 2640 5630
preplace netloc Allocate_unit_0_RB2_out 1 10 3 4280 2660 NJ 2660 5610
preplace netloc Allocate_unit_0_RC1_out 1 10 3 4260 2680 NJ 2680 5600
preplace netloc Allocate_unit_0_RC2_out 1 10 3 4180 1460 NJ 1460 5590
preplace netloc Allocate_unit_0_FU_bits1_out 1 10 3 4140 1450 NJ 1450 5550
preplace netloc Allocate_unit_0_FU_bits2_out 1 10 3 4300 2620 NJ 2620 5580
preplace netloc Allocate_unit_0_ROB_tag1 1 10 3 4250 2610 5100J 2590 5720
preplace netloc Allocate_unit_0_ROB_tag2 1 10 3 4060 2710 NJ 2710 5750
preplace netloc Issue_Unit_0_valid_issue_b 1 10 3 3910 2880 NJ 2880 5860J
preplace netloc Issue_Unit_0_valid_issue_a 1 10 3 3920 2950 NJ 2950 5740J
preplace netloc Issue_Unit_0_valid_issue_ls 1 10 3 3580 2960 NJ 2960 5880J
preplace netloc Issue_Unit_0_Issue_RS_b 1 10 1 3950 3690n
preplace netloc Issue_Unit_0_Issue_RS_a 1 10 1 3940 3710n
preplace netloc Issue_Unit_0_Issue_RS_ls 1 10 1 3930 3730n
preplace netloc Allocate_unit_0_RS_tag1 1 10 3 4000 1370 NJ 1370 5570
preplace netloc Allocate_unit_0_RS_tag2 1 10 3 4010 1380 NJ 1380 5560
preplace netloc Allocate_unit_0_RS_input1 1 10 3 4030 1470 NJ 1470 5540
preplace netloc Allocate_unit_0_RS_input2 1 10 3 4020 1350 NJ 1350 5530
preplace netloc ALU_0_valid_out 1 10 3 3550 2910 NJ 2910 5780J
preplace netloc ALU_0_ROB_tag_out 1 10 3 3880 5100 5140J 3110 NJ
preplace netloc ALU_0_alu_out 1 10 3 3760 5110 5120J 3010 NJ
preplace netloc Reservation_Station_0_c_a 1 9 3 3070 4650 3780J 4900 5010
preplace netloc Reservation_Station_0_z_a 1 9 3 3150 4710 3680J 5030 5080
preplace netloc Reservation_Station_0_PC_a 1 9 3 3040 4600 4090J 4770 4830
preplace netloc Reservation_Station_0_ra_a 1 9 3 3130 4660 3750J 4920 5060
preplace netloc Reservation_Station_0_rb_a 1 9 3 3170 4700 3650J 5090 5110
preplace netloc Reservation_Station_0_rc_a 1 9 3 3230 4810 3580J 5050 5100
preplace netloc Reservation_Station_0_v_ra_a 1 9 3 3200 4780 3600J 5070 5090
preplace netloc Reservation_Station_0_v_rb_a 1 9 3 3180 4770 3670J 4970 5040
preplace netloc Reservation_Station_0_v_rc_a 1 9 3 3160 4740 3710J 4990 5050
preplace netloc Reservation_Station_0_v_c_a 1 9 3 3220 4840 3640J 4950 5000
preplace netloc Reservation_Station_0_v_z_a 1 9 3 3110 4720 3720J 5000 5030
preplace netloc Reservation_Station_0_spec_tag_a 1 9 3 3210 4830 3660J 4930 4980
preplace netloc Reservation_Station_0_a_ctrl_a 1 9 3 2960 4640 3810J 4880 4820
preplace netloc Reservation_Station_0_SEI1_a 1 9 3 3000 4680 3770J 4860 4790
preplace netloc Reservation_Station_0_valid_a 1 9 3 3030 4730 3620J 5080 5070
preplace netloc Reservation_Station_0_ROB_tag_a 1 9 3 3120 4620 3960J 4800 4870
preplace netloc Reservation_Station_0_FU_bits0 1 9 3 2950 3000 NJ 3000 4950
preplace netloc Reservation_Station_0_FU_bits1 1 9 3 2960 3010 NJ 3010 4940
preplace netloc Reservation_Station_0_FU_bits2 1 9 3 2980 3020 NJ 3020 4930
preplace netloc Reservation_Station_0_FU_bits3 1 9 3 2990 3030 NJ 3030 4920
preplace netloc Reservation_Station_0_FU_bits4 1 9 3 3000 3040 NJ 3040 4910
preplace netloc Reservation_Station_0_FU_bits5 1 9 3 2920 4580 4240J 4740 4860
preplace netloc Reservation_Station_0_FU_bits6 1 9 3 3200 4550 4320J 4750 4850
preplace netloc Reservation_Station_0_FU_bits7 1 9 3 3210 4560 4290J 4760 4840
preplace netloc Reservation_Station_0_Ready 1 9 3 2930 3110 NJ 3110 4990
preplace netloc Allocate_unit_0_ROB_input1 1 12 1 5880 850n
preplace netloc Allocate_unit_0_ROB_input2 1 12 1 5870 870n
preplace netloc ALU_0_PC_out 1 10 3 3860 2850 NJ 2850 NJ
preplace netloc Reorder_Buffer_0_wb1 1 12 2 5890 2230 6260
preplace netloc Reorder_Buffer_0_wb2 1 12 2 5900 2240 6250
preplace netloc Reorder_Buffer_0_RD1 1 10 4 4320 2690 5020J 2500 5700J 2250 6350
preplace netloc Reservation_Station_0_PC_a2 1 9 3 2940 4610 4010J 4780 4710
preplace netloc Reservation_Station_0_ra_a2 1 9 3 2970 4690 3820J 4820 4730
preplace netloc Reservation_Station_0_ROB_tag_a2 1 9 3 2950 4630 3890J 4810 4740
preplace netloc Reservation_Station_0_rb_a2 1 9 3 3010 4760 3740J 4830 4720
preplace netloc Reservation_Station_0_rc_a2 1 9 3 3080 4800 3590J 5060 5020
preplace netloc Reservation_Station_0_c_a2 1 9 3 3190 4900 3630J 4910 4770
preplace netloc Reservation_Station_0_z_a2 1 9 3 3140 4860 3560J 5040 4990
preplace netloc Reservation_Station_0_v_ra_a2 1 9 3 3050 4820 3730J 4840 4700
preplace netloc Reservation_Station_0_v_rb_a2 1 9 3 2980 4750 3700J 4980 4810
preplace netloc Reservation_Station_0_v_rc_a2 1 9 3 2930 4670 3800J 4850 4690
preplace netloc Reservation_Station_0_v_c_a2 1 9 3 3060 4850 3610J 4960 4760
preplace netloc Reservation_Station_0_v_z_a2 1 9 3 3090 4870 3570J 5010 4800
preplace netloc Reservation_Station_0_spec_tag_a2 1 9 3 2990 4790 3690J 4940 4750
preplace netloc Reservation_Station_0_a_ctrl_a2 1 9 3 3100 4890 NJ 4890 4680
preplace netloc Reservation_Station_0_SEI1_a2 1 9 3 2920 4590 3870J 4870 4670
preplace netloc Reservation_Station_0_valid_a2 1 9 3 3020 4880 3540J 5020 4780
preplace netloc ALU_1_valid_out 1 10 3 3790 2930 NJ 2930 5760J
preplace netloc ALU_1_ROB_tag_out 1 10 3 3850 5120 5170J 3130 NJ
preplace netloc ALU_1_alu_out 1 10 3 3830 5130 5160J 3030 NJ
preplace netloc ALU_1_PC_out 1 10 3 3900 2870 NJ 2870 NJ
preplace netloc Issue_Unit_0_PC_bi 1 10 3 3560 2860 5200J 2650 NJ
preplace netloc Issue_Unit_0_PC_ai 1 10 3 3840 2940 5210J 2670 NJ
preplace netloc Issue_Unit_0_PC_a2i 1 10 3 3810 2900 5060J 2690 NJ
preplace netloc Issue_Unit_0_PC_lsi 1 10 3 3870 2920 NJ 2920 5840J
preplace netloc Issue_Unit_0_Issue_RS_a2 1 10 1 3890 3810n
preplace netloc Issue_Unit_0_valid_issue_a2 1 10 3 3800 2840 NJ 2840 5870J
preplace netloc rst_0_1 1 0 13 NJ 1070 180 980 560 1110 830 1110 1140 1030 1500 830 1840 1630 NJ 1630 NJ 1630 NJ 1630 3970 2820 5190J 2580 5850J
preplace netloc clk_0_1 1 0 13 NJ 990 200 990 NJ 990 NJ 990 1130 990 1490 820 1850 1610 NJ 1610 NJ 1610 NJ 1610 3990 2830 5180J 2570 5830J
preplace netloc xlconstant_1_dout 1 1 12 190 1490 NJ 1490 NJ 1490 NJ 1490 NJ 1490 1860 770 2320J 1050 NJ 1050 3210J 830 NJ 830 5110 2810 5820
preplace netloc DispatchBuffer_0_full 1 7 7 2330J 1390 NJ 1390 NJ 1390 NJ 1390 NJ 1390 5700J 1370 NJ
preplace netloc DispatchBuffer_0_empty 1 7 7 2340J 1400 NJ 1400 NJ 1400 NJ 1400 NJ 1400 NJ 1400 NJ
preplace netloc DispatchBuffer_0_Imm1_1_out 1 7 7 NJ 1140 NJ 1140 2990J 1250 NJ 1250 5060J 1360 NJ 1360 6380J
preplace netloc DispatchBuffer_0_Imm1_2_out 1 7 7 NJ 1160 NJ 1160 2950J 1230 NJ 1230 5080J 1340 NJ 1340 NJ
preplace netloc Allocate_unit_0_stall 1 12 2 NJ 890 NJ
preplace netloc Reservation_Station_0_PC0 1 9 3 3220 4570 4170J 4790 4970
preplace netloc Reservation_Station_0_PC1 1 9 3 3150 3050 NJ 3050 4900
preplace netloc Reservation_Station_0_PC2 1 9 3 3160 3060 NJ 3060 4890
preplace netloc Reservation_Station_0_PC3 1 9 3 3170 3070 NJ 3070 4880
preplace netloc Reservation_Station_0_PC4 1 9 3 3180 3080 NJ 3080 4870
preplace netloc Reservation_Station_0_PC5 1 9 3 3230 3130 NJ 3130 4670
preplace netloc Reservation_Station_0_PC6 1 9 3 2940 3100 NJ 3100 4960
preplace netloc Reservation_Station_0_PC7 1 9 3 3190 3140 NJ 3140 4680
preplace netloc Reservation_Station_0_Imm2_l 1 11 3 NJ 4580 NJ 4580 NJ
preplace netloc Reservation_Station_0_v_rb_b 1 11 3 NJ 3680 NJ 3680 NJ
preplace netloc Reservation_Station_0_ROB_tag_l 1 11 3 5150J 4400 NJ 4400 NJ
preplace netloc Reservation_Station_0_valid_b 1 11 3 NJ 3800 NJ 3800 6220J
preplace netloc Reservation_Station_0_SEI1_l 1 11 3 NJ 4600 NJ 4600 6300J
preplace netloc Reservation_Station_0_SEI2_l 1 11 3 NJ 4620 NJ 4620 6350J
preplace netloc Reservation_Station_0_op_b 1 11 3 NJ 3560 NJ 3560 6270J
preplace netloc Reservation_Station_0_b_ctrl_b 1 11 3 NJ 3780 NJ 3780 6230J
preplace netloc Reservation_Station_0_SEI1_b 1 11 3 NJ 3700 NJ 3700 6300J
preplace netloc Reservation_Station_0_ROB_tag_b 1 11 3 5050J 3320 NJ 3320 NJ
preplace netloc Reservation_Station_0_v_ra_l 1 11 3 5210J 4520 NJ 4520 NJ
preplace netloc Reservation_Station_0_SEI2_b 1 11 3 NJ 3720 NJ 3720 6360J
preplace netloc Reservation_Station_0_spec_tag_b 1 11 3 NJ 3740 NJ 3740 6300J
preplace netloc Reservation_Station_0_v_ra_b 1 11 3 5130J 3650 NJ 3650 NJ
preplace netloc Reservation_Station_0_PC_l 1 11 3 5180J 4430 NJ 4430 NJ
preplace netloc Reservation_Station_0_v_rb_l 1 11 3 5210J 4550 NJ 4550 NJ
preplace netloc Reservation_Station_0_ra_l 1 11 3 5190J 4460 NJ 4460 NJ
preplace netloc Reservation_Station_0_PC_b 1 11 3 5070J 3550 NJ 3550 6370J
preplace netloc Reservation_Station_0_spec_tag_l 1 11 3 NJ 4640 NJ 4640 6280J
preplace netloc Reservation_Station_0_ls_ctrl_l 1 11 3 NJ 4660 NJ 4660 6240J
preplace netloc Reservation_Station_0_ra_b 1 11 3 5090J 3590 NJ 3590 NJ
preplace netloc Reservation_Station_0_rb_l 1 11 3 5200J 4490 NJ 4490 NJ
preplace netloc Reservation_Station_0_rb_b 1 11 3 5110J 3620 NJ 3620 NJ
preplace netloc Reservation_Station_0_b_p_b 1 11 3 NJ 3760 NJ 3760 6250J
preplace netloc Reservation_Station_0_valid_l 1 11 3 NJ 4680 NJ 4680 6220J
preplace netloc Reorder_Buffer_0_Busy 1 13 1 NJ 2900
preplace netloc Write_back_signals_0_wZ1 1 13 1 NJ 3470
preplace netloc Write_back_signals_0_wC2 1 13 1 6300J 3440n
preplace netloc Write_back_signals_0_wC1 1 13 1 6330J 3410n
preplace netloc Write_back_signals_0_wZ2 1 13 1 6300J 3490n
preplace netloc Allocate_unit_0_op2_out 1 10 3 4050 2750 NJ 2750 5680
preplace netloc Allocate_unit_0_op1_out 1 10 3 4040 2740 NJ 2740 5690
preplace netloc Register_File_1_v_rc2 1 11 1 4950 760n
preplace netloc Register_File_1_v_rc1 1 11 1 4940 740n
preplace netloc Register_File_1_v_rb2 1 11 1 4870 720n
preplace netloc Register_File_1_v_rb1 1 11 1 4820 700n
preplace netloc Register_File_1_v_ra2 1 11 1 4800 680n
preplace netloc Register_File_1_v_ra1 1 11 1 4780 660n
preplace netloc Register_File_1_rc2 1 11 1 4750 640n
preplace netloc Register_File_1_rc1 1 11 1 4720 620n
preplace netloc Register_File_1_rb2 1 11 1 4700 600n
preplace netloc Register_File_1_rb1 1 11 1 4690 580n
preplace netloc Register_File_1_ra2 1 11 1 4680 560n
preplace netloc Register_File_1_ra1 1 11 1 4670 540n
preplace netloc Register_File_1_RDD1_out 1 9 3 3220 810 NJ 810 4740
preplace netloc Register_File_1_RDD2_out 1 9 3 3230 820 NJ 820 4770
preplace netloc Reorder_Buffer_0_ROB2 1 10 4 4120 2790 5120J 2540 5790J 2290 6270
preplace netloc Reorder_Buffer_0_ROB1 1 10 4 4110 2780 5080J 2530 5760J 2280 6280
preplace netloc Reorder_Buffer_0_reg_data1 1 10 4 4150 2800 5140J 2550 5590J 2300 6240
preplace netloc Reorder_Buffer_0_reg_data2 1 10 4 4160 2810 5090J 2560 5820J 2310 6230
preplace netloc Reorder_Buffer_0_RD2 1 10 4 4330 2670 5030J 2510 5710J 2260 6340
preplace netloc Write_back_signals_0_wR1 1 10 4 4090 3090 NJ 3090 5630J 3230 6230
preplace netloc Write_back_signals_0_wR2 1 10 4 4100 3120 NJ 3120 5550J 3240 6220
preplace netloc Register_File_1_RA1_t 1 11 2 5060 2440 5860J
preplace netloc Register_File_1_RA2_t 1 11 2 5050 2450 5620J
preplace netloc Register_File_1_RB1_t 1 11 2 5040 2460 5840J
preplace netloc Register_File_1_RB2_t 1 11 2 5030 2470 5740J
preplace netloc Register_File_1_Rc1_t 1 11 2 5020 2480 5810J
preplace netloc Register_File_1_RC2_t 1 11 2 5010 2490 5800J
preplace netloc Reorder_Buffer_0_ROB_ra1 1 10 4 4190 1500 NJ 1500 NJ 1500 6330
preplace netloc Reorder_Buffer_0_ROB_ra2 1 10 4 4200 1510 NJ 1510 NJ 1510 6320
preplace netloc Reorder_Buffer_0_ROB_rb1 1 10 4 4210 1520 NJ 1520 NJ 1520 6310
preplace netloc Reorder_Buffer_0_ROB_rb2 1 10 4 4220 1530 NJ 1530 NJ 1530 6300
preplace netloc Reorder_Buffer_0_ROB_rc1 1 10 4 4230 1540 NJ 1540 NJ 1540 6290
preplace netloc Reorder_Buffer_0_ROB_rc2 1 10 4 4310 2650 5050J 2520 5730J 2270 6220
preplace netloc Reorder_Buffer_0_valid_ROB 1 10 4 4240 1550 NJ 1550 NJ 1550 6360
levelinfo -pg 1 0 100 380 700 980 1320 1680 2060 2470 2790 3390 4520 5370 6070 6410
pagesize -pg 1 -db -bbox -sgen -80 0 6580 5990
"
}
0
