arch                                            	circuit  	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision          	vpr_build_info                	vpr_compiler                                         	vpr_compiled       	hostname             	rundir                                                                                                                                                                                               	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	num_le	num_luts	num_add_blocks	max_add_chain_length	num_sub_blocks	max_sub_chain_length
k6_frac_N10_4add_2chains_depop50_mem20K_22nm.xml	diffeq2.v	common       	16.40                	     	0.09           	6568        	6        	0.17          	-1          	-1          	33412      	-1      	-1         	15     	66    	0           	-1      	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_two_chains/run002/k6_frac_N10_4add_2chains_depop50_mem20K_22nm.xml/diffeq2.v/common	51236      	66                	96                 	1000               	687                  	1                 	576                 	192                   	18          	18           	324              	mult_27                  	auto       	1.59     	5019                 	1.40      	0.00             	15.4335       	-843.481            	-15.4335            	15.4335                                                      	0.0010598                        	0.000962042          	0.185053                        	0.168056            	70            	12253            	31                                    	6.4517e+06            	1.13409e+06          	1.91711e+06                      	5917.01                             	10.14                    	0.840116                                 	0.781057                     	10615                      	17                               	3116                       	6691                              	2276940                    	579894                   	16.992             	16.992                                            	-1042.37 	-16.992  	0       	0       	2.37354e+06                 	7325.76                        	0.42                	0.0819956                           	0.0784277               	133   	200     	146           	33                  	66            	33                  
