// Seed: 2347404000
module module_0 (
    input  tri1  id_0,
    input  wire  id_1,
    input  tri1  id_2,
    output uwire id_3,
    input  uwire id_4,
    input  tri0  id_5,
    input  tri1  id_6,
    input  tri0  id_7
);
  assign id_3 = 1;
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_19 = 32'd54,
    parameter id_23 = 32'd99
) (
    input tri id_0,
    input tri0 id_1,
    output tri id_2,
    output wire id_3,
    input tri0 id_4,
    input supply0 id_5,
    input wire id_6,
    input supply0 id_7,
    input wor id_8,
    input tri id_9
    , id_27,
    output tri0 id_10,
    input tri id_11,
    output tri0 id_12,
    output tri id_13,
    input wand id_14,
    input wor id_15,
    output wand id_16,
    input wire id_17,
    input tri0 id_18,
    input wor _id_19,
    output uwire id_20,
    input tri0 id_21,
    input wand id_22,
    input tri _id_23,
    input uwire id_24,
    output supply1 id_25
);
  logic [id_23 : id_19  +  1] id_28;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_5,
      id_16,
      id_8,
      id_18,
      id_21,
      id_8
  );
endmodule
