#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1339660 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x130da60 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0x133ab70 .functor NOT 1, L_0x13756d0, C4<0>, C4<0>, C4<0>;
L_0x1374f00 .functor XOR 25, L_0x1375300, L_0x1375430, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x13755c0 .functor XOR 25, L_0x1374f00, L_0x1375520, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x135fd50_0 .net *"_ivl_10", 24 0, L_0x1375520;  1 drivers
v0x135fe50_0 .net *"_ivl_12", 24 0, L_0x13755c0;  1 drivers
v0x135ff30_0 .net *"_ivl_2", 24 0, L_0x1375260;  1 drivers
v0x135fff0_0 .net *"_ivl_4", 24 0, L_0x1375300;  1 drivers
v0x13600d0_0 .net *"_ivl_6", 24 0, L_0x1375430;  1 drivers
v0x1360200_0 .net *"_ivl_8", 24 0, L_0x1374f00;  1 drivers
v0x13602e0_0 .net "a", 0 0, v0x135c100_0;  1 drivers
v0x1360380_0 .net "b", 0 0, v0x135c1c0_0;  1 drivers
v0x1360420_0 .net "c", 0 0, v0x135c260_0;  1 drivers
v0x13604c0_0 .var "clk", 0 0;
v0x1360560_0 .net "d", 0 0, v0x135c3a0_0;  1 drivers
v0x1360600_0 .net "e", 0 0, v0x135c490_0;  1 drivers
v0x13606a0_0 .net "out_dut", 24 0, L_0x1375080;  1 drivers
v0x1360740_0 .net "out_ref", 24 0, L_0x133b430;  1 drivers
v0x13607e0_0 .var/2u "stats1", 159 0;
v0x13608a0_0 .var/2u "strobe", 0 0;
v0x1360960_0 .net "tb_match", 0 0, L_0x13756d0;  1 drivers
v0x1360a20_0 .net "tb_mismatch", 0 0, L_0x133ab70;  1 drivers
L_0x1375260 .concat [ 25 0 0 0], L_0x133b430;
L_0x1375300 .concat [ 25 0 0 0], L_0x133b430;
L_0x1375430 .concat [ 25 0 0 0], L_0x1375080;
L_0x1375520 .concat [ 25 0 0 0], L_0x133b430;
L_0x13756d0 .cmp/eeq 25, L_0x1375260, L_0x13755c0;
S_0x130d770 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0x130da60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x1328e40 .functor NOT 25, L_0x1361560, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x133b430 .functor XOR 25, L_0x1328e40, L_0x13616b0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x133ade0_0 .net *"_ivl_0", 4 0, L_0x1360b00;  1 drivers
v0x133ae80_0 .net *"_ivl_10", 24 0, L_0x1361560;  1 drivers
v0x135b390_0 .net *"_ivl_12", 24 0, L_0x1328e40;  1 drivers
v0x135b450_0 .net *"_ivl_14", 24 0, L_0x13616b0;  1 drivers
v0x135b530_0 .net *"_ivl_2", 4 0, L_0x1360cb0;  1 drivers
v0x135b660_0 .net *"_ivl_4", 4 0, L_0x1360ed0;  1 drivers
v0x135b740_0 .net *"_ivl_6", 4 0, L_0x13610f0;  1 drivers
v0x135b820_0 .net *"_ivl_8", 4 0, L_0x1361340;  1 drivers
v0x135b900_0 .net "a", 0 0, v0x135c100_0;  alias, 1 drivers
v0x135b9c0_0 .net "b", 0 0, v0x135c1c0_0;  alias, 1 drivers
v0x135ba80_0 .net "c", 0 0, v0x135c260_0;  alias, 1 drivers
v0x135bb40_0 .net "d", 0 0, v0x135c3a0_0;  alias, 1 drivers
v0x135bc00_0 .net "e", 0 0, v0x135c490_0;  alias, 1 drivers
v0x135bcc0_0 .net "out", 24 0, L_0x133b430;  alias, 1 drivers
LS_0x1360b00_0_0 .concat [ 1 1 1 1], v0x135c100_0, v0x135c100_0, v0x135c100_0, v0x135c100_0;
LS_0x1360b00_0_4 .concat [ 1 0 0 0], v0x135c100_0;
L_0x1360b00 .concat [ 4 1 0 0], LS_0x1360b00_0_0, LS_0x1360b00_0_4;
LS_0x1360cb0_0_0 .concat [ 1 1 1 1], v0x135c1c0_0, v0x135c1c0_0, v0x135c1c0_0, v0x135c1c0_0;
LS_0x1360cb0_0_4 .concat [ 1 0 0 0], v0x135c1c0_0;
L_0x1360cb0 .concat [ 4 1 0 0], LS_0x1360cb0_0_0, LS_0x1360cb0_0_4;
LS_0x1360ed0_0_0 .concat [ 1 1 1 1], v0x135c260_0, v0x135c260_0, v0x135c260_0, v0x135c260_0;
LS_0x1360ed0_0_4 .concat [ 1 0 0 0], v0x135c260_0;
L_0x1360ed0 .concat [ 4 1 0 0], LS_0x1360ed0_0_0, LS_0x1360ed0_0_4;
LS_0x13610f0_0_0 .concat [ 1 1 1 1], v0x135c3a0_0, v0x135c3a0_0, v0x135c3a0_0, v0x135c3a0_0;
LS_0x13610f0_0_4 .concat [ 1 0 0 0], v0x135c3a0_0;
L_0x13610f0 .concat [ 4 1 0 0], LS_0x13610f0_0_0, LS_0x13610f0_0_4;
LS_0x1361340_0_0 .concat [ 1 1 1 1], v0x135c490_0, v0x135c490_0, v0x135c490_0, v0x135c490_0;
LS_0x1361340_0_4 .concat [ 1 0 0 0], v0x135c490_0;
L_0x1361340 .concat [ 4 1 0 0], LS_0x1361340_0_0, LS_0x1361340_0_4;
LS_0x1361560_0_0 .concat [ 5 5 5 5], L_0x1361340, L_0x13610f0, L_0x1360ed0, L_0x1360cb0;
LS_0x1361560_0_4 .concat [ 5 0 0 0], L_0x1360b00;
L_0x1361560 .concat [ 20 5 0 0], LS_0x1361560_0_0, LS_0x1361560_0_4;
LS_0x13616b0_0_0 .concat [ 1 1 1 1], v0x135c490_0, v0x135c3a0_0, v0x135c260_0, v0x135c1c0_0;
LS_0x13616b0_0_4 .concat [ 1 1 1 1], v0x135c100_0, v0x135c490_0, v0x135c3a0_0, v0x135c260_0;
LS_0x13616b0_0_8 .concat [ 1 1 1 1], v0x135c1c0_0, v0x135c100_0, v0x135c490_0, v0x135c3a0_0;
LS_0x13616b0_0_12 .concat [ 1 1 1 1], v0x135c260_0, v0x135c1c0_0, v0x135c100_0, v0x135c490_0;
LS_0x13616b0_0_16 .concat [ 1 1 1 1], v0x135c3a0_0, v0x135c260_0, v0x135c1c0_0, v0x135c100_0;
LS_0x13616b0_0_20 .concat [ 1 1 1 1], v0x135c490_0, v0x135c3a0_0, v0x135c260_0, v0x135c1c0_0;
LS_0x13616b0_0_24 .concat [ 1 0 0 0], v0x135c100_0;
LS_0x13616b0_1_0 .concat [ 4 4 4 4], LS_0x13616b0_0_0, LS_0x13616b0_0_4, LS_0x13616b0_0_8, LS_0x13616b0_0_12;
LS_0x13616b0_1_4 .concat [ 4 4 1 0], LS_0x13616b0_0_16, LS_0x13616b0_0_20, LS_0x13616b0_0_24;
L_0x13616b0 .concat [ 16 9 0 0], LS_0x13616b0_1_0, LS_0x13616b0_1_4;
S_0x135be60 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0x130da60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0x135c100_0 .var "a", 0 0;
v0x135c1c0_0 .var "b", 0 0;
v0x135c260_0 .var "c", 0 0;
v0x135c300_0 .net "clk", 0 0, v0x13604c0_0;  1 drivers
v0x135c3a0_0 .var "d", 0 0;
v0x135c490_0 .var "e", 0 0;
E_0x13252b0/0 .event negedge, v0x135c300_0;
E_0x13252b0/1 .event posedge, v0x135c300_0;
E_0x13252b0 .event/or E_0x13252b0/0, E_0x13252b0/1;
S_0x135c550 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0x130da60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x13627d0 .functor NOT 1, v0x135c100_0, C4<0>, C4<0>, C4<0>;
L_0x1372ab0 .functor NOT 1, v0x135c1c0_0, C4<0>, C4<0>, C4<0>;
L_0x1372e20 .functor NOT 1, v0x135c260_0, C4<0>, C4<0>, C4<0>;
L_0x1373140 .functor NOT 1, v0x135c3a0_0, C4<0>, C4<0>, C4<0>;
L_0x1373560 .functor NOT 1, v0x135c490_0, C4<0>, C4<0>, C4<0>;
L_0x1373400 .functor XOR 25, L_0x13629b0, L_0x1373af0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1374840 .functor XOR 25, L_0x1372d30, L_0x1373db0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1374950 .functor XOR 25, L_0x1373400, L_0x1374840, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1374ab0 .functor XOR 25, L_0x13730a0, L_0x1373d10, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1374bc0 .functor XOR 25, L_0x1374950, L_0x1374ab0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1374d30 .functor XOR 25, L_0x1373470, L_0x1374320, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1374df0 .functor XOR 25, L_0x1374bc0, L_0x1374d30, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1374f70 .functor XOR 25, L_0x1373840, L_0x1374640, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1375080 .functor XOR 25, L_0x1374df0, L_0x1374f70, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x135c830_0 .net *"_ivl_10", 0 0, L_0x13627d0;  1 drivers
v0x135c910_0 .net *"_ivl_12", 4 0, L_0x1362840;  1 drivers
L_0x7fea2f33a018 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135c9f0_0 .net *"_ivl_17", 19 0, L_0x7fea2f33a018;  1 drivers
v0x135cae0_0 .net *"_ivl_18", 0 0, L_0x1372ab0;  1 drivers
v0x135cbc0_0 .net *"_ivl_20", 4 0, L_0x1372b20;  1 drivers
L_0x7fea2f33a060 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135ccf0_0 .net *"_ivl_25", 19 0, L_0x7fea2f33a060;  1 drivers
v0x135cdd0_0 .net *"_ivl_26", 0 0, L_0x1372e20;  1 drivers
v0x135ceb0_0 .net *"_ivl_28", 4 0, L_0x1372e90;  1 drivers
L_0x7fea2f33a0a8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135cf90_0 .net *"_ivl_33", 19 0, L_0x7fea2f33a0a8;  1 drivers
v0x135d100_0 .net *"_ivl_34", 0 0, L_0x1373140;  1 drivers
v0x135d1e0_0 .net *"_ivl_36", 4 0, L_0x1373210;  1 drivers
L_0x7fea2f33a0f0 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135d2c0_0 .net *"_ivl_41", 19 0, L_0x7fea2f33a0f0;  1 drivers
v0x135d3a0_0 .net *"_ivl_42", 0 0, L_0x1373560;  1 drivers
v0x135d480_0 .net *"_ivl_44", 4 0, L_0x13735d0;  1 drivers
L_0x7fea2f33a138 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135d560_0 .net *"_ivl_49", 19 0, L_0x7fea2f33a138;  1 drivers
v0x135d640_0 .net *"_ivl_50", 4 0, L_0x1373980;  1 drivers
L_0x7fea2f33a180 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135d720_0 .net *"_ivl_55", 19 0, L_0x7fea2f33a180;  1 drivers
v0x135d800_0 .net *"_ivl_56", 4 0, L_0x1373c30;  1 drivers
L_0x7fea2f33a1c8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135d8e0_0 .net *"_ivl_61", 19 0, L_0x7fea2f33a1c8;  1 drivers
v0x135d9c0_0 .net *"_ivl_62", 4 0, L_0x1373f20;  1 drivers
L_0x7fea2f33a210 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135daa0_0 .net *"_ivl_67", 19 0, L_0x7fea2f33a210;  1 drivers
v0x135db80_0 .net *"_ivl_68", 4 0, L_0x1374180;  1 drivers
L_0x7fea2f33a258 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135dc60_0 .net *"_ivl_73", 19 0, L_0x7fea2f33a258;  1 drivers
v0x135dd40_0 .net *"_ivl_74", 4 0, L_0x1374490;  1 drivers
L_0x7fea2f33a2a0 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135de20_0 .net *"_ivl_79", 19 0, L_0x7fea2f33a2a0;  1 drivers
v0x135df00_0 .net *"_ivl_80", 24 0, L_0x1373400;  1 drivers
v0x135dfe0_0 .net *"_ivl_82", 24 0, L_0x1374840;  1 drivers
v0x135e0c0_0 .net *"_ivl_84", 24 0, L_0x1374950;  1 drivers
v0x135e1a0_0 .net *"_ivl_86", 24 0, L_0x1374ab0;  1 drivers
v0x135e280_0 .net *"_ivl_88", 24 0, L_0x1374bc0;  1 drivers
v0x135e360_0 .net *"_ivl_90", 24 0, L_0x1374d30;  1 drivers
v0x135e440_0 .net *"_ivl_92", 24 0, L_0x1374df0;  1 drivers
v0x135e520_0 .net *"_ivl_94", 24 0, L_0x1374f70;  1 drivers
v0x135e810_0 .net "a", 0 0, v0x135c100_0;  alias, 1 drivers
v0x135e8b0_0 .net "a_vec", 4 0, L_0x1361920;  1 drivers
v0x135e990_0 .net "b", 0 0, v0x135c1c0_0;  alias, 1 drivers
v0x135ea80_0 .net "b_vec", 4 0, L_0x1361c10;  1 drivers
v0x135eb60_0 .net "c", 0 0, v0x135c260_0;  alias, 1 drivers
v0x135ec50_0 .net "c_vec", 4 0, L_0x1361f00;  1 drivers
v0x135ed30_0 .net "d", 0 0, v0x135c3a0_0;  alias, 1 drivers
v0x135ee20_0 .net "d_vec", 4 0, L_0x13621f0;  1 drivers
v0x135ef00_0 .net "e", 0 0, v0x135c490_0;  alias, 1 drivers
v0x135eff0_0 .net "e_vec", 4 0, L_0x13624e0;  1 drivers
v0x135f0d0_0 .net "inv_a", 24 0, L_0x13629b0;  1 drivers
v0x135f1b0_0 .net "inv_b", 24 0, L_0x1372d30;  1 drivers
v0x135f290_0 .net "inv_c", 24 0, L_0x13730a0;  1 drivers
v0x135f370_0 .net "inv_d", 24 0, L_0x1373470;  1 drivers
v0x135f450_0 .net "inv_e", 24 0, L_0x1373840;  1 drivers
v0x135f530_0 .net "out", 24 0, L_0x1375080;  alias, 1 drivers
v0x135f610_0 .net "pos_a", 24 0, L_0x1373af0;  1 drivers
v0x135f6f0_0 .net "pos_b", 24 0, L_0x1373db0;  1 drivers
v0x135f7d0_0 .net "pos_c", 24 0, L_0x1373d10;  1 drivers
v0x135f8b0_0 .net "pos_d", 24 0, L_0x1374320;  1 drivers
v0x135f990_0 .net "pos_e", 24 0, L_0x1374640;  1 drivers
LS_0x1361920_0_0 .concat [ 1 1 1 1], v0x135c100_0, v0x135c100_0, v0x135c100_0, v0x135c100_0;
LS_0x1361920_0_4 .concat [ 1 0 0 0], v0x135c100_0;
L_0x1361920 .concat [ 4 1 0 0], LS_0x1361920_0_0, LS_0x1361920_0_4;
LS_0x1361c10_0_0 .concat [ 1 1 1 1], v0x135c1c0_0, v0x135c1c0_0, v0x135c1c0_0, v0x135c1c0_0;
LS_0x1361c10_0_4 .concat [ 1 0 0 0], v0x135c1c0_0;
L_0x1361c10 .concat [ 4 1 0 0], LS_0x1361c10_0_0, LS_0x1361c10_0_4;
LS_0x1361f00_0_0 .concat [ 1 1 1 1], v0x135c260_0, v0x135c260_0, v0x135c260_0, v0x135c260_0;
LS_0x1361f00_0_4 .concat [ 1 0 0 0], v0x135c260_0;
L_0x1361f00 .concat [ 4 1 0 0], LS_0x1361f00_0_0, LS_0x1361f00_0_4;
LS_0x13621f0_0_0 .concat [ 1 1 1 1], v0x135c3a0_0, v0x135c3a0_0, v0x135c3a0_0, v0x135c3a0_0;
LS_0x13621f0_0_4 .concat [ 1 0 0 0], v0x135c3a0_0;
L_0x13621f0 .concat [ 4 1 0 0], LS_0x13621f0_0_0, LS_0x13621f0_0_4;
LS_0x13624e0_0_0 .concat [ 1 1 1 1], v0x135c490_0, v0x135c490_0, v0x135c490_0, v0x135c490_0;
LS_0x13624e0_0_4 .concat [ 1 0 0 0], v0x135c490_0;
L_0x13624e0 .concat [ 4 1 0 0], LS_0x13624e0_0_0, LS_0x13624e0_0_4;
LS_0x1362840_0_0 .concat [ 1 1 1 1], L_0x13627d0, L_0x13627d0, L_0x13627d0, L_0x13627d0;
LS_0x1362840_0_4 .concat [ 1 0 0 0], L_0x13627d0;
L_0x1362840 .concat [ 4 1 0 0], LS_0x1362840_0_0, LS_0x1362840_0_4;
L_0x13629b0 .concat [ 5 20 0 0], L_0x1362840, L_0x7fea2f33a018;
LS_0x1372b20_0_0 .concat [ 1 1 1 1], L_0x1372ab0, L_0x1372ab0, L_0x1372ab0, L_0x1372ab0;
LS_0x1372b20_0_4 .concat [ 1 0 0 0], L_0x1372ab0;
L_0x1372b20 .concat [ 4 1 0 0], LS_0x1372b20_0_0, LS_0x1372b20_0_4;
L_0x1372d30 .concat [ 5 20 0 0], L_0x1372b20, L_0x7fea2f33a060;
LS_0x1372e90_0_0 .concat [ 1 1 1 1], L_0x1372e20, L_0x1372e20, L_0x1372e20, L_0x1372e20;
LS_0x1372e90_0_4 .concat [ 1 0 0 0], L_0x1372e20;
L_0x1372e90 .concat [ 4 1 0 0], LS_0x1372e90_0_0, LS_0x1372e90_0_4;
L_0x13730a0 .concat [ 5 20 0 0], L_0x1372e90, L_0x7fea2f33a0a8;
LS_0x1373210_0_0 .concat [ 1 1 1 1], L_0x1373140, L_0x1373140, L_0x1373140, L_0x1373140;
LS_0x1373210_0_4 .concat [ 1 0 0 0], L_0x1373140;
L_0x1373210 .concat [ 4 1 0 0], LS_0x1373210_0_0, LS_0x1373210_0_4;
L_0x1373470 .concat [ 5 20 0 0], L_0x1373210, L_0x7fea2f33a0f0;
LS_0x13735d0_0_0 .concat [ 1 1 1 1], L_0x1373560, L_0x1373560, L_0x1373560, L_0x1373560;
LS_0x13735d0_0_4 .concat [ 1 0 0 0], L_0x1373560;
L_0x13735d0 .concat [ 4 1 0 0], LS_0x13735d0_0_0, LS_0x13735d0_0_4;
L_0x1373840 .concat [ 5 20 0 0], L_0x13735d0, L_0x7fea2f33a138;
LS_0x1373980_0_0 .concat [ 1 1 1 1], v0x135c100_0, v0x135c100_0, v0x135c100_0, v0x135c100_0;
LS_0x1373980_0_4 .concat [ 1 0 0 0], v0x135c100_0;
L_0x1373980 .concat [ 4 1 0 0], LS_0x1373980_0_0, LS_0x1373980_0_4;
L_0x1373af0 .concat [ 5 20 0 0], L_0x1373980, L_0x7fea2f33a180;
LS_0x1373c30_0_0 .concat [ 1 1 1 1], v0x135c1c0_0, v0x135c1c0_0, v0x135c1c0_0, v0x135c1c0_0;
LS_0x1373c30_0_4 .concat [ 1 0 0 0], v0x135c1c0_0;
L_0x1373c30 .concat [ 4 1 0 0], LS_0x1373c30_0_0, LS_0x1373c30_0_4;
L_0x1373db0 .concat [ 5 20 0 0], L_0x1373c30, L_0x7fea2f33a1c8;
LS_0x1373f20_0_0 .concat [ 1 1 1 1], v0x135c260_0, v0x135c260_0, v0x135c260_0, v0x135c260_0;
LS_0x1373f20_0_4 .concat [ 1 0 0 0], v0x135c260_0;
L_0x1373f20 .concat [ 4 1 0 0], LS_0x1373f20_0_0, LS_0x1373f20_0_4;
L_0x1373d10 .concat [ 5 20 0 0], L_0x1373f20, L_0x7fea2f33a210;
LS_0x1374180_0_0 .concat [ 1 1 1 1], v0x135c3a0_0, v0x135c3a0_0, v0x135c3a0_0, v0x135c3a0_0;
LS_0x1374180_0_4 .concat [ 1 0 0 0], v0x135c3a0_0;
L_0x1374180 .concat [ 4 1 0 0], LS_0x1374180_0_0, LS_0x1374180_0_4;
L_0x1374320 .concat [ 5 20 0 0], L_0x1374180, L_0x7fea2f33a258;
LS_0x1374490_0_0 .concat [ 1 1 1 1], v0x135c490_0, v0x135c490_0, v0x135c490_0, v0x135c490_0;
LS_0x1374490_0_4 .concat [ 1 0 0 0], v0x135c490_0;
L_0x1374490 .concat [ 4 1 0 0], LS_0x1374490_0_0, LS_0x1374490_0_4;
L_0x1374640 .concat [ 5 20 0 0], L_0x1374490, L_0x7fea2f33a2a0;
S_0x135fb30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x130da60;
 .timescale -12 -12;
E_0x1324e30 .event anyedge, v0x13608a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13608a0_0;
    %nor/r;
    %assign/vec4 v0x13608a0_0, 0;
    %wait E_0x1324e30;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x135be60;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13252b0;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0x135c490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135c3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135c260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135c1c0_0, 0;
    %assign/vec4 v0x135c100_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x130da60;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13604c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13608a0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x130da60;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x13604c0_0;
    %inv;
    %store/vec4 v0x13604c0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x130da60;
T_4 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x135c300_0, v0x1360a20_0, v0x13602e0_0, v0x1360380_0, v0x1360420_0, v0x1360560_0, v0x1360600_0, v0x1360740_0, v0x13606a0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x130da60;
T_5 ;
    %load/vec4 v0x13607e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x13607e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x13607e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x13607e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13607e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x13607e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13607e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x130da60;
T_6 ;
    %wait E_0x13252b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13607e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13607e0_0, 4, 32;
    %load/vec4 v0x1360960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x13607e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13607e0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13607e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13607e0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1360740_0;
    %load/vec4 v0x1360740_0;
    %load/vec4 v0x13606a0_0;
    %xor;
    %load/vec4 v0x1360740_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x13607e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13607e0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x13607e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13607e0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can5_depth0/machine/vector5/iter0/response1/top_module.sv";
