#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Oct 17 17:30:11 2016
# Process ID: 10160
# Current directory: /home/asautaux/yarr/project_pcie_2/project_pcie_2.runs/impl_1
# Command line: vivado -log top_level.vdi -applog -messageDb vivado.pb -mode batch -source top_level.tcl -notrace
# Log file: /home/asautaux/yarr/project_pcie_2/project_pcie_2.runs/impl_1/top_level.vdi
# Journal file: /home/asautaux/yarr/project_pcie_2/project_pcie_2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/asautaux/yarr/project_pcie_2/project_pcie_2.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'ila_axis_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/asautaux/yarr/project_pcie_2/project_pcie_2.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila_cnt_wshb'
INFO: [Project 1-454] Reading design checkpoint '/home/asautaux/yarr/project_pcie_2/project_pcie_2.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.dcp' for cell 'pcie_0'
INFO: [Netlist 29-17] Analyzing 650 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7k160tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/asautaux/yarr/project_pcie_2/project_pcie_2.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_0/util_ds_buf_0/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_2/project_pcie_2.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_0/util_ds_buf_0/U0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_2/project_pcie_2.srcs/sources_1/ip/ila_0/ila_v6_1/constraints/ila.xdc] for cell 'ila_cnt_wshb/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_2/project_pcie_2.srcs/sources_1/ip/ila_0/ila_v6_1/constraints/ila.xdc] for cell 'ila_cnt_wshb/U0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_2/project_pcie_2.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'pcie_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/asautaux/yarr/project_pcie_2/project_pcie_2.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc:118]
INFO: [Timing 38-2] Deriving generated clocks [/home/asautaux/yarr/project_pcie_2/project_pcie_2.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc:118]
create_generated_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1897.188 ; gain = 475.500 ; free physical = 10905 ; free virtual = 20420
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_2/project_pcie_2.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'pcie_0/U0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_2/project_pcie_2.srcs/sources_1/ip/ila_1/ila_v6_1/constraints/ila.xdc] for cell 'ila_axis_rx/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_2/project_pcie_2.srcs/sources_1/ip/ila_1/ila_v6_1/constraints/ila.xdc] for cell 'ila_axis_rx/U0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_2/project_pcie_2.srcs/sources_1/ip/ila_1/ila_v6_1/constraints/ila.xdc] for cell 'ila_axis_tx/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_2/project_pcie_2.srcs/sources_1/ip/ila_1/ila_v6_1/constraints/ila.xdc] for cell 'ila_axis_tx/U0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_2/project_pcie_2.srcs/constrs_1/imports/new/project_2.xdc]
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_2/project_pcie_2.srcs/constrs_1/imports/new/project_2.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/project_pcie_2/project_pcie_2.srcs/sources_1/ip/ila_0/ila_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/project_pcie_2/project_pcie_2.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/project_pcie_2/project_pcie_2.srcs/sources_1/ip/ila_1/ila_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/project_pcie_2/project_pcie_2.srcs/sources_1/ip/ila_1/ila_1.dcp'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_0/U0/inst/pl_phy_lnk_up_cdc'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_0/U0/inst/pl_phy_lnk_up_cdc'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_0/U0/inst/pl_received_hot_rst_cdc'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_0/U0/inst/pl_received_hot_rst_cdc'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 424 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 424 instances

link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1897.188 ; gain = 843.492 ; free physical = 10922 ; free virtual = 20414
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1929.203 ; gain = 32.008 ; free physical = 10921 ; free virtual = 20414
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
