--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 676 paths analyzed, 115 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.804ns.
--------------------------------------------------------------------------------
Slack:                  16.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               swbox/button_cond/M_ctr_q_15 (FF)
  Destination:          swbox/button_cond/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.751ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.184 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: swbox/button_cond/M_ctr_q_15 to swbox/button_cond/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.DQ       Tcko                  0.525   swbox/button_cond/M_ctr_q[15]
                                                       swbox/button_cond/M_ctr_q_15
    SLICE_X9Y27.D2       net (fanout=2)        0.737   swbox/button_cond/M_ctr_q[15]
    SLICE_X9Y27.D        Tilo                  0.259   swbox/M_ctr_q_0
                                                       swbox/button_cond/out2
    SLICE_X11Y27.D3      net (fanout=4)        0.609   swbox/out1
    SLICE_X11Y27.D       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/M_button_cond_out_inv1
    SLICE_X8Y24.CE       net (fanout=5)        1.093   swbox/M_button_cond_out_inv
    SLICE_X8Y24.CLK      Tceck                 0.269   swbox/button_cond/M_ctr_q[3]
                                                       swbox/button_cond/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.751ns (1.312ns logic, 2.439ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  16.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               swbox/button_cond/M_ctr_q_15 (FF)
  Destination:          swbox/button_cond/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.748ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.184 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: swbox/button_cond/M_ctr_q_15 to swbox/button_cond/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.DQ       Tcko                  0.525   swbox/button_cond/M_ctr_q[15]
                                                       swbox/button_cond/M_ctr_q_15
    SLICE_X9Y27.D2       net (fanout=2)        0.737   swbox/button_cond/M_ctr_q[15]
    SLICE_X9Y27.D        Tilo                  0.259   swbox/M_ctr_q_0
                                                       swbox/button_cond/out2
    SLICE_X11Y27.D3      net (fanout=4)        0.609   swbox/out1
    SLICE_X11Y27.D       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/M_button_cond_out_inv1
    SLICE_X8Y24.CE       net (fanout=5)        1.093   swbox/M_button_cond_out_inv
    SLICE_X8Y24.CLK      Tceck                 0.266   swbox/button_cond/M_ctr_q[3]
                                                       swbox/button_cond/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.748ns (1.309ns logic, 2.439ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  16.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               swbox/button_cond/M_ctr_q_16 (FF)
  Destination:          swbox/button_cond/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.739ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.184 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: swbox/button_cond/M_ctr_q_16 to swbox/button_cond/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.525   swbox/button_cond/M_ctr_q[19]
                                                       swbox/button_cond/M_ctr_q_16
    SLICE_X9Y27.D1       net (fanout=2)        0.725   swbox/button_cond/M_ctr_q[16]
    SLICE_X9Y27.D        Tilo                  0.259   swbox/M_ctr_q_0
                                                       swbox/button_cond/out2
    SLICE_X11Y27.D3      net (fanout=4)        0.609   swbox/out1
    SLICE_X11Y27.D       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/M_button_cond_out_inv1
    SLICE_X8Y24.CE       net (fanout=5)        1.093   swbox/M_button_cond_out_inv
    SLICE_X8Y24.CLK      Tceck                 0.269   swbox/button_cond/M_ctr_q[3]
                                                       swbox/button_cond/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.739ns (1.312ns logic, 2.427ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  16.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               swbox/button_cond/M_ctr_q_16 (FF)
  Destination:          swbox/button_cond/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.736ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.184 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: swbox/button_cond/M_ctr_q_16 to swbox/button_cond/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.525   swbox/button_cond/M_ctr_q[19]
                                                       swbox/button_cond/M_ctr_q_16
    SLICE_X9Y27.D1       net (fanout=2)        0.725   swbox/button_cond/M_ctr_q[16]
    SLICE_X9Y27.D        Tilo                  0.259   swbox/M_ctr_q_0
                                                       swbox/button_cond/out2
    SLICE_X11Y27.D3      net (fanout=4)        0.609   swbox/out1
    SLICE_X11Y27.D       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/M_button_cond_out_inv1
    SLICE_X8Y24.CE       net (fanout=5)        1.093   swbox/M_button_cond_out_inv
    SLICE_X8Y24.CLK      Tceck                 0.266   swbox/button_cond/M_ctr_q[3]
                                                       swbox/button_cond/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.736ns (1.309ns logic, 2.427ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  16.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               swbox/button_cond/M_ctr_q_15 (FF)
  Destination:          swbox/button_cond/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.735ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.184 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: swbox/button_cond/M_ctr_q_15 to swbox/button_cond/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.DQ       Tcko                  0.525   swbox/button_cond/M_ctr_q[15]
                                                       swbox/button_cond/M_ctr_q_15
    SLICE_X9Y27.D2       net (fanout=2)        0.737   swbox/button_cond/M_ctr_q[15]
    SLICE_X9Y27.D        Tilo                  0.259   swbox/M_ctr_q_0
                                                       swbox/button_cond/out2
    SLICE_X11Y27.D3      net (fanout=4)        0.609   swbox/out1
    SLICE_X11Y27.D       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/M_button_cond_out_inv1
    SLICE_X8Y24.CE       net (fanout=5)        1.093   swbox/M_button_cond_out_inv
    SLICE_X8Y24.CLK      Tceck                 0.253   swbox/button_cond/M_ctr_q[3]
                                                       swbox/button_cond/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.735ns (1.296ns logic, 2.439ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  16.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               swbox/button_cond/M_ctr_q_16 (FF)
  Destination:          swbox/button_cond/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.723ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.184 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: swbox/button_cond/M_ctr_q_16 to swbox/button_cond/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.525   swbox/button_cond/M_ctr_q[19]
                                                       swbox/button_cond/M_ctr_q_16
    SLICE_X9Y27.D1       net (fanout=2)        0.725   swbox/button_cond/M_ctr_q[16]
    SLICE_X9Y27.D        Tilo                  0.259   swbox/M_ctr_q_0
                                                       swbox/button_cond/out2
    SLICE_X11Y27.D3      net (fanout=4)        0.609   swbox/out1
    SLICE_X11Y27.D       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/M_button_cond_out_inv1
    SLICE_X8Y24.CE       net (fanout=5)        1.093   swbox/M_button_cond_out_inv
    SLICE_X8Y24.CLK      Tceck                 0.253   swbox/button_cond/M_ctr_q[3]
                                                       swbox/button_cond/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.723ns (1.296ns logic, 2.427ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  16.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               swbox/button_cond/M_ctr_q_6 (FF)
  Destination:          swbox/button_cond/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.716ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: swbox/button_cond/M_ctr_q_6 to swbox/button_cond/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.CQ       Tcko                  0.525   swbox/button_cond/M_ctr_q[7]
                                                       swbox/button_cond/M_ctr_q_6
    SLICE_X9Y27.C1       net (fanout=2)        0.950   swbox/button_cond/M_ctr_q[6]
    SLICE_X9Y27.C        Tilo                  0.259   swbox/M_ctr_q_0
                                                       swbox/button_cond/out1
    SLICE_X11Y27.D6      net (fanout=4)        0.361   swbox/out
    SLICE_X11Y27.D       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/M_button_cond_out_inv1
    SLICE_X8Y24.CE       net (fanout=5)        1.093   swbox/M_button_cond_out_inv
    SLICE_X8Y24.CLK      Tceck                 0.269   swbox/button_cond/M_ctr_q[3]
                                                       swbox/button_cond/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.716ns (1.312ns logic, 2.404ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  16.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               swbox/button_cond/M_ctr_q_6 (FF)
  Destination:          swbox/button_cond/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.713ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: swbox/button_cond/M_ctr_q_6 to swbox/button_cond/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.CQ       Tcko                  0.525   swbox/button_cond/M_ctr_q[7]
                                                       swbox/button_cond/M_ctr_q_6
    SLICE_X9Y27.C1       net (fanout=2)        0.950   swbox/button_cond/M_ctr_q[6]
    SLICE_X9Y27.C        Tilo                  0.259   swbox/M_ctr_q_0
                                                       swbox/button_cond/out1
    SLICE_X11Y27.D6      net (fanout=4)        0.361   swbox/out
    SLICE_X11Y27.D       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/M_button_cond_out_inv1
    SLICE_X8Y24.CE       net (fanout=5)        1.093   swbox/M_button_cond_out_inv
    SLICE_X8Y24.CLK      Tceck                 0.266   swbox/button_cond/M_ctr_q[3]
                                                       swbox/button_cond/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.713ns (1.309ns logic, 2.404ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  16.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               swbox/button_cond/M_ctr_q_6 (FF)
  Destination:          swbox/button_cond/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.700ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: swbox/button_cond/M_ctr_q_6 to swbox/button_cond/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.CQ       Tcko                  0.525   swbox/button_cond/M_ctr_q[7]
                                                       swbox/button_cond/M_ctr_q_6
    SLICE_X9Y27.C1       net (fanout=2)        0.950   swbox/button_cond/M_ctr_q[6]
    SLICE_X9Y27.C        Tilo                  0.259   swbox/M_ctr_q_0
                                                       swbox/button_cond/out1
    SLICE_X11Y27.D6      net (fanout=4)        0.361   swbox/out
    SLICE_X11Y27.D       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/M_button_cond_out_inv1
    SLICE_X8Y24.CE       net (fanout=5)        1.093   swbox/M_button_cond_out_inv
    SLICE_X8Y24.CLK      Tceck                 0.253   swbox/button_cond/M_ctr_q[3]
                                                       swbox/button_cond/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.700ns (1.296ns logic, 2.404ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  16.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               swbox/button_cond/M_ctr_q_7 (FF)
  Destination:          swbox/button_cond/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.673ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: swbox/button_cond/M_ctr_q_7 to swbox/button_cond/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.DQ       Tcko                  0.525   swbox/button_cond/M_ctr_q[7]
                                                       swbox/button_cond/M_ctr_q_7
    SLICE_X9Y27.C2       net (fanout=2)        0.907   swbox/button_cond/M_ctr_q[7]
    SLICE_X9Y27.C        Tilo                  0.259   swbox/M_ctr_q_0
                                                       swbox/button_cond/out1
    SLICE_X11Y27.D6      net (fanout=4)        0.361   swbox/out
    SLICE_X11Y27.D       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/M_button_cond_out_inv1
    SLICE_X8Y24.CE       net (fanout=5)        1.093   swbox/M_button_cond_out_inv
    SLICE_X8Y24.CLK      Tceck                 0.269   swbox/button_cond/M_ctr_q[3]
                                                       swbox/button_cond/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.673ns (1.312ns logic, 2.361ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  16.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               swbox/button_cond/M_ctr_q_7 (FF)
  Destination:          swbox/button_cond/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.670ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: swbox/button_cond/M_ctr_q_7 to swbox/button_cond/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.DQ       Tcko                  0.525   swbox/button_cond/M_ctr_q[7]
                                                       swbox/button_cond/M_ctr_q_7
    SLICE_X9Y27.C2       net (fanout=2)        0.907   swbox/button_cond/M_ctr_q[7]
    SLICE_X9Y27.C        Tilo                  0.259   swbox/M_ctr_q_0
                                                       swbox/button_cond/out1
    SLICE_X11Y27.D6      net (fanout=4)        0.361   swbox/out
    SLICE_X11Y27.D       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/M_button_cond_out_inv1
    SLICE_X8Y24.CE       net (fanout=5)        1.093   swbox/M_button_cond_out_inv
    SLICE_X8Y24.CLK      Tceck                 0.266   swbox/button_cond/M_ctr_q[3]
                                                       swbox/button_cond/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.670ns (1.309ns logic, 2.361ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  16.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               swbox/button_cond/M_ctr_q_7 (FF)
  Destination:          swbox/button_cond/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.657ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: swbox/button_cond/M_ctr_q_7 to swbox/button_cond/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.DQ       Tcko                  0.525   swbox/button_cond/M_ctr_q[7]
                                                       swbox/button_cond/M_ctr_q_7
    SLICE_X9Y27.C2       net (fanout=2)        0.907   swbox/button_cond/M_ctr_q[7]
    SLICE_X9Y27.C        Tilo                  0.259   swbox/M_ctr_q_0
                                                       swbox/button_cond/out1
    SLICE_X11Y27.D6      net (fanout=4)        0.361   swbox/out
    SLICE_X11Y27.D       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/M_button_cond_out_inv1
    SLICE_X8Y24.CE       net (fanout=5)        1.093   swbox/M_button_cond_out_inv
    SLICE_X8Y24.CLK      Tceck                 0.253   swbox/button_cond/M_ctr_q[3]
                                                       swbox/button_cond/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.657ns (1.296ns logic, 2.361ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  16.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               swbox/button_cond/M_ctr_q_12 (FF)
  Destination:          swbox/button_cond/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.650ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.184 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: swbox/button_cond/M_ctr_q_12 to swbox/button_cond/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.AQ       Tcko                  0.525   swbox/button_cond/M_ctr_q[15]
                                                       swbox/button_cond/M_ctr_q_12
    SLICE_X11Y27.C2      net (fanout=2)        0.992   swbox/button_cond/M_ctr_q[12]
    SLICE_X11Y27.C       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/button_cond/out3
    SLICE_X11Y27.D5      net (fanout=4)        0.253   swbox/out2
    SLICE_X11Y27.D       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/M_button_cond_out_inv1
    SLICE_X8Y24.CE       net (fanout=5)        1.093   swbox/M_button_cond_out_inv
    SLICE_X8Y24.CLK      Tceck                 0.269   swbox/button_cond/M_ctr_q[3]
                                                       swbox/button_cond/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.650ns (1.312ns logic, 2.338ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  16.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               swbox/button_cond/M_ctr_q_12 (FF)
  Destination:          swbox/button_cond/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.647ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.184 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: swbox/button_cond/M_ctr_q_12 to swbox/button_cond/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.AQ       Tcko                  0.525   swbox/button_cond/M_ctr_q[15]
                                                       swbox/button_cond/M_ctr_q_12
    SLICE_X11Y27.C2      net (fanout=2)        0.992   swbox/button_cond/M_ctr_q[12]
    SLICE_X11Y27.C       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/button_cond/out3
    SLICE_X11Y27.D5      net (fanout=4)        0.253   swbox/out2
    SLICE_X11Y27.D       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/M_button_cond_out_inv1
    SLICE_X8Y24.CE       net (fanout=5)        1.093   swbox/M_button_cond_out_inv
    SLICE_X8Y24.CLK      Tceck                 0.266   swbox/button_cond/M_ctr_q[3]
                                                       swbox/button_cond/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.647ns (1.309ns logic, 2.338ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  16.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               swbox/button_cond/M_ctr_q_12 (FF)
  Destination:          swbox/button_cond/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.634ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.184 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: swbox/button_cond/M_ctr_q_12 to swbox/button_cond/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.AQ       Tcko                  0.525   swbox/button_cond/M_ctr_q[15]
                                                       swbox/button_cond/M_ctr_q_12
    SLICE_X11Y27.C2      net (fanout=2)        0.992   swbox/button_cond/M_ctr_q[12]
    SLICE_X11Y27.C       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/button_cond/out3
    SLICE_X11Y27.D5      net (fanout=4)        0.253   swbox/out2
    SLICE_X11Y27.D       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/M_button_cond_out_inv1
    SLICE_X8Y24.CE       net (fanout=5)        1.093   swbox/M_button_cond_out_inv
    SLICE_X8Y24.CLK      Tceck                 0.253   swbox/button_cond/M_ctr_q[3]
                                                       swbox/button_cond/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.634ns (1.296ns logic, 2.338ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  16.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               swbox/button_cond/M_ctr_q_19 (FF)
  Destination:          swbox/button_cond/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.599ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.184 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: swbox/button_cond/M_ctr_q_19 to swbox/button_cond/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.DQ       Tcko                  0.525   swbox/button_cond/M_ctr_q[19]
                                                       swbox/button_cond/M_ctr_q_19
    SLICE_X9Y27.D3       net (fanout=2)        0.585   swbox/button_cond/M_ctr_q[19]
    SLICE_X9Y27.D        Tilo                  0.259   swbox/M_ctr_q_0
                                                       swbox/button_cond/out2
    SLICE_X11Y27.D3      net (fanout=4)        0.609   swbox/out1
    SLICE_X11Y27.D       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/M_button_cond_out_inv1
    SLICE_X8Y24.CE       net (fanout=5)        1.093   swbox/M_button_cond_out_inv
    SLICE_X8Y24.CLK      Tceck                 0.269   swbox/button_cond/M_ctr_q[3]
                                                       swbox/button_cond/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.599ns (1.312ns logic, 2.287ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  16.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               swbox/button_cond/M_ctr_q_19 (FF)
  Destination:          swbox/button_cond/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.596ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.184 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: swbox/button_cond/M_ctr_q_19 to swbox/button_cond/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.DQ       Tcko                  0.525   swbox/button_cond/M_ctr_q[19]
                                                       swbox/button_cond/M_ctr_q_19
    SLICE_X9Y27.D3       net (fanout=2)        0.585   swbox/button_cond/M_ctr_q[19]
    SLICE_X9Y27.D        Tilo                  0.259   swbox/M_ctr_q_0
                                                       swbox/button_cond/out2
    SLICE_X11Y27.D3      net (fanout=4)        0.609   swbox/out1
    SLICE_X11Y27.D       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/M_button_cond_out_inv1
    SLICE_X8Y24.CE       net (fanout=5)        1.093   swbox/M_button_cond_out_inv
    SLICE_X8Y24.CLK      Tceck                 0.266   swbox/button_cond/M_ctr_q[3]
                                                       swbox/button_cond/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.596ns (1.309ns logic, 2.287ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  16.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               swbox/button_cond/M_ctr_q_19 (FF)
  Destination:          swbox/button_cond/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.583ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.184 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: swbox/button_cond/M_ctr_q_19 to swbox/button_cond/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.DQ       Tcko                  0.525   swbox/button_cond/M_ctr_q[19]
                                                       swbox/button_cond/M_ctr_q_19
    SLICE_X9Y27.D3       net (fanout=2)        0.585   swbox/button_cond/M_ctr_q[19]
    SLICE_X9Y27.D        Tilo                  0.259   swbox/M_ctr_q_0
                                                       swbox/button_cond/out2
    SLICE_X11Y27.D3      net (fanout=4)        0.609   swbox/out1
    SLICE_X11Y27.D       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/M_button_cond_out_inv1
    SLICE_X8Y24.CE       net (fanout=5)        1.093   swbox/M_button_cond_out_inv
    SLICE_X8Y24.CLK      Tceck                 0.253   swbox/button_cond/M_ctr_q[3]
                                                       swbox/button_cond/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.583ns (1.296ns logic, 2.287ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  16.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               swbox/button_cond/M_ctr_q_15 (FF)
  Destination:          swbox/button_cond/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.579ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.186 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: swbox/button_cond/M_ctr_q_15 to swbox/button_cond/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.DQ       Tcko                  0.525   swbox/button_cond/M_ctr_q[15]
                                                       swbox/button_cond/M_ctr_q_15
    SLICE_X9Y27.D2       net (fanout=2)        0.737   swbox/button_cond/M_ctr_q[15]
    SLICE_X9Y27.D        Tilo                  0.259   swbox/M_ctr_q_0
                                                       swbox/button_cond/out2
    SLICE_X11Y27.D3      net (fanout=4)        0.609   swbox/out1
    SLICE_X11Y27.D       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/M_button_cond_out_inv1
    SLICE_X8Y25.CE       net (fanout=5)        0.877   swbox/M_button_cond_out_inv
    SLICE_X8Y25.CLK      Tceck                 0.313   swbox/button_cond/M_ctr_q[7]
                                                       swbox/button_cond/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.579ns (1.356ns logic, 2.223ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  16.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               swbox/button_cond/M_ctr_q_10 (FF)
  Destination:          swbox/button_cond/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.576ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.184 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: swbox/button_cond/M_ctr_q_10 to swbox/button_cond/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.CQ       Tcko                  0.525   swbox/button_cond/M_ctr_q[11]
                                                       swbox/button_cond/M_ctr_q_10
    SLICE_X11Y27.C1      net (fanout=2)        0.918   swbox/button_cond/M_ctr_q[10]
    SLICE_X11Y27.C       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/button_cond/out3
    SLICE_X11Y27.D5      net (fanout=4)        0.253   swbox/out2
    SLICE_X11Y27.D       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/M_button_cond_out_inv1
    SLICE_X8Y24.CE       net (fanout=5)        1.093   swbox/M_button_cond_out_inv
    SLICE_X8Y24.CLK      Tceck                 0.269   swbox/button_cond/M_ctr_q[3]
                                                       swbox/button_cond/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.576ns (1.312ns logic, 2.264ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  16.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               swbox/button_cond/M_ctr_q_10 (FF)
  Destination:          swbox/button_cond/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.573ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.184 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: swbox/button_cond/M_ctr_q_10 to swbox/button_cond/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.CQ       Tcko                  0.525   swbox/button_cond/M_ctr_q[11]
                                                       swbox/button_cond/M_ctr_q_10
    SLICE_X11Y27.C1      net (fanout=2)        0.918   swbox/button_cond/M_ctr_q[10]
    SLICE_X11Y27.C       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/button_cond/out3
    SLICE_X11Y27.D5      net (fanout=4)        0.253   swbox/out2
    SLICE_X11Y27.D       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/M_button_cond_out_inv1
    SLICE_X8Y24.CE       net (fanout=5)        1.093   swbox/M_button_cond_out_inv
    SLICE_X8Y24.CLK      Tceck                 0.266   swbox/button_cond/M_ctr_q[3]
                                                       swbox/button_cond/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.573ns (1.309ns logic, 2.264ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  16.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               swbox/button_cond/M_ctr_q_16 (FF)
  Destination:          swbox/button_cond/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.567ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.186 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: swbox/button_cond/M_ctr_q_16 to swbox/button_cond/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.525   swbox/button_cond/M_ctr_q[19]
                                                       swbox/button_cond/M_ctr_q_16
    SLICE_X9Y27.D1       net (fanout=2)        0.725   swbox/button_cond/M_ctr_q[16]
    SLICE_X9Y27.D        Tilo                  0.259   swbox/M_ctr_q_0
                                                       swbox/button_cond/out2
    SLICE_X11Y27.D3      net (fanout=4)        0.609   swbox/out1
    SLICE_X11Y27.D       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/M_button_cond_out_inv1
    SLICE_X8Y25.CE       net (fanout=5)        0.877   swbox/M_button_cond_out_inv
    SLICE_X8Y25.CLK      Tceck                 0.313   swbox/button_cond/M_ctr_q[7]
                                                       swbox/button_cond/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.567ns (1.356ns logic, 2.211ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  16.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               swbox/button_cond/M_ctr_q_10 (FF)
  Destination:          swbox/button_cond/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.184 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: swbox/button_cond/M_ctr_q_10 to swbox/button_cond/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.CQ       Tcko                  0.525   swbox/button_cond/M_ctr_q[11]
                                                       swbox/button_cond/M_ctr_q_10
    SLICE_X11Y27.C1      net (fanout=2)        0.918   swbox/button_cond/M_ctr_q[10]
    SLICE_X11Y27.C       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/button_cond/out3
    SLICE_X11Y27.D5      net (fanout=4)        0.253   swbox/out2
    SLICE_X11Y27.D       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/M_button_cond_out_inv1
    SLICE_X8Y24.CE       net (fanout=5)        1.093   swbox/M_button_cond_out_inv
    SLICE_X8Y24.CLK      Tceck                 0.253   swbox/button_cond/M_ctr_q[3]
                                                       swbox/button_cond/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.296ns logic, 2.264ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  16.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               swbox/button_cond/M_ctr_q_1 (FF)
  Destination:          swbox/button_cond/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.574ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: swbox/button_cond/M_ctr_q_1 to swbox/button_cond/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y24.BQ       Tcko                  0.525   swbox/button_cond/M_ctr_q[3]
                                                       swbox/button_cond/M_ctr_q_1
    SLICE_X11Y27.D2      net (fanout=5)        1.428   swbox/M_ctr_q_1
    SLICE_X11Y27.D       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/M_button_cond_out_inv1
    SLICE_X8Y24.CE       net (fanout=5)        1.093   swbox/M_button_cond_out_inv
    SLICE_X8Y24.CLK      Tceck                 0.269   swbox/button_cond/M_ctr_q[3]
                                                       swbox/button_cond/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.574ns (1.053ns logic, 2.521ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  16.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               swbox/button_cond/M_ctr_q_1 (FF)
  Destination:          swbox/button_cond/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.571ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: swbox/button_cond/M_ctr_q_1 to swbox/button_cond/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y24.BQ       Tcko                  0.525   swbox/button_cond/M_ctr_q[3]
                                                       swbox/button_cond/M_ctr_q_1
    SLICE_X11Y27.D2      net (fanout=5)        1.428   swbox/M_ctr_q_1
    SLICE_X11Y27.D       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/M_button_cond_out_inv1
    SLICE_X8Y24.CE       net (fanout=5)        1.093   swbox/M_button_cond_out_inv
    SLICE_X8Y24.CLK      Tceck                 0.266   swbox/button_cond/M_ctr_q[3]
                                                       swbox/button_cond/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.571ns (1.050ns logic, 2.521ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  16.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               swbox/button_cond/M_ctr_q_1 (FF)
  Destination:          swbox/button_cond/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.558ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: swbox/button_cond/M_ctr_q_1 to swbox/button_cond/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y24.BQ       Tcko                  0.525   swbox/button_cond/M_ctr_q[3]
                                                       swbox/button_cond/M_ctr_q_1
    SLICE_X11Y27.D2      net (fanout=5)        1.428   swbox/M_ctr_q_1
    SLICE_X11Y27.D       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/M_button_cond_out_inv1
    SLICE_X8Y24.CE       net (fanout=5)        1.093   swbox/M_button_cond_out_inv
    SLICE_X8Y24.CLK      Tceck                 0.253   swbox/button_cond/M_ctr_q[3]
                                                       swbox/button_cond/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.558ns (1.037ns logic, 2.521ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  16.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               swbox/button_cond/M_ctr_q_15 (FF)
  Destination:          swbox/button_cond/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.535ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.186 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: swbox/button_cond/M_ctr_q_15 to swbox/button_cond/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.DQ       Tcko                  0.525   swbox/button_cond/M_ctr_q[15]
                                                       swbox/button_cond/M_ctr_q_15
    SLICE_X9Y27.D2       net (fanout=2)        0.737   swbox/button_cond/M_ctr_q[15]
    SLICE_X9Y27.D        Tilo                  0.259   swbox/M_ctr_q_0
                                                       swbox/button_cond/out2
    SLICE_X11Y27.D3      net (fanout=4)        0.609   swbox/out1
    SLICE_X11Y27.D       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/M_button_cond_out_inv1
    SLICE_X8Y25.CE       net (fanout=5)        0.877   swbox/M_button_cond_out_inv
    SLICE_X8Y25.CLK      Tceck                 0.269   swbox/button_cond/M_ctr_q[7]
                                                       swbox/button_cond/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.535ns (1.312ns logic, 2.223ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  16.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               swbox/button_cond/M_ctr_q_15 (FF)
  Destination:          swbox/button_cond/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.532ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.186 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: swbox/button_cond/M_ctr_q_15 to swbox/button_cond/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.DQ       Tcko                  0.525   swbox/button_cond/M_ctr_q[15]
                                                       swbox/button_cond/M_ctr_q_15
    SLICE_X9Y27.D2       net (fanout=2)        0.737   swbox/button_cond/M_ctr_q[15]
    SLICE_X9Y27.D        Tilo                  0.259   swbox/M_ctr_q_0
                                                       swbox/button_cond/out2
    SLICE_X11Y27.D3      net (fanout=4)        0.609   swbox/out1
    SLICE_X11Y27.D       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/M_button_cond_out_inv1
    SLICE_X8Y25.CE       net (fanout=5)        0.877   swbox/M_button_cond_out_inv
    SLICE_X8Y25.CLK      Tceck                 0.266   swbox/button_cond/M_ctr_q[7]
                                                       swbox/button_cond/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.532ns (1.309ns logic, 2.223ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  16.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               swbox/button_cond/M_ctr_q_6 (FF)
  Destination:          swbox/button_cond/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.544ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: swbox/button_cond/M_ctr_q_6 to swbox/button_cond/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.CQ       Tcko                  0.525   swbox/button_cond/M_ctr_q[7]
                                                       swbox/button_cond/M_ctr_q_6
    SLICE_X9Y27.C1       net (fanout=2)        0.950   swbox/button_cond/M_ctr_q[6]
    SLICE_X9Y27.C        Tilo                  0.259   swbox/M_ctr_q_0
                                                       swbox/button_cond/out1
    SLICE_X11Y27.D6      net (fanout=4)        0.361   swbox/out
    SLICE_X11Y27.D       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/M_button_cond_out_inv1
    SLICE_X8Y25.CE       net (fanout=5)        0.877   swbox/M_button_cond_out_inv
    SLICE_X8Y25.CLK      Tceck                 0.313   swbox/button_cond/M_ctr_q[7]
                                                       swbox/button_cond/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.356ns logic, 2.188ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  16.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               swbox/button_cond/M_ctr_q_16 (FF)
  Destination:          swbox/button_cond/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.523ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.186 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: swbox/button_cond/M_ctr_q_16 to swbox/button_cond/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.525   swbox/button_cond/M_ctr_q[19]
                                                       swbox/button_cond/M_ctr_q_16
    SLICE_X9Y27.D1       net (fanout=2)        0.725   swbox/button_cond/M_ctr_q[16]
    SLICE_X9Y27.D        Tilo                  0.259   swbox/M_ctr_q_0
                                                       swbox/button_cond/out2
    SLICE_X11Y27.D3      net (fanout=4)        0.609   swbox/out1
    SLICE_X11Y27.D       Tilo                  0.259   swbox/M_button_cond_out_inv
                                                       swbox/M_button_cond_out_inv1
    SLICE_X8Y25.CE       net (fanout=5)        0.877   swbox/M_button_cond_out_inv
    SLICE_X8Y25.CLK      Tceck                 0.269   swbox/button_cond/M_ctr_q[7]
                                                       swbox/button_cond/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.523ns (1.312ns logic, 2.211ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: swbox/button_cond/M_sync_out/CLK
  Logical resource: swbox/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: swbox/button_cond/M_ctr_q[3]/CLK
  Logical resource: swbox/button_cond/M_ctr_q_1/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: swbox/button_cond/M_ctr_q[3]/CLK
  Logical resource: swbox/button_cond/M_ctr_q_2/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: swbox/button_cond/M_ctr_q[3]/CLK
  Logical resource: swbox/button_cond/M_ctr_q_3/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: swbox/button_cond/M_ctr_q[7]/CLK
  Logical resource: swbox/button_cond/M_ctr_q_4/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: swbox/button_cond/M_ctr_q[7]/CLK
  Logical resource: swbox/button_cond/M_ctr_q_5/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: swbox/button_cond/M_ctr_q[7]/CLK
  Logical resource: swbox/button_cond/M_ctr_q_6/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: swbox/button_cond/M_ctr_q[7]/CLK
  Logical resource: swbox/button_cond/M_ctr_q_7/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: swbox/button_cond/M_ctr_q[11]/CLK
  Logical resource: swbox/button_cond/M_ctr_q_8/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: swbox/button_cond/M_ctr_q[11]/CLK
  Logical resource: swbox/button_cond/M_ctr_q_9/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: swbox/button_cond/M_ctr_q[11]/CLK
  Logical resource: swbox/button_cond/M_ctr_q_10/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: swbox/button_cond/M_ctr_q[11]/CLK
  Logical resource: swbox/button_cond/M_ctr_q_11/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: swbox/button_cond/M_ctr_q[15]/CLK
  Logical resource: swbox/button_cond/M_ctr_q_12/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: swbox/button_cond/M_ctr_q[15]/CLK
  Logical resource: swbox/button_cond/M_ctr_q_13/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: swbox/button_cond/M_ctr_q[15]/CLK
  Logical resource: swbox/button_cond/M_ctr_q_14/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: swbox/button_cond/M_ctr_q[15]/CLK
  Logical resource: swbox/button_cond/M_ctr_q_15/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: swbox/button_cond/M_ctr_q[19]/CLK
  Logical resource: swbox/button_cond/M_ctr_q_16/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: swbox/button_cond/M_ctr_q[19]/CLK
  Logical resource: swbox/button_cond/M_ctr_q_17/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: swbox/button_cond/M_ctr_q[19]/CLK
  Logical resource: swbox/button_cond/M_ctr_q_18/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: swbox/button_cond/M_ctr_q[19]/CLK
  Logical resource: swbox/button_cond/M_ctr_q_19/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: swbox/button_cond/M_sync_out/CLK
  Logical resource: swbox/button_cond/sync/M_pipe_q_1/CK
  Location pin: SLICE_X8Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X6Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X6Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X6Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X7Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: swbox/M_ctr_q_0/CLK
  Logical resource: swbox/button_cond/M_ctr_q_0/CK
  Location pin: SLICE_X9Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: swbox/M_state_q_FSM_FFd1/CLK
  Logical resource: swbox/edge_detector/M_last_q/CK
  Location pin: SLICE_X11Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: swbox/M_state_q_FSM_FFd1/CLK
  Logical resource: swbox/M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X11Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.804|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 676 paths, 0 nets, and 95 connections

Design statistics:
   Minimum period:   3.804ns{1}   (Maximum frequency: 262.881MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 08 10:26:10 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 215 MB



