<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 232.488 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 0.38 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.58 seconds; current allocated memory: 234.820 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 2,185 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/matrixmult/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,969 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/matrixmult/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,449 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/matrixmult/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,321 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/matrixmult/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,321 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/matrixmult/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,321 instructions in the design after the &apos;Array/Struct (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/matrixmult/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,321 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/matrixmult/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,321 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/matrixmult/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,321 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/matrixmult/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,385 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/matrixmult/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,321 instructions in the design after the &apos;Performance (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/matrixmult/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,321 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/matrixmult/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,321 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/matrixmult/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,321 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/matrixmult/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,561 instructions in the design after the &apos;HW Transforms (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/matrixmult/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,842 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/matrixmult/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_85_8&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:85:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_77_7&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:77:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_69_6&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:69:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_61_5&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:61:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_53_4&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:53:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_45_3&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:45:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_37_2&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:37:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_29_1&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:29:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_153_16&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:153:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_145_15&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:145:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_137_14&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:137:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_129_13&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:129:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_121_12&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:121:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_113_11&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:113:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_105_10&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:105:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_97_9&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:97:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_221_24&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:221:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_213_23&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:213:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_205_22&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:205:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_197_21&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:197:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_189_20&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:189:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_181_19&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:181:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_173_18&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:173:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_165_17&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:165:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_289_32&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:289:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_281_31&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:281:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_273_30&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:273:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_265_29&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:265:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_257_28&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:257:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_249_27&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:249:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_241_26&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:241:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_233_25&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:233:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_357_40&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:357:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_349_39&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:349:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_341_38&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:341:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_333_37&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:333:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_325_36&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:325:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_317_35&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:317:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_309_34&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:309:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_301_33&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:301:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_425_48&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:425:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_417_47&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:417:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_409_46&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:409:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_401_45&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:401:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_393_44&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:393:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_385_43&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:385:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_377_42&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:377:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_369_41&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:369:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_493_56&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:493:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_485_55&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:485:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_477_54&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:477:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_469_53&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:469:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_461_52&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:461:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_453_51&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:453:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_445_50&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:445:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_437_49&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:437:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_561_64&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:561:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_553_63&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:553:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_545_62&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:545:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_537_61&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:537:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_529_60&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:529:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_521_59&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:521:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_513_58&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:513:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_505_57&gt; at HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:505:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 2.09 seconds. CPU system time: 0.3 seconds. Elapsed time: 6.9 seconds; current allocated memory: 236.438 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.438 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 241.207 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 241.754 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 275.352 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.53 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.64 seconds; current allocated memory: 895.738 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;matrixmult&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_29_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_29_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_29_1&apos; (loop &apos;VITIS_LOOP_29_1&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:32) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:33)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_29_1&apos; (loop &apos;VITIS_LOOP_29_1&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:32) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:33)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_29_1&apos; (loop &apos;VITIS_LOOP_29_1&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:32) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:33)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_29_1&apos; (loop &apos;VITIS_LOOP_29_1&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:32) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:33)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_29_1&apos; (loop &apos;VITIS_LOOP_29_1&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:32) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:33)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_29_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 897.578 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 897.578 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_37_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_37_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_37_2&apos; (loop &apos;VITIS_LOOP_37_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:40) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:41)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_37_2&apos; (loop &apos;VITIS_LOOP_37_2&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:40) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:41)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_37_2&apos; (loop &apos;VITIS_LOOP_37_2&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:40) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:41)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_37_2&apos; (loop &apos;VITIS_LOOP_37_2&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:40) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:41)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_37_2&apos; (loop &apos;VITIS_LOOP_37_2&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:40) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:41)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_37_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 898.203 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 898.203 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_45_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_45_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_45_3&apos; (loop &apos;VITIS_LOOP_45_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:48) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:49)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_45_3&apos; (loop &apos;VITIS_LOOP_45_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:48) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:49)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_45_3&apos; (loop &apos;VITIS_LOOP_45_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:48) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:49)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_45_3&apos; (loop &apos;VITIS_LOOP_45_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:48) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:49)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_45_3&apos; (loop &apos;VITIS_LOOP_45_3&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:48) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:49)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_45_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 898.801 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 898.801 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_53_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_53_4&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_53_4&apos; (loop &apos;VITIS_LOOP_53_4&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:56) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:57)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_53_4&apos; (loop &apos;VITIS_LOOP_53_4&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:56) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:57)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_53_4&apos; (loop &apos;VITIS_LOOP_53_4&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:56) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:57)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_53_4&apos; (loop &apos;VITIS_LOOP_53_4&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:56) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:57)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_53_4&apos; (loop &apos;VITIS_LOOP_53_4&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:56) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:57)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_53_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 899.473 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 899.473 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_61_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_61_5&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_61_5&apos; (loop &apos;VITIS_LOOP_61_5&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:64) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:65)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_61_5&apos; (loop &apos;VITIS_LOOP_61_5&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:64) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:65)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_61_5&apos; (loop &apos;VITIS_LOOP_61_5&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:64) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:65)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_61_5&apos; (loop &apos;VITIS_LOOP_61_5&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:64) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:65)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_61_5&apos; (loop &apos;VITIS_LOOP_61_5&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:64) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:65)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_61_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 900.098 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 900.098 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_69_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_69_6&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_69_6&apos; (loop &apos;VITIS_LOOP_69_6&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:72) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:73)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_69_6&apos; (loop &apos;VITIS_LOOP_69_6&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:72) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:73)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_69_6&apos; (loop &apos;VITIS_LOOP_69_6&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:72) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:73)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_69_6&apos; (loop &apos;VITIS_LOOP_69_6&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:72) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:73)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_69_6&apos; (loop &apos;VITIS_LOOP_69_6&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:72) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:73)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_69_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 900.793 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 900.793 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_77_7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_77_7&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_77_7&apos; (loop &apos;VITIS_LOOP_77_7&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:80) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:81)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_77_7&apos; (loop &apos;VITIS_LOOP_77_7&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:80) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:81)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_77_7&apos; (loop &apos;VITIS_LOOP_77_7&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:80) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:81)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_77_7&apos; (loop &apos;VITIS_LOOP_77_7&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:80) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:81)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_77_7&apos; (loop &apos;VITIS_LOOP_77_7&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:80) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:81)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_77_7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 901.227 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 901.227 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_85_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_85_8&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_85_8&apos; (loop &apos;VITIS_LOOP_85_8&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:88) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:89)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_85_8&apos; (loop &apos;VITIS_LOOP_85_8&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:88) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:89)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_85_8&apos; (loop &apos;VITIS_LOOP_85_8&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:88) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:89)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_85_8&apos; (loop &apos;VITIS_LOOP_85_8&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:88) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:89)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_85_8&apos; (loop &apos;VITIS_LOOP_85_8&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:88) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:89)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_85_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 901.887 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 901.887 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_97_9&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_97_9&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_97_9&apos; (loop &apos;VITIS_LOOP_97_9&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:100) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:101)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_97_9&apos; (loop &apos;VITIS_LOOP_97_9&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:100) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:101)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_97_9&apos; (loop &apos;VITIS_LOOP_97_9&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:100) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:101)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_97_9&apos; (loop &apos;VITIS_LOOP_97_9&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:100) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:101)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_97_9&apos; (loop &apos;VITIS_LOOP_97_9&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:100) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:101)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_97_9&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 902.418 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 902.418 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_105_10&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_105_10&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_105_10&apos; (loop &apos;VITIS_LOOP_105_10&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:108) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:109)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_105_10&apos; (loop &apos;VITIS_LOOP_105_10&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:108) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:109)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_105_10&apos; (loop &apos;VITIS_LOOP_105_10&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:108) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:109)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_105_10&apos; (loop &apos;VITIS_LOOP_105_10&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:108) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:109)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_105_10&apos; (loop &apos;VITIS_LOOP_105_10&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:108) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:109)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_105_10&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.043 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 903.043 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_113_11&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_113_11&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_113_11&apos; (loop &apos;VITIS_LOOP_113_11&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:116) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:117)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_113_11&apos; (loop &apos;VITIS_LOOP_113_11&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:116) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:117)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_113_11&apos; (loop &apos;VITIS_LOOP_113_11&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:116) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:117)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_113_11&apos; (loop &apos;VITIS_LOOP_113_11&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:116) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:117)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_113_11&apos; (loop &apos;VITIS_LOOP_113_11&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:116) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:117)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_113_11&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 903.656 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 903.656 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_121_12&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_121_12&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_121_12&apos; (loop &apos;VITIS_LOOP_121_12&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:124) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:125)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_121_12&apos; (loop &apos;VITIS_LOOP_121_12&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:124) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:125)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_121_12&apos; (loop &apos;VITIS_LOOP_121_12&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:124) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:125)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_121_12&apos; (loop &apos;VITIS_LOOP_121_12&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:124) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:125)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_121_12&apos; (loop &apos;VITIS_LOOP_121_12&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:124) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:125)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_121_12&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 904.270 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 904.270 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_129_13&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_129_13&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_129_13&apos; (loop &apos;VITIS_LOOP_129_13&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:132) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:133)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_129_13&apos; (loop &apos;VITIS_LOOP_129_13&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:132) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:133)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_129_13&apos; (loop &apos;VITIS_LOOP_129_13&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:132) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:133)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_129_13&apos; (loop &apos;VITIS_LOOP_129_13&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:132) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:133)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_129_13&apos; (loop &apos;VITIS_LOOP_129_13&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:132) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:133)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_129_13&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 904.961 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 904.961 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_137_14&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_137_14&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_137_14&apos; (loop &apos;VITIS_LOOP_137_14&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:140) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:141)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_137_14&apos; (loop &apos;VITIS_LOOP_137_14&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:140) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:141)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_137_14&apos; (loop &apos;VITIS_LOOP_137_14&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:140) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:141)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_137_14&apos; (loop &apos;VITIS_LOOP_137_14&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:140) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:141)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_137_14&apos; (loop &apos;VITIS_LOOP_137_14&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:140) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:141)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_137_14&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 905.555 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 905.555 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_145_15&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_145_15&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_145_15&apos; (loop &apos;VITIS_LOOP_145_15&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:148) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:149)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_145_15&apos; (loop &apos;VITIS_LOOP_145_15&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:148) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:149)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_145_15&apos; (loop &apos;VITIS_LOOP_145_15&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:148) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:149)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_145_15&apos; (loop &apos;VITIS_LOOP_145_15&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:148) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:149)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_145_15&apos; (loop &apos;VITIS_LOOP_145_15&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:148) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:149)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_145_15&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 906.363 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 906.363 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_153_16&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_153_16&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_153_16&apos; (loop &apos;VITIS_LOOP_153_16&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:156) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:157)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_153_16&apos; (loop &apos;VITIS_LOOP_153_16&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:156) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:157)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_153_16&apos; (loop &apos;VITIS_LOOP_153_16&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:156) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:157)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_153_16&apos; (loop &apos;VITIS_LOOP_153_16&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:156) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:157)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_153_16&apos; (loop &apos;VITIS_LOOP_153_16&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:156) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:157)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_153_16&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 906.816 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 906.816 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_165_17&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_165_17&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_165_17&apos; (loop &apos;VITIS_LOOP_165_17&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:168) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:169)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_165_17&apos; (loop &apos;VITIS_LOOP_165_17&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:168) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:169)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_165_17&apos; (loop &apos;VITIS_LOOP_165_17&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:168) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:169)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_165_17&apos; (loop &apos;VITIS_LOOP_165_17&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:168) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:169)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_165_17&apos; (loop &apos;VITIS_LOOP_165_17&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:168) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:169)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_165_17&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 907.410 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 907.410 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_173_18&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_173_18&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_173_18&apos; (loop &apos;VITIS_LOOP_173_18&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:176) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:177)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_173_18&apos; (loop &apos;VITIS_LOOP_173_18&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:176) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:177)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_173_18&apos; (loop &apos;VITIS_LOOP_173_18&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:176) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:177)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_173_18&apos; (loop &apos;VITIS_LOOP_173_18&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:176) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:177)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_173_18&apos; (loop &apos;VITIS_LOOP_173_18&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:176) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:177)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_173_18&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 908.008 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 908.008 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_181_19&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_181_19&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_181_19&apos; (loop &apos;VITIS_LOOP_181_19&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:184) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:185)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_181_19&apos; (loop &apos;VITIS_LOOP_181_19&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:184) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:185)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_181_19&apos; (loop &apos;VITIS_LOOP_181_19&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:184) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:185)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_181_19&apos; (loop &apos;VITIS_LOOP_181_19&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:184) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:185)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_181_19&apos; (loop &apos;VITIS_LOOP_181_19&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:184) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:185)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_181_19&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 908.727 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 908.727 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_189_20&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_189_20&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_189_20&apos; (loop &apos;VITIS_LOOP_189_20&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:192) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:193)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_189_20&apos; (loop &apos;VITIS_LOOP_189_20&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:192) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:193)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_189_20&apos; (loop &apos;VITIS_LOOP_189_20&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:192) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:193)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_189_20&apos; (loop &apos;VITIS_LOOP_189_20&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:192) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:193)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_189_20&apos; (loop &apos;VITIS_LOOP_189_20&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:192) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:193)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_189_20&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 909.500 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 909.500 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_197_21&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_197_21&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_197_21&apos; (loop &apos;VITIS_LOOP_197_21&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:200) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:201)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_197_21&apos; (loop &apos;VITIS_LOOP_197_21&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:200) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:201)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_197_21&apos; (loop &apos;VITIS_LOOP_197_21&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:200) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:201)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_197_21&apos; (loop &apos;VITIS_LOOP_197_21&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:200) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:201)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_197_21&apos; (loop &apos;VITIS_LOOP_197_21&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:200) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:201)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_197_21&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 910.082 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 910.082 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_205_22&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_205_22&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_205_22&apos; (loop &apos;VITIS_LOOP_205_22&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:208) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:209)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_205_22&apos; (loop &apos;VITIS_LOOP_205_22&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:208) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:209)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_205_22&apos; (loop &apos;VITIS_LOOP_205_22&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:208) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:209)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_205_22&apos; (loop &apos;VITIS_LOOP_205_22&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:208) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:209)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_205_22&apos; (loop &apos;VITIS_LOOP_205_22&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:208) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:209)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_205_22&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 910.621 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 910.621 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_213_23&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_213_23&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_213_23&apos; (loop &apos;VITIS_LOOP_213_23&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:216) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:217)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_213_23&apos; (loop &apos;VITIS_LOOP_213_23&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:216) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:217)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_213_23&apos; (loop &apos;VITIS_LOOP_213_23&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:216) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:217)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_213_23&apos; (loop &apos;VITIS_LOOP_213_23&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:216) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:217)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_213_23&apos; (loop &apos;VITIS_LOOP_213_23&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:216) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:217)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_213_23&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 911.230 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 911.230 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_221_24&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_221_24&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_221_24&apos; (loop &apos;VITIS_LOOP_221_24&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:224) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:225)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_221_24&apos; (loop &apos;VITIS_LOOP_221_24&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:224) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:225)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_221_24&apos; (loop &apos;VITIS_LOOP_221_24&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:224) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:225)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_221_24&apos; (loop &apos;VITIS_LOOP_221_24&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:224) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:225)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_221_24&apos; (loop &apos;VITIS_LOOP_221_24&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:224) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:225)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_221_24&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 911.848 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 911.848 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_233_25&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_233_25&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_233_25&apos; (loop &apos;VITIS_LOOP_233_25&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:236) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:237)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_233_25&apos; (loop &apos;VITIS_LOOP_233_25&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:236) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:237)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_233_25&apos; (loop &apos;VITIS_LOOP_233_25&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:236) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:237)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_233_25&apos; (loop &apos;VITIS_LOOP_233_25&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:236) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:237)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_233_25&apos; (loop &apos;VITIS_LOOP_233_25&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:236) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:237)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_233_25&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 912.406 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 912.406 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_241_26&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_241_26&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_241_26&apos; (loop &apos;VITIS_LOOP_241_26&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:244) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:245)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_241_26&apos; (loop &apos;VITIS_LOOP_241_26&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:244) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:245)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_241_26&apos; (loop &apos;VITIS_LOOP_241_26&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:244) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:245)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_241_26&apos; (loop &apos;VITIS_LOOP_241_26&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:244) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:245)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_241_26&apos; (loop &apos;VITIS_LOOP_241_26&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:244) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:245)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_241_26&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 913.090 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 913.090 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_249_27&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_249_27&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_249_27&apos; (loop &apos;VITIS_LOOP_249_27&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:252) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:253)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_249_27&apos; (loop &apos;VITIS_LOOP_249_27&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:252) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:253)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_249_27&apos; (loop &apos;VITIS_LOOP_249_27&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:252) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:253)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_249_27&apos; (loop &apos;VITIS_LOOP_249_27&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:252) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:253)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_249_27&apos; (loop &apos;VITIS_LOOP_249_27&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:252) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:253)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_249_27&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 913.566 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 913.566 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_257_28&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_257_28&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_257_28&apos; (loop &apos;VITIS_LOOP_257_28&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:260) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:261)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_257_28&apos; (loop &apos;VITIS_LOOP_257_28&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:260) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:261)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_257_28&apos; (loop &apos;VITIS_LOOP_257_28&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:260) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:261)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_257_28&apos; (loop &apos;VITIS_LOOP_257_28&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:260) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:261)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_257_28&apos; (loop &apos;VITIS_LOOP_257_28&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:260) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:261)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_257_28&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 914.383 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 914.383 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_265_29&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_265_29&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_265_29&apos; (loop &apos;VITIS_LOOP_265_29&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:268) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:269)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_265_29&apos; (loop &apos;VITIS_LOOP_265_29&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:268) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:269)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_265_29&apos; (loop &apos;VITIS_LOOP_265_29&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:268) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:269)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_265_29&apos; (loop &apos;VITIS_LOOP_265_29&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:268) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:269)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_265_29&apos; (loop &apos;VITIS_LOOP_265_29&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:268) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:269)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_265_29&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 914.898 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 914.898 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_273_30&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_273_30&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_273_30&apos; (loop &apos;VITIS_LOOP_273_30&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:276) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:277)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_273_30&apos; (loop &apos;VITIS_LOOP_273_30&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:276) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:277)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_273_30&apos; (loop &apos;VITIS_LOOP_273_30&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:276) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:277)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_273_30&apos; (loop &apos;VITIS_LOOP_273_30&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:276) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:277)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_273_30&apos; (loop &apos;VITIS_LOOP_273_30&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:276) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:277)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_273_30&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 915.621 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 915.621 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_281_31&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_281_31&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_281_31&apos; (loop &apos;VITIS_LOOP_281_31&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:284) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:285)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_281_31&apos; (loop &apos;VITIS_LOOP_281_31&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:284) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:285)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_281_31&apos; (loop &apos;VITIS_LOOP_281_31&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:284) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:285)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_281_31&apos; (loop &apos;VITIS_LOOP_281_31&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:284) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:285)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_281_31&apos; (loop &apos;VITIS_LOOP_281_31&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:284) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:285)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_281_31&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 916.184 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 916.184 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_289_32&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_289_32&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_289_32&apos; (loop &apos;VITIS_LOOP_289_32&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:292) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:293)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_289_32&apos; (loop &apos;VITIS_LOOP_289_32&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:292) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:293)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_289_32&apos; (loop &apos;VITIS_LOOP_289_32&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:292) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:293)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_289_32&apos; (loop &apos;VITIS_LOOP_289_32&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:292) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:293)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_289_32&apos; (loop &apos;VITIS_LOOP_289_32&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:292) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:293)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_289_32&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 916.883 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 916.883 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_301_33&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_301_33&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_301_33&apos; (loop &apos;VITIS_LOOP_301_33&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:304) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:305)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_301_33&apos; (loop &apos;VITIS_LOOP_301_33&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:304) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:305)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_301_33&apos; (loop &apos;VITIS_LOOP_301_33&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:304) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:305)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_301_33&apos; (loop &apos;VITIS_LOOP_301_33&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:304) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:305)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_301_33&apos; (loop &apos;VITIS_LOOP_301_33&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:304) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:305)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_301_33&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 917.512 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 917.512 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_309_34&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_309_34&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_309_34&apos; (loop &apos;VITIS_LOOP_309_34&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:312) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:313)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_309_34&apos; (loop &apos;VITIS_LOOP_309_34&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:312) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:313)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_309_34&apos; (loop &apos;VITIS_LOOP_309_34&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:312) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:313)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_309_34&apos; (loop &apos;VITIS_LOOP_309_34&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:312) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:313)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_309_34&apos; (loop &apos;VITIS_LOOP_309_34&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:312) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:313)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_309_34&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 918.008 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 918.008 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_317_35&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_317_35&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_317_35&apos; (loop &apos;VITIS_LOOP_317_35&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:320) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:321)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_317_35&apos; (loop &apos;VITIS_LOOP_317_35&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:320) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:321)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_317_35&apos; (loop &apos;VITIS_LOOP_317_35&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:320) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:321)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_317_35&apos; (loop &apos;VITIS_LOOP_317_35&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:320) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:321)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_317_35&apos; (loop &apos;VITIS_LOOP_317_35&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:320) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:321)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_317_35&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 918.738 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 918.738 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_325_36&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_325_36&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_325_36&apos; (loop &apos;VITIS_LOOP_325_36&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:328) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:329)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_325_36&apos; (loop &apos;VITIS_LOOP_325_36&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:328) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:329)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_325_36&apos; (loop &apos;VITIS_LOOP_325_36&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:328) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:329)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_325_36&apos; (loop &apos;VITIS_LOOP_325_36&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:328) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:329)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_325_36&apos; (loop &apos;VITIS_LOOP_325_36&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:328) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:329)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_325_36&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 919.578 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 919.578 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_333_37&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_333_37&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_333_37&apos; (loop &apos;VITIS_LOOP_333_37&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:336) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:337)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_333_37&apos; (loop &apos;VITIS_LOOP_333_37&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:336) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:337)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_333_37&apos; (loop &apos;VITIS_LOOP_333_37&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:336) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:337)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_333_37&apos; (loop &apos;VITIS_LOOP_333_37&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:336) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:337)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_333_37&apos; (loop &apos;VITIS_LOOP_333_37&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:336) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:337)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_333_37&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 920.105 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 920.105 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_341_38&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_341_38&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_341_38&apos; (loop &apos;VITIS_LOOP_341_38&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:344) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:345)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_341_38&apos; (loop &apos;VITIS_LOOP_341_38&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:344) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:345)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_341_38&apos; (loop &apos;VITIS_LOOP_341_38&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:344) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:345)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_341_38&apos; (loop &apos;VITIS_LOOP_341_38&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:344) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:345)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_341_38&apos; (loop &apos;VITIS_LOOP_341_38&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:344) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:345)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_341_38&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 920.473 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 920.473 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_349_39&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_349_39&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_349_39&apos; (loop &apos;VITIS_LOOP_349_39&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:352) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:353)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_349_39&apos; (loop &apos;VITIS_LOOP_349_39&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:352) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:353)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_349_39&apos; (loop &apos;VITIS_LOOP_349_39&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:352) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:353)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_349_39&apos; (loop &apos;VITIS_LOOP_349_39&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:352) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:353)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_349_39&apos; (loop &apos;VITIS_LOOP_349_39&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:352) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:353)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_349_39&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 921.250 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 921.250 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_357_40&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_357_40&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_357_40&apos; (loop &apos;VITIS_LOOP_357_40&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:360) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:361)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_357_40&apos; (loop &apos;VITIS_LOOP_357_40&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:360) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:361)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_357_40&apos; (loop &apos;VITIS_LOOP_357_40&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:360) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:361)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_357_40&apos; (loop &apos;VITIS_LOOP_357_40&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:360) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:361)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_357_40&apos; (loop &apos;VITIS_LOOP_357_40&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:360) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:361)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_357_40&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 921.812 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 921.812 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_369_41&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_369_41&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_369_41&apos; (loop &apos;VITIS_LOOP_369_41&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:372) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:373)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_369_41&apos; (loop &apos;VITIS_LOOP_369_41&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:372) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:373)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_369_41&apos; (loop &apos;VITIS_LOOP_369_41&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:372) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:373)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_369_41&apos; (loop &apos;VITIS_LOOP_369_41&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:372) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:373)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_369_41&apos; (loop &apos;VITIS_LOOP_369_41&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:372) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:373)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_369_41&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 922.375 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 922.676 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_377_42&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_377_42&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_377_42&apos; (loop &apos;VITIS_LOOP_377_42&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:380) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:381)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_377_42&apos; (loop &apos;VITIS_LOOP_377_42&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:380) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:381)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_377_42&apos; (loop &apos;VITIS_LOOP_377_42&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:380) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:381)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_377_42&apos; (loop &apos;VITIS_LOOP_377_42&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:380) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:381)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_377_42&apos; (loop &apos;VITIS_LOOP_377_42&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:380) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:381)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_377_42&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 923.039 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 923.039 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_385_43&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_385_43&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_385_43&apos; (loop &apos;VITIS_LOOP_385_43&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:388) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:389)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_385_43&apos; (loop &apos;VITIS_LOOP_385_43&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:388) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:389)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_385_43&apos; (loop &apos;VITIS_LOOP_385_43&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:388) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:389)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_385_43&apos; (loop &apos;VITIS_LOOP_385_43&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:388) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:389)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_385_43&apos; (loop &apos;VITIS_LOOP_385_43&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:388) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:389)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_385_43&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 923.637 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 923.652 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_393_44&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_393_44&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_393_44&apos; (loop &apos;VITIS_LOOP_393_44&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:396) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:397)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_393_44&apos; (loop &apos;VITIS_LOOP_393_44&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:396) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:397)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_393_44&apos; (loop &apos;VITIS_LOOP_393_44&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:396) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:397)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_393_44&apos; (loop &apos;VITIS_LOOP_393_44&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:396) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:397)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_393_44&apos; (loop &apos;VITIS_LOOP_393_44&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:396) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:397)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_393_44&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 924.312 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 924.312 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_401_45&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_401_45&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_401_45&apos; (loop &apos;VITIS_LOOP_401_45&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:404) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:405)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_401_45&apos; (loop &apos;VITIS_LOOP_401_45&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:404) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:405)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_401_45&apos; (loop &apos;VITIS_LOOP_401_45&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:404) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:405)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_401_45&apos; (loop &apos;VITIS_LOOP_401_45&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:404) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:405)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_401_45&apos; (loop &apos;VITIS_LOOP_401_45&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:404) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:405)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_401_45&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 925.039 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 925.039 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_409_46&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_409_46&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_409_46&apos; (loop &apos;VITIS_LOOP_409_46&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:412) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:413)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_409_46&apos; (loop &apos;VITIS_LOOP_409_46&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:412) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:413)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_409_46&apos; (loop &apos;VITIS_LOOP_409_46&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:412) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:413)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_409_46&apos; (loop &apos;VITIS_LOOP_409_46&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:412) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:413)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_409_46&apos; (loop &apos;VITIS_LOOP_409_46&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:412) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:413)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_409_46&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 925.547 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 925.547 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_417_47&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_417_47&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_417_47&apos; (loop &apos;VITIS_LOOP_417_47&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:420) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:421)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_417_47&apos; (loop &apos;VITIS_LOOP_417_47&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:420) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:421)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_417_47&apos; (loop &apos;VITIS_LOOP_417_47&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:420) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:421)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_417_47&apos; (loop &apos;VITIS_LOOP_417_47&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:420) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:421)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_417_47&apos; (loop &apos;VITIS_LOOP_417_47&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:420) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:421)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_417_47&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 926.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 926.168 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_425_48&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_425_48&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_425_48&apos; (loop &apos;VITIS_LOOP_425_48&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:428) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:429)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_425_48&apos; (loop &apos;VITIS_LOOP_425_48&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:428) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:429)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_425_48&apos; (loop &apos;VITIS_LOOP_425_48&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:428) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:429)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_425_48&apos; (loop &apos;VITIS_LOOP_425_48&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:428) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:429)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_425_48&apos; (loop &apos;VITIS_LOOP_425_48&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:428) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:429)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_425_48&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 926.773 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 926.773 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_437_49&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_437_49&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_437_49&apos; (loop &apos;VITIS_LOOP_437_49&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:440) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:441)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_437_49&apos; (loop &apos;VITIS_LOOP_437_49&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:440) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:441)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_437_49&apos; (loop &apos;VITIS_LOOP_437_49&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:440) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:441)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_437_49&apos; (loop &apos;VITIS_LOOP_437_49&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:440) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:441)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_437_49&apos; (loop &apos;VITIS_LOOP_437_49&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:440) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:441)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_437_49&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 927.516 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 927.551 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_445_50&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_445_50&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_445_50&apos; (loop &apos;VITIS_LOOP_445_50&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:448) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:449)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_445_50&apos; (loop &apos;VITIS_LOOP_445_50&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:448) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:449)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_445_50&apos; (loop &apos;VITIS_LOOP_445_50&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:448) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:449)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_445_50&apos; (loop &apos;VITIS_LOOP_445_50&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:448) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:449)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_445_50&apos; (loop &apos;VITIS_LOOP_445_50&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:448) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:449)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_445_50&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 928.074 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 928.195 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_453_51&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_453_51&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_453_51&apos; (loop &apos;VITIS_LOOP_453_51&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:456) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:457)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_453_51&apos; (loop &apos;VITIS_LOOP_453_51&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:456) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:457)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_453_51&apos; (loop &apos;VITIS_LOOP_453_51&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:456) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:457)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_453_51&apos; (loop &apos;VITIS_LOOP_453_51&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:456) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:457)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_453_51&apos; (loop &apos;VITIS_LOOP_453_51&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:456) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:457)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_453_51&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 928.691 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 928.809 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_461_52&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_461_52&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_461_52&apos; (loop &apos;VITIS_LOOP_461_52&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:464) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:465)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_461_52&apos; (loop &apos;VITIS_LOOP_461_52&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:464) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:465)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_461_52&apos; (loop &apos;VITIS_LOOP_461_52&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:464) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:465)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_461_52&apos; (loop &apos;VITIS_LOOP_461_52&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:464) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:465)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_461_52&apos; (loop &apos;VITIS_LOOP_461_52&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:464) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:465)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_461_52&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 929.355 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 929.480 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_469_53&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_469_53&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_469_53&apos; (loop &apos;VITIS_LOOP_469_53&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:472) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:473)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_469_53&apos; (loop &apos;VITIS_LOOP_469_53&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:472) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:473)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_469_53&apos; (loop &apos;VITIS_LOOP_469_53&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:472) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:473)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_469_53&apos; (loop &apos;VITIS_LOOP_469_53&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:472) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:473)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_469_53&apos; (loop &apos;VITIS_LOOP_469_53&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:472) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:473)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_469_53&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 930.039 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 930.074 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_477_54&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_477_54&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_477_54&apos; (loop &apos;VITIS_LOOP_477_54&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:480) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:481)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_477_54&apos; (loop &apos;VITIS_LOOP_477_54&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:480) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:481)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_477_54&apos; (loop &apos;VITIS_LOOP_477_54&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:480) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:481)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_477_54&apos; (loop &apos;VITIS_LOOP_477_54&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:480) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:481)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_477_54&apos; (loop &apos;VITIS_LOOP_477_54&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:480) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:481)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_477_54&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 930.605 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 930.715 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_485_55&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_485_55&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_485_55&apos; (loop &apos;VITIS_LOOP_485_55&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:488) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:489)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_485_55&apos; (loop &apos;VITIS_LOOP_485_55&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:488) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:489)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_485_55&apos; (loop &apos;VITIS_LOOP_485_55&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:488) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:489)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_485_55&apos; (loop &apos;VITIS_LOOP_485_55&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:488) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:489)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_485_55&apos; (loop &apos;VITIS_LOOP_485_55&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:488) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:489)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_485_55&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 931.379 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 931.379 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_493_56&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_493_56&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_493_56&apos; (loop &apos;VITIS_LOOP_493_56&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:496) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:497)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_493_56&apos; (loop &apos;VITIS_LOOP_493_56&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:496) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:497)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_493_56&apos; (loop &apos;VITIS_LOOP_493_56&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:496) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:497)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_493_56&apos; (loop &apos;VITIS_LOOP_493_56&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:496) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:497)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_493_56&apos; (loop &apos;VITIS_LOOP_493_56&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:496) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:497)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_493_56&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 931.910 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 931.945 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_505_57&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_505_57&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_505_57&apos; (loop &apos;VITIS_LOOP_505_57&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:508) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:509)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_505_57&apos; (loop &apos;VITIS_LOOP_505_57&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:508) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:509)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_505_57&apos; (loop &apos;VITIS_LOOP_505_57&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:508) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:509)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_505_57&apos; (loop &apos;VITIS_LOOP_505_57&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:508) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:509)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_505_57&apos; (loop &apos;VITIS_LOOP_505_57&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:508) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:509)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_505_57&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 932.441 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 932.559 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_513_58&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_513_58&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_513_58&apos; (loop &apos;VITIS_LOOP_513_58&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:516) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:517)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_513_58&apos; (loop &apos;VITIS_LOOP_513_58&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:516) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:517)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_513_58&apos; (loop &apos;VITIS_LOOP_513_58&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:516) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:517)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_513_58&apos; (loop &apos;VITIS_LOOP_513_58&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:516) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:517)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_513_58&apos; (loop &apos;VITIS_LOOP_513_58&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:516) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:517)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_513_58&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 933.055 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 933.168 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_521_59&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_521_59&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_521_59&apos; (loop &apos;VITIS_LOOP_521_59&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:524) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:525)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_521_59&apos; (loop &apos;VITIS_LOOP_521_59&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:524) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:525)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_521_59&apos; (loop &apos;VITIS_LOOP_521_59&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:524) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:525)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_521_59&apos; (loop &apos;VITIS_LOOP_521_59&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:524) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:525)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_521_59&apos; (loop &apos;VITIS_LOOP_521_59&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:524) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:525)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_521_59&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 933.695 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 933.812 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_529_60&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_529_60&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_529_60&apos; (loop &apos;VITIS_LOOP_529_60&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:532) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:533)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_529_60&apos; (loop &apos;VITIS_LOOP_529_60&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:532) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:533)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_529_60&apos; (loop &apos;VITIS_LOOP_529_60&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:532) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:533)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_529_60&apos; (loop &apos;VITIS_LOOP_529_60&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:532) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:533)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_529_60&apos; (loop &apos;VITIS_LOOP_529_60&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:532) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:533)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_529_60&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 934.379 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 934.496 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_537_61&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_537_61&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_537_61&apos; (loop &apos;VITIS_LOOP_537_61&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:540) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:541)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_537_61&apos; (loop &apos;VITIS_LOOP_537_61&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:540) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:541)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_537_61&apos; (loop &apos;VITIS_LOOP_537_61&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:540) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:541)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_537_61&apos; (loop &apos;VITIS_LOOP_537_61&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:540) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:541)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_537_61&apos; (loop &apos;VITIS_LOOP_537_61&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:540) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:541)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_537_61&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 935.090 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 935.129 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_545_62&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_545_62&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_545_62&apos; (loop &apos;VITIS_LOOP_545_62&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:548) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:549)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_545_62&apos; (loop &apos;VITIS_LOOP_545_62&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:548) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:549)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_545_62&apos; (loop &apos;VITIS_LOOP_545_62&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:548) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:549)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_545_62&apos; (loop &apos;VITIS_LOOP_545_62&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:548) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:549)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_545_62&apos; (loop &apos;VITIS_LOOP_545_62&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:548) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:549)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_545_62&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 935.609 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 935.723 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_553_63&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_553_63&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_553_63&apos; (loop &apos;VITIS_LOOP_553_63&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:556) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:557)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_553_63&apos; (loop &apos;VITIS_LOOP_553_63&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:556) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:557)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_553_63&apos; (loop &apos;VITIS_LOOP_553_63&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:556) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:557)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_553_63&apos; (loop &apos;VITIS_LOOP_553_63&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:556) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:557)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_553_63&apos; (loop &apos;VITIS_LOOP_553_63&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:556) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:557)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_553_63&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 936.219 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 936.340 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_561_64&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_561_64&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_561_64&apos; (loop &apos;VITIS_LOOP_561_64&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:564) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:565)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_561_64&apos; (loop &apos;VITIS_LOOP_561_64&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:564) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:565)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_561_64&apos; (loop &apos;VITIS_LOOP_561_64&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:564) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:565)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_561_64&apos; (loop &apos;VITIS_LOOP_561_64&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:564) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:565)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_561_64&apos; (loop &apos;VITIS_LOOP_561_64&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:564) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:565)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop &apos;VITIS_LOOP_561_64&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 936.863 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 936.977 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 941.238 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 941.238 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_29_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_29_1&apos; pipeline &apos;VITIS_LOOP_29_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_29_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 942.043 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_37_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_37_2&apos; pipeline &apos;VITIS_LOOP_37_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_37_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 943.820 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_45_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_45_3&apos; pipeline &apos;VITIS_LOOP_45_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_45_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 945.359 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_53_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_53_4&apos; pipeline &apos;VITIS_LOOP_53_4&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_53_4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 946.992 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_61_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_61_5&apos; pipeline &apos;VITIS_LOOP_61_5&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_61_5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 948.691 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_69_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_69_6&apos; pipeline &apos;VITIS_LOOP_69_6&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_69_6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 950.629 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_77_7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_77_7&apos; pipeline &apos;VITIS_LOOP_77_7&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_77_7&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 952.441 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_85_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_85_8&apos; pipeline &apos;VITIS_LOOP_85_8&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_85_8&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 954.066 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_97_9&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_97_9&apos; pipeline &apos;VITIS_LOOP_97_9&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_97_9&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 955.672 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_105_10&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_105_10&apos; pipeline &apos;VITIS_LOOP_105_10&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_105_10&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 957.090 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_113_11&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_113_11&apos; pipeline &apos;VITIS_LOOP_113_11&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_113_11&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 958.734 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_121_12&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_121_12&apos; pipeline &apos;VITIS_LOOP_121_12&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_121_12&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 960.422 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_129_13&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_129_13&apos; pipeline &apos;VITIS_LOOP_129_13&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_129_13&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 961.691 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_137_14&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_137_14&apos; pipeline &apos;VITIS_LOOP_137_14&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_137_14&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 963.332 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_145_15&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_145_15&apos; pipeline &apos;VITIS_LOOP_145_15&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_145_15&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 964.961 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_153_16&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_153_16&apos; pipeline &apos;VITIS_LOOP_153_16&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_153_16&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 966.586 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_165_17&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_165_17&apos; pipeline &apos;VITIS_LOOP_165_17&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_165_17&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 968.184 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_173_18&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_173_18&apos; pipeline &apos;VITIS_LOOP_173_18&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_173_18&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 969.852 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_181_19&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_181_19&apos; pipeline &apos;VITIS_LOOP_181_19&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_181_19&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 971.449 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_189_20&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_189_20&apos; pipeline &apos;VITIS_LOOP_189_20&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_189_20&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 973.109 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_197_21&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_197_21&apos; pipeline &apos;VITIS_LOOP_197_21&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_197_21&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 974.750 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_205_22&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_205_22&apos; pipeline &apos;VITIS_LOOP_205_22&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_205_22&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 976.441 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_213_23&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_213_23&apos; pipeline &apos;VITIS_LOOP_213_23&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_213_23&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 978.039 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_221_24&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_221_24&apos; pipeline &apos;VITIS_LOOP_221_24&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_221_24&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 979.723 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_233_25&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_233_25&apos; pipeline &apos;VITIS_LOOP_233_25&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_233_25&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 981.391 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_241_26&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_241_26&apos; pipeline &apos;VITIS_LOOP_241_26&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_241_26&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 983.020 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_249_27&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_249_27&apos; pipeline &apos;VITIS_LOOP_249_27&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_249_27&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 984.574 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_257_28&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_257_28&apos; pipeline &apos;VITIS_LOOP_257_28&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_257_28&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 986.203 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_265_29&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_265_29&apos; pipeline &apos;VITIS_LOOP_265_29&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_265_29&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 987.828 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_273_30&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_273_30&apos; pipeline &apos;VITIS_LOOP_273_30&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_273_30&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 989.484 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_281_31&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_281_31&apos; pipeline &apos;VITIS_LOOP_281_31&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_281_31&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 991.082 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_289_32&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_289_32&apos; pipeline &apos;VITIS_LOOP_289_32&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_289_32&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 992.781 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_301_33&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_301_33&apos; pipeline &apos;VITIS_LOOP_301_33&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_301_33&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 994.340 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_309_34&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_309_34&apos; pipeline &apos;VITIS_LOOP_309_34&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_309_34&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 995.961 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_317_35&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_317_35&apos; pipeline &apos;VITIS_LOOP_317_35&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_317_35&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 997.590 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_325_36&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_325_36&apos; pipeline &apos;VITIS_LOOP_325_36&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_325_36&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 999.242 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_333_37&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_333_37&apos; pipeline &apos;VITIS_LOOP_333_37&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_333_37&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1000.840 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_341_38&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_341_38&apos; pipeline &apos;VITIS_LOOP_341_38&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_341_38&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1002.465 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_349_39&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_349_39&apos; pipeline &apos;VITIS_LOOP_349_39&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_349_39&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1004.125 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_357_40&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_357_40&apos; pipeline &apos;VITIS_LOOP_357_40&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_357_40&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1005.785 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_369_41&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_369_41&apos; pipeline &apos;VITIS_LOOP_369_41&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_369_41&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1007.426 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_377_42&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_377_42&apos; pipeline &apos;VITIS_LOOP_377_42&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_377_42&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1009.051 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_385_43&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_385_43&apos; pipeline &apos;VITIS_LOOP_385_43&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_385_43&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1010.660 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_393_44&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_393_44&apos; pipeline &apos;VITIS_LOOP_393_44&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_393_44&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1012.289 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_401_45&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_401_45&apos; pipeline &apos;VITIS_LOOP_401_45&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_401_45&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1013.883 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_409_46&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_409_46&apos; pipeline &apos;VITIS_LOOP_409_46&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_409_46&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1015.582 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_417_47&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_417_47&apos; pipeline &apos;VITIS_LOOP_417_47&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_417_47&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1017.207 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_425_48&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_425_48&apos; pipeline &apos;VITIS_LOOP_425_48&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_425_48&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1018.805 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_437_49&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_437_49&apos; pipeline &apos;VITIS_LOOP_437_49&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_437_49&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1020.461 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_445_50&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_445_50&apos; pipeline &apos;VITIS_LOOP_445_50&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_445_50&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1022.043 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_453_51&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_453_51&apos; pipeline &apos;VITIS_LOOP_453_51&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_453_51&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1023.668 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_461_52&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_461_52&apos; pipeline &apos;VITIS_LOOP_461_52&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_461_52&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.001 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_469_53&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_469_53&apos; pipeline &apos;VITIS_LOOP_469_53&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_469_53&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.003 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_477_54&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_477_54&apos; pipeline &apos;VITIS_LOOP_477_54&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_477_54&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.004 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_485_55&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_485_55&apos; pipeline &apos;VITIS_LOOP_485_55&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_485_55&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.006 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_493_56&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_493_56&apos; pipeline &apos;VITIS_LOOP_493_56&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_493_56&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.008 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_505_57&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_505_57&apos; pipeline &apos;VITIS_LOOP_505_57&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_505_57&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.009 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_513_58&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_513_58&apos; pipeline &apos;VITIS_LOOP_513_58&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_513_58&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.011 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_521_59&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_521_59&apos; pipeline &apos;VITIS_LOOP_521_59&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_521_59&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.013 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_529_60&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_529_60&apos; pipeline &apos;VITIS_LOOP_529_60&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_529_60&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.014 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_537_61&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_537_61&apos; pipeline &apos;VITIS_LOOP_537_61&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_537_61&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.016 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_545_62&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_545_62&apos; pipeline &apos;VITIS_LOOP_545_62&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_545_62&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.017 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_553_63&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_553_63&apos; pipeline &apos;VITIS_LOOP_553_63&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_553_63&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.019 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_561_64&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_561_64&apos; pipeline &apos;VITIS_LOOP_561_64&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_561_64&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.020 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;matrixmult/A_0&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;matrixmult/A_1&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;matrixmult/A_2&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;matrixmult/A_3&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;matrixmult/A_4&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;matrixmult/A_5&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;matrixmult/A_6&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;matrixmult/A_7&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;matrixmult/B_0&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;matrixmult/B_1&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;matrixmult/B_2&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;matrixmult/B_3&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;matrixmult/B_4&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;matrixmult/B_5&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;matrixmult/B_6&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;matrixmult/B_7&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;matrixmult/C_0&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;matrixmult/C_1&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;matrixmult/C_2&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;matrixmult/C_3&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;matrixmult/C_4&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;matrixmult/C_5&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;matrixmult/C_6&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;matrixmult/C_7&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;matrixmult&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.032 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 0.39 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.039 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 1.86 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.9 seconds; current allocated memory: 1.056 GB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for matrixmult." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for matrixmult." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 279.41 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 25.07 seconds. CPU system time: 2.05 seconds. Elapsed time: 31.66 seconds; current allocated memory: 853.547 MB." resolution=""/>
</Messages>
