#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000000001226850 .scope module, "eight_bit_adder_top" "eight_bit_adder_top" 2 3;
 .timescale 0 0;
v000000000091bfa0_0 .var "carry_in", 0 0;
v000000000091c040_0 .net "carry_out", 0 0, L_000000000091d120;  1 drivers
v000000000091a420_0 .net "sum", 7 0, L_000000000091ffd0;  1 drivers
v000000000091ac40_0 .var "x", 7 0;
v000000000091a880_0 .var "y", 7 0;
S_00000000012269e0 .scope module, "ADDER" "eight_bit_adder" 2 10, 3 3 0, S_0000000001226850;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "x";
    .port_info 1 /INPUT 8 "y";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
v000000000091b960_0 .net "carry_in", 0 0, v000000000091bfa0_0;  1 drivers
v000000000091a380_0 .net "carry_out", 0 0, L_000000000091d120;  alias, 1 drivers
v000000000091a9c0_0 .net "intermediate_carry", 6 0, L_000000000091f850;  1 drivers
v000000000091aa60_0 .net "sum", 7 0, L_000000000091ffd0;  alias, 1 drivers
v000000000091c220_0 .net "x", 7 0, v000000000091ac40_0;  1 drivers
v000000000091be60_0 .net "y", 7 0, v000000000091a880_0;  1 drivers
L_000000000091a920 .part v000000000091ac40_0, 0, 1;
L_000000000091af60 .part v000000000091a880_0, 0, 1;
L_000000000091a4c0 .part v000000000091ac40_0, 1, 1;
L_000000000091b140 .part v000000000091a880_0, 1, 1;
L_000000000091ab00 .part L_000000000091f850, 0, 1;
L_000000000091baa0 .part v000000000091ac40_0, 2, 1;
L_000000000091b000 .part v000000000091a880_0, 2, 1;
L_000000000091ace0 .part L_000000000091f850, 1, 1;
L_000000000091b1e0 .part v000000000091ac40_0, 3, 1;
L_000000000091b0a0 .part v000000000091a880_0, 3, 1;
L_000000000091b320 .part L_000000000091f850, 2, 1;
L_000000000091b460 .part v000000000091ac40_0, 4, 1;
L_000000000091b500 .part v000000000091a880_0, 4, 1;
L_000000000091b5a0 .part L_000000000091f850, 3, 1;
L_000000000091b640 .part v000000000091ac40_0, 5, 1;
L_000000000091b6e0 .part v000000000091a880_0, 5, 1;
L_000000000091b780 .part L_000000000091f850, 4, 1;
L_000000000091bb40 .part v000000000091ac40_0, 6, 1;
L_000000000091e4f0 .part v000000000091a880_0, 6, 1;
L_000000000091e450 .part L_000000000091f850, 5, 1;
LS_000000000091f850_0_0 .concat8 [ 1 1 1 1], L_00000000008bcf90, L_00000000008bc900, L_00000000008bd070, L_00000000008bcba0;
LS_000000000091f850_0_4 .concat8 [ 1 1 1 0], L_000000000091c710, L_000000000091cef0, L_000000000091ccc0;
L_000000000091f850 .concat8 [ 4 3 0 0], LS_000000000091f850_0_0, LS_000000000091f850_0_4;
L_000000000091fc10 .part v000000000091ac40_0, 7, 1;
L_000000000091f530 .part v000000000091a880_0, 7, 1;
L_00000000009201b0 .part L_000000000091f850, 6, 1;
LS_000000000091ffd0_0_0 .concat8 [ 1 1 1 1], L_00000000008bc350, L_00000000008bc820, L_00000000008bc430, L_00000000008bc890;
LS_000000000091ffd0_0_4 .concat8 [ 1 1 1 1], L_00000000008bceb0, L_000000000091ce10, L_000000000091d200, L_000000000091cf60;
L_000000000091ffd0 .concat8 [ 4 4 0 0], LS_000000000091ffd0_0_0, LS_000000000091ffd0_0_4;
S_0000000001226b70 .scope module, "FA0" "one_bit_full_adder" 3 16, 4 1 0, S_00000000012269e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000008bc270 .functor XOR 1, L_000000000091a920, L_000000000091af60, C4<0>, C4<0>;
L_00000000008bc350 .functor XOR 1, L_00000000008bc270, v000000000091bfa0_0, C4<0>, C4<0>;
L_00000000008bcd60 .functor AND 1, L_000000000091a920, L_000000000091af60, C4<1>, C4<1>;
L_00000000008bc740 .functor AND 1, L_000000000091af60, v000000000091bfa0_0, C4<1>, C4<1>;
L_00000000008bc7b0 .functor OR 1, L_00000000008bcd60, L_00000000008bc740, C4<0>, C4<0>;
L_00000000008bc970 .functor AND 1, v000000000091bfa0_0, L_000000000091a920, C4<1>, C4<1>;
L_00000000008bcf90 .functor OR 1, L_00000000008bc7b0, L_00000000008bc970, C4<0>, C4<0>;
v00000000008a3c30_0 .net *"_ivl_0", 0 0, L_00000000008bc270;  1 drivers
v00000000008a3f50_0 .net *"_ivl_10", 0 0, L_00000000008bc970;  1 drivers
v00000000008a2c90_0 .net *"_ivl_4", 0 0, L_00000000008bcd60;  1 drivers
v00000000008a3870_0 .net *"_ivl_6", 0 0, L_00000000008bc740;  1 drivers
v00000000008a2f10_0 .net *"_ivl_8", 0 0, L_00000000008bc7b0;  1 drivers
v000000000089c980_0 .net "a", 0 0, L_000000000091a920;  1 drivers
v000000000089c8e0_0 .net "b", 0 0, L_000000000091af60;  1 drivers
v000000000089ca20_0 .net "cin", 0 0, v000000000091bfa0_0;  alias, 1 drivers
v000000000089c520_0 .net "cout", 0 0, L_00000000008bcf90;  1 drivers
v0000000000919810_0 .net "sum", 0 0, L_00000000008bc350;  1 drivers
S_00000000008a6140 .scope module, "FA1" "one_bit_full_adder" 3 17, 4 1 0, S_00000000012269e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000008bccf0 .functor XOR 1, L_000000000091a4c0, L_000000000091b140, C4<0>, C4<0>;
L_00000000008bc820 .functor XOR 1, L_00000000008bccf0, L_000000000091ab00, C4<0>, C4<0>;
L_00000000008bc2e0 .functor AND 1, L_000000000091a4c0, L_000000000091b140, C4<1>, C4<1>;
L_00000000008bcc10 .functor AND 1, L_000000000091b140, L_000000000091ab00, C4<1>, C4<1>;
L_00000000008bcdd0 .functor OR 1, L_00000000008bc2e0, L_00000000008bcc10, C4<0>, C4<0>;
L_00000000008bce40 .functor AND 1, L_000000000091ab00, L_000000000091a4c0, C4<1>, C4<1>;
L_00000000008bc900 .functor OR 1, L_00000000008bcdd0, L_00000000008bce40, C4<0>, C4<0>;
v0000000000918870_0 .net *"_ivl_0", 0 0, L_00000000008bccf0;  1 drivers
v00000000009191d0_0 .net *"_ivl_10", 0 0, L_00000000008bce40;  1 drivers
v0000000000919ef0_0 .net *"_ivl_4", 0 0, L_00000000008bc2e0;  1 drivers
v00000000009193b0_0 .net *"_ivl_6", 0 0, L_00000000008bcc10;  1 drivers
v00000000009194f0_0 .net *"_ivl_8", 0 0, L_00000000008bcdd0;  1 drivers
v0000000000918370_0 .net "a", 0 0, L_000000000091a4c0;  1 drivers
v0000000000918c30_0 .net "b", 0 0, L_000000000091b140;  1 drivers
v0000000000918ff0_0 .net "cin", 0 0, L_000000000091ab00;  1 drivers
v0000000000919590_0 .net "cout", 0 0, L_00000000008bc900;  1 drivers
v00000000009199f0_0 .net "sum", 0 0, L_00000000008bc820;  1 drivers
S_00000000008a62d0 .scope module, "FA2" "one_bit_full_adder" 3 18, 4 1 0, S_00000000012269e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000008bc3c0 .functor XOR 1, L_000000000091baa0, L_000000000091b000, C4<0>, C4<0>;
L_00000000008bc430 .functor XOR 1, L_00000000008bc3c0, L_000000000091ace0, C4<0>, C4<0>;
L_00000000008bd000 .functor AND 1, L_000000000091baa0, L_000000000091b000, C4<1>, C4<1>;
L_00000000008bc4a0 .functor AND 1, L_000000000091b000, L_000000000091ace0, C4<1>, C4<1>;
L_00000000008bc580 .functor OR 1, L_00000000008bd000, L_00000000008bc4a0, C4<0>, C4<0>;
L_00000000008bc660 .functor AND 1, L_000000000091ace0, L_000000000091baa0, C4<1>, C4<1>;
L_00000000008bd070 .functor OR 1, L_00000000008bc580, L_00000000008bc660, C4<0>, C4<0>;
v0000000000918cd0_0 .net *"_ivl_0", 0 0, L_00000000008bc3c0;  1 drivers
v000000000091a210_0 .net *"_ivl_10", 0 0, L_00000000008bc660;  1 drivers
v000000000091a0d0_0 .net *"_ivl_4", 0 0, L_00000000008bd000;  1 drivers
v0000000000918af0_0 .net *"_ivl_6", 0 0, L_00000000008bc4a0;  1 drivers
v0000000000918690_0 .net *"_ivl_8", 0 0, L_00000000008bc580;  1 drivers
v00000000009184b0_0 .net "a", 0 0, L_000000000091baa0;  1 drivers
v0000000000919090_0 .net "b", 0 0, L_000000000091b000;  1 drivers
v00000000009187d0_0 .net "cin", 0 0, L_000000000091ace0;  1 drivers
v0000000000918910_0 .net "cout", 0 0, L_00000000008bd070;  1 drivers
v0000000000919450_0 .net "sum", 0 0, L_00000000008bc430;  1 drivers
S_00000000008a6460 .scope module, "FA3" "one_bit_full_adder" 3 19, 4 1 0, S_00000000012269e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000008bc6d0 .functor XOR 1, L_000000000091b1e0, L_000000000091b0a0, C4<0>, C4<0>;
L_00000000008bc890 .functor XOR 1, L_00000000008bc6d0, L_000000000091b320, C4<0>, C4<0>;
L_00000000008bc9e0 .functor AND 1, L_000000000091b1e0, L_000000000091b0a0, C4<1>, C4<1>;
L_00000000008bca50 .functor AND 1, L_000000000091b0a0, L_000000000091b320, C4<1>, C4<1>;
L_00000000008bcac0 .functor OR 1, L_00000000008bc9e0, L_00000000008bca50, C4<0>, C4<0>;
L_00000000008bcb30 .functor AND 1, L_000000000091b320, L_000000000091b1e0, C4<1>, C4<1>;
L_00000000008bcba0 .functor OR 1, L_00000000008bcac0, L_00000000008bcb30, C4<0>, C4<0>;
v0000000000919950_0 .net *"_ivl_0", 0 0, L_00000000008bc6d0;  1 drivers
v00000000009189b0_0 .net *"_ivl_10", 0 0, L_00000000008bcb30;  1 drivers
v0000000000919630_0 .net *"_ivl_4", 0 0, L_00000000008bc9e0;  1 drivers
v000000000091a170_0 .net *"_ivl_6", 0 0, L_00000000008bca50;  1 drivers
v0000000000918410_0 .net *"_ivl_8", 0 0, L_00000000008bcac0;  1 drivers
v0000000000918b90_0 .net "a", 0 0, L_000000000091b1e0;  1 drivers
v0000000000919c70_0 .net "b", 0 0, L_000000000091b0a0;  1 drivers
v0000000000918e10_0 .net "cin", 0 0, L_000000000091b320;  1 drivers
v0000000000919f90_0 .net "cout", 0 0, L_00000000008bcba0;  1 drivers
v0000000000918550_0 .net "sum", 0 0, L_00000000008bc890;  1 drivers
S_00000000008bf3b0 .scope module, "FA4" "one_bit_full_adder" 3 20, 4 1 0, S_00000000012269e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000008bcc80 .functor XOR 1, L_000000000091b460, L_000000000091b500, C4<0>, C4<0>;
L_00000000008bceb0 .functor XOR 1, L_00000000008bcc80, L_000000000091b5a0, C4<0>, C4<0>;
L_00000000008bcf20 .functor AND 1, L_000000000091b460, L_000000000091b500, C4<1>, C4<1>;
L_00000000008bc190 .functor AND 1, L_000000000091b500, L_000000000091b5a0, C4<1>, C4<1>;
L_000000000091d270 .functor OR 1, L_00000000008bcf20, L_00000000008bc190, C4<0>, C4<0>;
L_000000000091d190 .functor AND 1, L_000000000091b5a0, L_000000000091b460, C4<1>, C4<1>;
L_000000000091c710 .functor OR 1, L_000000000091d270, L_000000000091d190, C4<0>, C4<0>;
v00000000009185f0_0 .net *"_ivl_0", 0 0, L_00000000008bcc80;  1 drivers
v0000000000919d10_0 .net *"_ivl_10", 0 0, L_000000000091d190;  1 drivers
v0000000000918730_0 .net *"_ivl_4", 0 0, L_00000000008bcf20;  1 drivers
v0000000000918f50_0 .net *"_ivl_6", 0 0, L_00000000008bc190;  1 drivers
v0000000000918a50_0 .net *"_ivl_8", 0 0, L_000000000091d270;  1 drivers
v0000000000919db0_0 .net "a", 0 0, L_000000000091b460;  1 drivers
v0000000000918d70_0 .net "b", 0 0, L_000000000091b500;  1 drivers
v000000000091a030_0 .net "cin", 0 0, L_000000000091b5a0;  1 drivers
v0000000000918eb0_0 .net "cout", 0 0, L_000000000091c710;  1 drivers
v0000000000919770_0 .net "sum", 0 0, L_00000000008bceb0;  1 drivers
S_00000000008bf540 .scope module, "FA5" "one_bit_full_adder" 3 21, 4 1 0, S_00000000012269e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000000000091c6a0 .functor XOR 1, L_000000000091b640, L_000000000091b6e0, C4<0>, C4<0>;
L_000000000091ce10 .functor XOR 1, L_000000000091c6a0, L_000000000091b780, C4<0>, C4<0>;
L_000000000091ce80 .functor AND 1, L_000000000091b640, L_000000000091b6e0, C4<1>, C4<1>;
L_000000000091cfd0 .functor AND 1, L_000000000091b6e0, L_000000000091b780, C4<1>, C4<1>;
L_000000000091d040 .functor OR 1, L_000000000091ce80, L_000000000091cfd0, C4<0>, C4<0>;
L_000000000091ca90 .functor AND 1, L_000000000091b780, L_000000000091b640, C4<1>, C4<1>;
L_000000000091cef0 .functor OR 1, L_000000000091d040, L_000000000091ca90, C4<0>, C4<0>;
v00000000009198b0_0 .net *"_ivl_0", 0 0, L_000000000091c6a0;  1 drivers
v00000000009196d0_0 .net *"_ivl_10", 0 0, L_000000000091ca90;  1 drivers
v0000000000919130_0 .net *"_ivl_4", 0 0, L_000000000091ce80;  1 drivers
v0000000000919e50_0 .net *"_ivl_6", 0 0, L_000000000091cfd0;  1 drivers
v0000000000919a90_0 .net *"_ivl_8", 0 0, L_000000000091d040;  1 drivers
v0000000000919b30_0 .net "a", 0 0, L_000000000091b640;  1 drivers
v0000000000919270_0 .net "b", 0 0, L_000000000091b6e0;  1 drivers
v0000000000919bd0_0 .net "cin", 0 0, L_000000000091b780;  1 drivers
v0000000000919310_0 .net "cout", 0 0, L_000000000091cef0;  1 drivers
v000000000091c0e0_0 .net "sum", 0 0, L_000000000091ce10;  1 drivers
S_00000000008bf6d0 .scope module, "FA6" "one_bit_full_adder" 3 22, 4 1 0, S_00000000012269e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000000000091c780 .functor XOR 1, L_000000000091bb40, L_000000000091e4f0, C4<0>, C4<0>;
L_000000000091d200 .functor XOR 1, L_000000000091c780, L_000000000091e450, C4<0>, C4<0>;
L_000000000091c630 .functor AND 1, L_000000000091bb40, L_000000000091e4f0, C4<1>, C4<1>;
L_000000000091c5c0 .functor AND 1, L_000000000091e4f0, L_000000000091e450, C4<1>, C4<1>;
L_000000000091cda0 .functor OR 1, L_000000000091c630, L_000000000091c5c0, C4<0>, C4<0>;
L_000000000091cc50 .functor AND 1, L_000000000091e450, L_000000000091bb40, C4<1>, C4<1>;
L_000000000091ccc0 .functor OR 1, L_000000000091cda0, L_000000000091cc50, C4<0>, C4<0>;
v000000000091b8c0_0 .net *"_ivl_0", 0 0, L_000000000091c780;  1 drivers
v000000000091a560_0 .net *"_ivl_10", 0 0, L_000000000091cc50;  1 drivers
v000000000091bbe0_0 .net *"_ivl_4", 0 0, L_000000000091c630;  1 drivers
v000000000091c180_0 .net *"_ivl_6", 0 0, L_000000000091c5c0;  1 drivers
v000000000091bc80_0 .net *"_ivl_8", 0 0, L_000000000091cda0;  1 drivers
v000000000091ad80_0 .net "a", 0 0, L_000000000091bb40;  1 drivers
v000000000091ba00_0 .net "b", 0 0, L_000000000091e4f0;  1 drivers
v000000000091a600_0 .net "cin", 0 0, L_000000000091e450;  1 drivers
v000000000091aec0_0 .net "cout", 0 0, L_000000000091ccc0;  1 drivers
v000000000091aba0_0 .net "sum", 0 0, L_000000000091d200;  1 drivers
S_00000000008bf860 .scope module, "FA7" "one_bit_full_adder" 3 23, 4 1 0, S_00000000012269e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000000000091cd30 .functor XOR 1, L_000000000091fc10, L_000000000091f530, C4<0>, C4<0>;
L_000000000091cf60 .functor XOR 1, L_000000000091cd30, L_00000000009201b0, C4<0>, C4<0>;
L_000000000091c4e0 .functor AND 1, L_000000000091fc10, L_000000000091f530, C4<1>, C4<1>;
L_000000000091c390 .functor AND 1, L_000000000091f530, L_00000000009201b0, C4<1>, C4<1>;
L_000000000091d0b0 .functor OR 1, L_000000000091c4e0, L_000000000091c390, C4<0>, C4<0>;
L_000000000091c550 .functor AND 1, L_00000000009201b0, L_000000000091fc10, C4<1>, C4<1>;
L_000000000091d120 .functor OR 1, L_000000000091d0b0, L_000000000091c550, C4<0>, C4<0>;
v000000000091a6a0_0 .net *"_ivl_0", 0 0, L_000000000091cd30;  1 drivers
v000000000091bd20_0 .net *"_ivl_10", 0 0, L_000000000091c550;  1 drivers
v000000000091b820_0 .net *"_ivl_4", 0 0, L_000000000091c4e0;  1 drivers
v000000000091b280_0 .net *"_ivl_6", 0 0, L_000000000091c390;  1 drivers
v000000000091b3c0_0 .net *"_ivl_8", 0 0, L_000000000091d0b0;  1 drivers
v000000000091ae20_0 .net "a", 0 0, L_000000000091fc10;  1 drivers
v000000000091a7e0_0 .net "b", 0 0, L_000000000091f530;  1 drivers
v000000000091a740_0 .net "cin", 0 0, L_00000000009201b0;  1 drivers
v000000000091bdc0_0 .net "cout", 0 0, L_000000000091d120;  alias, 1 drivers
v000000000091bf00_0 .net "sum", 0 0, L_000000000091cf60;  1 drivers
    .scope S_0000000001226850;
T_0 ;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v000000000091ac40_0, 0, 8;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v000000000091a880_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000091bfa0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 15 "$monitor", "x=%d(%b), y=%d(%b), carry_in=%b, sum=%d(%b), carry_out=%b", v000000000091ac40_0, v000000000091ac40_0, v000000000091a880_0, v000000000091a880_0, v000000000091bfa0_0, v000000000091a420_0, v000000000091a420_0, v000000000091c040_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 99, 0, 8;
    %store/vec4 v000000000091ac40_0, 0, 8;
    %pushi/vec4 45, 0, 8;
    %store/vec4 v000000000091a880_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000091bfa0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 55, 0, 8;
    %store/vec4 v000000000091ac40_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v000000000091a880_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000091bfa0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v000000000091ac40_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v000000000091a880_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000091bfa0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v000000000091ac40_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v000000000091a880_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000091bfa0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000000000091ac40_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000000000091a880_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000091bfa0_0, 0, 1;
    %delay 2, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "eight_bit_adder_top.v";
    "././eight_bit_adder.v";
    "././one_bit_full_adder.v";
