Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Sat Oct 11 19:22:58 2014
| Host         : LBDZ-20130305AX running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file vga_control_sets_placed.rpt
| Design       : vga
| Device       : xc7a35t
-----------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     2 |
| Minimum Number of register sites lost to control set restrictions |     6 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              10 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------+------------------+------------------+----------------+
|     Clock Signal     |    Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+---------------------+------------------+------------------+----------------+
|  u_clk/inst/clk_out1 | n_0_vCounter[9]_i_1 |                  |                3 |             10 |
|  u_clk/inst/clk_out1 |                     |                  |                7 |             16 |
+----------------------+---------------------+------------------+------------------+----------------+


