Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Aug  5 17:13:12 2025
| Host         : DESKTOP-TTFS3R7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Block_Test_wrapper_timing_summary_routed.rpt -pb Block_Test_wrapper_timing_summary_routed.pb -rpx Block_Test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Block_Test_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.972        0.000                      0                  146        0.154        0.000                      0                  146       41.160        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.972        0.000                      0                  146        0.154        0.000                      0                  146       41.160        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.972ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.118ns (29.435%)  route 2.680ns (70.565%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 88.190 - 83.330 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.611     5.155    Block_Test_i/UART_RXmod_1/U0/sysclk
    SLICE_X6Y80          FDRE                                         r  Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.518     5.673 r  Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[4]/Q
                         net (fo=9, routed)           1.147     6.819    Block_Test_i/UART_RXmod_1/U0/r_Clk_Count[4]
    SLICE_X6Y80          LUT5 (Prop_lut5_I4_O)        0.148     6.967 f  Block_Test_i/UART_RXmod_1/U0/r_RX_Byte[7]_i_3/O
                         net (fo=2, routed)           0.408     7.375    Block_Test_i/UART_RXmod_1/U0/r_RX_Byte[7]_i_3_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I3_O)        0.328     7.703 f  Block_Test_i/UART_RXmod_1/U0/r_Clk_Count[6]_i_5/O
                         net (fo=3, routed)           0.630     8.334    Block_Test_i/UART_RXmod_1/U0/r_Clk_Count[6]_i_5_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I5_O)        0.124     8.458 r  Block_Test_i/UART_RXmod_1/U0/r_Clk_Count[6]_i_1/O
                         net (fo=3, routed)           0.495     8.953    Block_Test_i/UART_RXmod_1/U0/r_Clk_Count[6]_i_1_n_0
    SLICE_X6Y80          FDRE                                         r  Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.496    88.190    Block_Test_i/UART_RXmod_1/U0/sysclk
    SLICE_X6Y80          FDRE                                         r  Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[4]/C
                         clock pessimism              0.294    88.485    
                         clock uncertainty           -0.035    88.449    
    SLICE_X6Y80          FDRE (Setup_fdre_C_R)       -0.524    87.925    Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         87.925    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                 78.972    

Slack (MET) :             78.986ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 1.118ns (28.991%)  route 2.738ns (71.009%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 88.191 - 83.330 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.611     5.155    Block_Test_i/UART_RXmod_1/U0/sysclk
    SLICE_X6Y80          FDRE                                         r  Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.518     5.673 r  Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[4]/Q
                         net (fo=9, routed)           1.147     6.819    Block_Test_i/UART_RXmod_1/U0/r_Clk_Count[4]
    SLICE_X6Y80          LUT5 (Prop_lut5_I4_O)        0.148     6.967 f  Block_Test_i/UART_RXmod_1/U0/r_RX_Byte[7]_i_3/O
                         net (fo=2, routed)           0.408     7.375    Block_Test_i/UART_RXmod_1/U0/r_RX_Byte[7]_i_3_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I3_O)        0.328     7.703 f  Block_Test_i/UART_RXmod_1/U0/r_Clk_Count[6]_i_5/O
                         net (fo=3, routed)           0.630     8.334    Block_Test_i/UART_RXmod_1/U0/r_Clk_Count[6]_i_5_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I5_O)        0.124     8.458 r  Block_Test_i/UART_RXmod_1/U0/r_Clk_Count[6]_i_1/O
                         net (fo=3, routed)           0.553     9.011    Block_Test_i/UART_RXmod_1/U0/r_Clk_Count[6]_i_1_n_0
    SLICE_X5Y81          FDRE                                         r  Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.497    88.191    Block_Test_i/UART_RXmod_1/U0/sysclk
    SLICE_X5Y81          FDRE                                         r  Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[6]/C
                         clock pessimism              0.270    88.462    
                         clock uncertainty           -0.035    88.426    
    SLICE_X5Y81          FDRE (Setup_fdre_C_R)       -0.429    87.997    Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         87.997    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                 78.986    

Slack (MET) :             78.993ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 1.118ns (29.045%)  route 2.731ns (70.955%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 88.190 - 83.330 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.611     5.155    Block_Test_i/UART_RXmod_1/U0/sysclk
    SLICE_X6Y80          FDRE                                         r  Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.518     5.673 r  Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[4]/Q
                         net (fo=9, routed)           1.147     6.819    Block_Test_i/UART_RXmod_1/U0/r_Clk_Count[4]
    SLICE_X6Y80          LUT5 (Prop_lut5_I4_O)        0.148     6.967 f  Block_Test_i/UART_RXmod_1/U0/r_RX_Byte[7]_i_3/O
                         net (fo=2, routed)           0.408     7.375    Block_Test_i/UART_RXmod_1/U0/r_RX_Byte[7]_i_3_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I3_O)        0.328     7.703 f  Block_Test_i/UART_RXmod_1/U0/r_Clk_Count[6]_i_5/O
                         net (fo=3, routed)           0.630     8.334    Block_Test_i/UART_RXmod_1/U0/r_Clk_Count[6]_i_5_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I5_O)        0.124     8.458 r  Block_Test_i/UART_RXmod_1/U0/r_Clk_Count[6]_i_1/O
                         net (fo=3, routed)           0.546     9.004    Block_Test_i/UART_RXmod_1/U0/r_Clk_Count[6]_i_1_n_0
    SLICE_X5Y80          FDRE                                         r  Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.496    88.190    Block_Test_i/UART_RXmod_1/U0/sysclk
    SLICE_X5Y80          FDRE                                         r  Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[5]/C
                         clock pessimism              0.270    88.461    
                         clock uncertainty           -0.035    88.425    
    SLICE_X5Y80          FDRE (Setup_fdre_C_R)       -0.429    87.996    Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         87.996    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                 78.993    

Slack (MET) :             79.067ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 1.064ns (28.903%)  route 2.617ns (71.097%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 88.186 - 83.330 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.605     5.149    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y76          FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/Q
                         net (fo=12, routed)          1.233     6.837    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[0]
    SLICE_X5Y75          LUT3 (Prop_lut3_I2_O)        0.152     6.989 f  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_6/O
                         net (fo=2, routed)           0.480     7.470    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_6_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I3_O)        0.332     7.802 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_2/O
                         net (fo=8, routed)           0.357     8.159    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_2_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I0_O)        0.124     8.283 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_1/O
                         net (fo=3, routed)           0.547     8.830    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_1_n_0
    SLICE_X6Y76          FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.492    88.186    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X6Y76          FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/C
                         clock pessimism              0.270    88.457    
                         clock uncertainty           -0.035    88.421    
    SLICE_X6Y76          FDRE (Setup_fdre_C_R)       -0.524    87.897    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         87.897    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                 79.067    

Slack (MET) :             79.067ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 1.064ns (28.903%)  route 2.617ns (71.097%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 88.186 - 83.330 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.605     5.149    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y76          FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/Q
                         net (fo=12, routed)          1.233     6.837    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[0]
    SLICE_X5Y75          LUT3 (Prop_lut3_I2_O)        0.152     6.989 f  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_6/O
                         net (fo=2, routed)           0.480     7.470    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_6_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I3_O)        0.332     7.802 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_2/O
                         net (fo=8, routed)           0.357     8.159    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_2_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I0_O)        0.124     8.283 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_1/O
                         net (fo=3, routed)           0.547     8.830    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_1_n_0
    SLICE_X6Y76          FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.492    88.186    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X6Y76          FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/C
                         clock pessimism              0.270    88.457    
                         clock uncertainty           -0.035    88.421    
    SLICE_X6Y76          FDRE (Setup_fdre_C_R)       -0.524    87.897    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         87.897    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                 79.067    

Slack (MET) :             79.164ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_1/U0/r_RX_Byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 1.118ns (26.777%)  route 3.057ns (73.223%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 88.193 - 83.330 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.611     5.155    Block_Test_i/UART_RXmod_1/U0/sysclk
    SLICE_X6Y80          FDRE                                         r  Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[4]/Q
                         net (fo=9, routed)           1.147     6.819    Block_Test_i/UART_RXmod_1/U0/r_Clk_Count[4]
    SLICE_X6Y80          LUT5 (Prop_lut5_I4_O)        0.148     6.967 r  Block_Test_i/UART_RXmod_1/U0/r_RX_Byte[7]_i_3/O
                         net (fo=2, routed)           0.813     7.780    Block_Test_i/UART_RXmod_1/U0/r_RX_Byte[7]_i_3_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.328     8.108 r  Block_Test_i/UART_RXmod_1/U0/r_RX_Byte[7]_i_2/O
                         net (fo=8, routed)           1.098     9.206    Block_Test_i/UART_RXmod_1/U0/r_RX_Byte[7]_i_2_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I1_O)        0.124     9.330 r  Block_Test_i/UART_RXmod_1/U0/r_RX_Byte[7]_i_1/O
                         net (fo=1, routed)           0.000     9.330    Block_Test_i/UART_RXmod_1/U0/r_RX_Byte[7]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  Block_Test_i/UART_RXmod_1/U0/r_RX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.499    88.193    Block_Test_i/UART_RXmod_1/U0/sysclk
    SLICE_X2Y81          FDRE                                         r  Block_Test_i/UART_RXmod_1/U0/r_RX_Byte_reg[7]/C
                         clock pessimism              0.257    88.451    
                         clock uncertainty           -0.035    88.415    
    SLICE_X2Y81          FDRE (Setup_fdre_C_D)        0.079    88.494    Block_Test_i/UART_RXmod_1/U0/r_RX_Byte_reg[7]
  -------------------------------------------------------------------
                         required time                         88.494    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                 79.164    

Slack (MET) :             79.183ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_1/U0/r_RX_Byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 1.118ns (26.899%)  route 3.038ns (73.101%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 88.193 - 83.330 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.611     5.155    Block_Test_i/UART_RXmod_1/U0/sysclk
    SLICE_X6Y80          FDRE                                         r  Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[4]/Q
                         net (fo=9, routed)           1.147     6.819    Block_Test_i/UART_RXmod_1/U0/r_Clk_Count[4]
    SLICE_X6Y80          LUT5 (Prop_lut5_I4_O)        0.148     6.967 r  Block_Test_i/UART_RXmod_1/U0/r_RX_Byte[7]_i_3/O
                         net (fo=2, routed)           0.813     7.780    Block_Test_i/UART_RXmod_1/U0/r_RX_Byte[7]_i_3_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.328     8.108 r  Block_Test_i/UART_RXmod_1/U0/r_RX_Byte[7]_i_2/O
                         net (fo=8, routed)           1.079     9.187    Block_Test_i/UART_RXmod_1/U0/r_RX_Byte[7]_i_2_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I3_O)        0.124     9.311 r  Block_Test_i/UART_RXmod_1/U0/r_RX_Byte[3]_i_1/O
                         net (fo=1, routed)           0.000     9.311    Block_Test_i/UART_RXmod_1/U0/r_RX_Byte[3]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  Block_Test_i/UART_RXmod_1/U0/r_RX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.499    88.193    Block_Test_i/UART_RXmod_1/U0/sysclk
    SLICE_X2Y81          FDRE                                         r  Block_Test_i/UART_RXmod_1/U0/r_RX_Byte_reg[3]/C
                         clock pessimism              0.257    88.451    
                         clock uncertainty           -0.035    88.415    
    SLICE_X2Y81          FDRE (Setup_fdre_C_D)        0.079    88.494    Block_Test_i/UART_RXmod_1/U0/r_RX_Byte_reg[3]
  -------------------------------------------------------------------
                         required time                         88.494    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                 79.183    

Slack (MET) :             79.308ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 1.064ns (30.114%)  route 2.469ns (69.886%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 88.184 - 83.330 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.605     5.149    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y76          FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/Q
                         net (fo=12, routed)          1.233     6.837    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[0]
    SLICE_X5Y75          LUT3 (Prop_lut3_I2_O)        0.152     6.989 f  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_6/O
                         net (fo=2, routed)           0.480     7.470    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_6_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I3_O)        0.332     7.802 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_2/O
                         net (fo=8, routed)           0.357     8.159    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_2_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I0_O)        0.124     8.283 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_1/O
                         net (fo=3, routed)           0.399     8.682    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_1_n_0
    SLICE_X5Y75          FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.490    88.184    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X5Y75          FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[6]/C
                         clock pessimism              0.270    88.455    
                         clock uncertainty           -0.035    88.419    
    SLICE_X5Y75          FDRE (Setup_fdre_C_R)       -0.429    87.990    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         87.990    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                 79.308    

Slack (MET) :             79.491ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_1/U0/r_RX_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 1.118ns (29.329%)  route 2.694ns (70.671%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 88.190 - 83.330 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.611     5.155    Block_Test_i/UART_RXmod_1/U0/sysclk
    SLICE_X6Y80          FDRE                                         r  Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[4]/Q
                         net (fo=9, routed)           1.147     6.819    Block_Test_i/UART_RXmod_1/U0/r_Clk_Count[4]
    SLICE_X6Y80          LUT5 (Prop_lut5_I4_O)        0.148     6.967 r  Block_Test_i/UART_RXmod_1/U0/r_RX_Byte[7]_i_3/O
                         net (fo=2, routed)           0.813     7.780    Block_Test_i/UART_RXmod_1/U0/r_RX_Byte[7]_i_3_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.328     8.108 r  Block_Test_i/UART_RXmod_1/U0/r_RX_Byte[7]_i_2/O
                         net (fo=8, routed)           0.734     8.842    Block_Test_i/UART_RXmod_1/U0/r_RX_Byte[7]_i_2_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I3_O)        0.124     8.966 r  Block_Test_i/UART_RXmod_1/U0/r_RX_Byte[0]_i_1/O
                         net (fo=1, routed)           0.000     8.966    Block_Test_i/UART_RXmod_1/U0/r_RX_Byte[0]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  Block_Test_i/UART_RXmod_1/U0/r_RX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.496    88.190    Block_Test_i/UART_RXmod_1/U0/sysclk
    SLICE_X4Y80          FDRE                                         r  Block_Test_i/UART_RXmod_1/U0/r_RX_Byte_reg[0]/C
                         clock pessimism              0.270    88.461    
                         clock uncertainty           -0.035    88.425    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)        0.032    88.457    Block_Test_i/UART_RXmod_1/U0/r_RX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                         88.457    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                 79.491    

Slack (MET) :             79.506ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_1/U0/r_RX_Byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 1.118ns (29.559%)  route 2.664ns (70.441%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 88.192 - 83.330 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.611     5.155    Block_Test_i/UART_RXmod_1/U0/sysclk
    SLICE_X6Y80          FDRE                                         r  Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[4]/Q
                         net (fo=9, routed)           1.147     6.819    Block_Test_i/UART_RXmod_1/U0/r_Clk_Count[4]
    SLICE_X6Y80          LUT5 (Prop_lut5_I4_O)        0.148     6.967 r  Block_Test_i/UART_RXmod_1/U0/r_RX_Byte[7]_i_3/O
                         net (fo=2, routed)           0.813     7.780    Block_Test_i/UART_RXmod_1/U0/r_RX_Byte[7]_i_3_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.328     8.108 r  Block_Test_i/UART_RXmod_1/U0/r_RX_Byte[7]_i_2/O
                         net (fo=8, routed)           0.705     8.813    Block_Test_i/UART_RXmod_1/U0/r_RX_Byte[7]_i_2_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I3_O)        0.124     8.937 r  Block_Test_i/UART_RXmod_1/U0/r_RX_Byte[1]_i_1/O
                         net (fo=1, routed)           0.000     8.937    Block_Test_i/UART_RXmod_1/U0/r_RX_Byte[1]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  Block_Test_i/UART_RXmod_1/U0/r_RX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.498    88.192    Block_Test_i/UART_RXmod_1/U0/sysclk
    SLICE_X1Y80          FDRE                                         r  Block_Test_i/UART_RXmod_1/U0/r_RX_Byte_reg[1]/C
                         clock pessimism              0.257    88.450    
                         clock uncertainty           -0.035    88.414    
    SLICE_X1Y80          FDRE (Setup_fdre_C_D)        0.029    88.443    Block_Test_i/UART_RXmod_1/U0/r_RX_Byte_reg[1]
  -------------------------------------------------------------------
                         required time                         88.443    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                 79.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Block_Test_i/UART_TXmod_1/U0/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_TXmod_1/U0/r_Clk_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.834%)  route 0.073ns (28.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.588     1.492    Block_Test_i/UART_TXmod_1/U0/sysclk
    SLICE_X62Y83         FDRE                                         r  Block_Test_i/UART_TXmod_1/U0/r_Clk_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  Block_Test_i/UART_TXmod_1/U0/r_Clk_Count_reg[2]/Q
                         net (fo=5, routed)           0.073     1.706    Block_Test_i/UART_TXmod_1/U0/r_Clk_Count_reg[2]
    SLICE_X63Y83         LUT6 (Prop_lut6_I1_O)        0.045     1.751 r  Block_Test_i/UART_TXmod_1/U0/r_Clk_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.751    Block_Test_i/UART_TXmod_1/U0/r_Clk_Count[4]
    SLICE_X63Y83         FDRE                                         r  Block_Test_i/UART_TXmod_1/U0/r_Clk_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.856     2.006    Block_Test_i/UART_TXmod_1/U0/sysclk
    SLICE_X63Y83         FDRE                                         r  Block_Test_i/UART_TXmod_1/U0/r_Clk_Count_reg[4]/C
                         clock pessimism             -0.501     1.505    
    SLICE_X63Y83         FDRE (Hold_fdre_C_D)         0.092     1.597    Block_Test_i/UART_TXmod_1/U0/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.704%)  route 0.101ns (35.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.583     1.487    Block_Test_i/UART_RXmod_1/U0/sysclk
    SLICE_X4Y80          FDRE                                         r  Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[2]/Q
                         net (fo=10, routed)          0.101     1.729    Block_Test_i/UART_RXmod_1/U0/r_Clk_Count[2]
    SLICE_X5Y80          LUT6 (Prop_lut6_I2_O)        0.045     1.774 r  Block_Test_i/UART_RXmod_1/U0/r_Clk_Count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.774    Block_Test_i/UART_RXmod_1/U0/r_Clk_Count[5]_i_1_n_0
    SLICE_X5Y80          FDRE                                         r  Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.851     2.001    Block_Test_i/UART_RXmod_1/U0/sysclk
    SLICE_X5Y80          FDRE                                         r  Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[5]/C
                         clock pessimism             -0.501     1.500    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.091     1.591    Block_Test_i/UART_RXmod_1/U0/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Block_Test_i/MUX_2to1_0/U0/State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.585     1.489    Block_Test_i/MUX_2to1_0/U0/sysclk
    SLICE_X3Y80          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  Block_Test_i/MUX_2to1_0/U0/State_reg/Q
                         net (fo=10, routed)          0.134     1.763    Block_Test_i/MUX_2to1_0/U0/State
    SLICE_X2Y80          LUT5 (Prop_lut5_I0_O)        0.045     1.808 r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.808    Block_Test_i/MUX_2to1_0/U0/p_0_in[6]
    SLICE_X2Y80          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.853     2.003    Block_Test_i/MUX_2to1_0/U0/sysclk
    SLICE_X2Y80          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[6]/C
                         clock pessimism             -0.501     1.502    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.120     1.622    Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.585     1.489    Block_Test_i/MUX_2to1_0/U0/sysclk
    SLICE_X2Y80          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.653 r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[6]/Q
                         net (fo=1, routed)           0.112     1.765    Block_Test_i/UART_TXmod_0/U0/i_TX_Byte[6]
    SLICE_X3Y79          FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.852     2.002    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y79          FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[6]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.076     1.578    Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.045%)  route 0.106ns (42.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.585     1.489    Block_Test_i/MUX_2to1_0/U0/sysclk
    SLICE_X3Y80          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[3]/Q
                         net (fo=1, routed)           0.106     1.736    Block_Test_i/UART_TXmod_0/U0/i_TX_Byte[3]
    SLICE_X3Y79          FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.852     2.002    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y79          FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[3]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.047     1.549    Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Block_Test_i/UART_TXmod_1/U0/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_TXmod_1/U0/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.589     1.493    Block_Test_i/UART_TXmod_1/U0/sysclk
    SLICE_X65Y84         FDRE                                         r  Block_Test_i/UART_TXmod_1/U0/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  Block_Test_i/UART_TXmod_1/U0/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=9, routed)           0.137     1.770    Block_Test_i/UART_TXmod_1/U0/r_SM_Main[0]
    SLICE_X64Y84         LUT6 (Prop_lut6_I5_O)        0.045     1.815 r  Block_Test_i/UART_TXmod_1/U0/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.815    Block_Test_i/UART_TXmod_1/U0/r_Bit_Index[0]_i_1_n_0
    SLICE_X64Y84         FDRE                                         r  Block_Test_i/UART_TXmod_1/U0/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.857     2.007    Block_Test_i/UART_TXmod_1/U0/sysclk
    SLICE_X64Y84         FDRE                                         r  Block_Test_i/UART_TXmod_1/U0/r_Bit_Index_reg[0]/C
                         clock pessimism             -0.501     1.506    
    SLICE_X64Y84         FDRE (Hold_fdre_C_D)         0.121     1.627    Block_Test_i/UART_TXmod_1/U0/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.584     1.488    Block_Test_i/MUX_2to1_0/U0/sysclk
    SLICE_X2Y79          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     1.652 r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[7]/Q
                         net (fo=1, routed)           0.116     1.768    Block_Test_i/UART_TXmod_0/U0/i_TX_Byte[7]
    SLICE_X3Y79          FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.852     2.002    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y79          FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[7]/C
                         clock pessimism             -0.501     1.501    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.078     1.579    Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.584     1.488    Block_Test_i/MUX_2to1_0/U0/sysclk
    SLICE_X2Y79          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     1.652 r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[4]/Q
                         net (fo=1, routed)           0.116     1.768    Block_Test_i/UART_TXmod_0/U0/i_TX_Byte[4]
    SLICE_X3Y79          FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.852     2.002    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y79          FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[4]/C
                         clock pessimism             -0.501     1.501    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.075     1.576    Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.584     1.488    Block_Test_i/MUX_2to1_0/U0/sysclk
    SLICE_X2Y79          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     1.652 r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[5]/Q
                         net (fo=1, routed)           0.116     1.768    Block_Test_i/UART_TXmod_0/U0/i_TX_Byte[5]
    SLICE_X3Y79          FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.852     2.002    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y79          FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[5]/C
                         clock pessimism             -0.501     1.501    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.071     1.572    Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.478%)  route 0.126ns (37.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.583     1.487    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y77          FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     1.651 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[5]/Q
                         net (fo=2, routed)           0.126     1.776    Block_Test_i/MUX_2to1_0/U0/i_TX_Byte_0[5]
    SLICE_X2Y79          LUT5 (Prop_lut5_I1_O)        0.045     1.821 r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.821    Block_Test_i/MUX_2to1_0/U0/p_0_in[5]
    SLICE_X2Y79          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.852     2.002    Block_Test_i/MUX_2to1_0/U0/sysclk
    SLICE_X2Y79          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[5]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.121     1.623    Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X3Y80    Block_Test_i/MUX_2to1_0/U0/State_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X3Y80    Block_Test_i/MUX_2to1_0/U0/mux_TX_DV_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y78    Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y79    Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X3Y78    Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X3Y80    Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y79    Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y79    Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y80    Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X3Y80    Block_Test_i/MUX_2to1_0/U0/State_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X3Y80    Block_Test_i/MUX_2to1_0/U0/State_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X3Y80    Block_Test_i/MUX_2to1_0/U0/mux_TX_DV_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X3Y80    Block_Test_i/MUX_2to1_0/U0/mux_TX_DV_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y78    Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y78    Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y79    Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y79    Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X3Y78    Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X3Y78    Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X3Y80    Block_Test_i/MUX_2to1_0/U0/State_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X3Y80    Block_Test_i/MUX_2to1_0/U0/State_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X3Y80    Block_Test_i/MUX_2to1_0/U0/mux_TX_DV_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X3Y80    Block_Test_i/MUX_2to1_0/U0/mux_TX_DV_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y78    Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y78    Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y79    Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y79    Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X3Y78    Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X3Y78    Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Test_i/UART_TXmod_0/U0/o_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.289ns  (logic 4.102ns (56.280%)  route 3.187ns (43.720%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.614     5.158    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X0Y80          FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/o_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.419     5.577 r  Block_Test_i/UART_TXmod_0/U0/o_TX_Active_reg/Q
                         net (fo=2, routed)           3.187     8.763    led0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.683    12.446 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    12.446    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.990ns  (logic 3.981ns (56.951%)  route 3.009ns (43.049%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.609     5.153    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X0Y77          FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  Block_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           3.009     8.618    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.142 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.142    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.062ns  (logic 3.948ns (65.135%)  route 2.113ns (34.865%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.800     5.344    Block_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y132         FDRE                                         r  Block_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  Block_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/Q
                         net (fo=1, routed)           2.113     7.913    lopt
    C16                  OBUF (Prop_obuf_I_O)         3.492    11.406 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    11.406    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.678ns  (logic 3.961ns (69.760%)  route 1.717ns (30.240%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.800     5.344    Block_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y132         FDRE                                         r  Block_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  Block_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=1, routed)           1.717     7.517    GNSS_EN_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.505    11.022 r  GNSS_EN_OBUF_inst/O
                         net (fo=0)                   0.000    11.022    GNSS_EN
    C15                                                               r  GNSS_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Test_i/UART_TXmod_1/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_RX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.643ns  (logic 3.959ns (70.158%)  route 1.684ns (29.842%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.618     5.162    Block_Test_i/UART_TXmod_1/U0/sysclk
    SLICE_X65Y83         FDRE                                         r  Block_Test_i/UART_TXmod_1/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.456     5.618 r  Block_Test_i/UART_TXmod_1/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           1.684     7.302    GNSS_RX_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.503    10.805 r  GNSS_RX_OBUF_inst/O
                         net (fo=0)                   0.000    10.805    GNSS_RX
    L3                                                                r  GNSS_RX (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Test_i/UART_TXmod_1/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_RX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.685ns  (logic 1.345ns (79.868%)  route 0.339ns (20.132%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.588     1.492    Block_Test_i/UART_TXmod_1/U0/sysclk
    SLICE_X65Y83         FDRE                                         r  Block_Test_i/UART_TXmod_1/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  Block_Test_i/UART_TXmod_1/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           0.339     1.972    GNSS_RX_OBUF
    L3                   OBUF (Prop_obuf_I_O)         1.204     3.176 r  GNSS_RX_OBUF_inst/O
                         net (fo=0)                   0.000     3.176    GNSS_RX
    L3                                                                r  GNSS_RX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.704ns  (logic 1.347ns (79.049%)  route 0.357ns (20.951%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.669     1.573    Block_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y132         FDRE                                         r  Block_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDRE (Prop_fdre_C_Q)         0.141     1.714 r  Block_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=1, routed)           0.357     2.071    GNSS_EN_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.206     3.277 r  GNSS_EN_OBUF_inst/O
                         net (fo=0)                   0.000     3.277    GNSS_EN
    C15                                                               r  GNSS_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.916ns  (logic 1.334ns (69.655%)  route 0.581ns (30.345%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.669     1.573    Block_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y132         FDRE                                         r  Block_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDRE (Prop_fdre_C_Q)         0.141     1.714 r  Block_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/Q
                         net (fo=1, routed)           0.581     2.296    lopt
    C16                  OBUF (Prop_obuf_I_O)         1.193     3.489 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     3.489    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.296ns  (logic 1.367ns (59.533%)  route 0.929ns (40.467%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.583     1.487    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X0Y77          FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  Block_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           0.929     2.557    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.782 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.782    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Test_i/UART_TXmod_0/U0/o_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.391ns (58.044%)  route 1.006ns (41.956%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.585     1.489    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X0Y80          FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/o_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.128     1.617 r  Block_Test_i/UART_TXmod_0/U0/o_TX_Active_reg/Q
                         net (fo=2, routed)           1.006     2.622    led0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.263     3.885 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     3.885    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Block_Test_i/MUX_2to1_0/U0/mux_TX_DV_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.368ns  (logic 1.615ns (36.976%)  route 2.753ns (63.024%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=14, routed)          2.753     4.216    Block_Test_i/MUX_2to1_0/U0/sel
    SLICE_X3Y80          LUT5 (Prop_lut5_I2_O)        0.152     4.368 r  Block_Test_i/MUX_2to1_0/U0/mux_TX_DV_out__0/O
                         net (fo=1, routed)           0.000     4.368    Block_Test_i/MUX_2to1_0/U0/mux_TX_DV_out__0_n_0
    SLICE_X3Y80          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/mux_TX_DV_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.498     4.862    Block_Test_i/MUX_2to1_0/U0/sysclk
    SLICE_X3Y80          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/mux_TX_DV_out_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.351ns  (logic 1.587ns (36.471%)  route 2.764ns (63.529%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=14, routed)          2.764     4.227    Block_Test_i/MUX_2to1_0/U0/sel
    SLICE_X2Y79          LUT5 (Prop_lut5_I2_O)        0.124     4.351 r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out[5]_i_1/O
                         net (fo=1, routed)           0.000     4.351    Block_Test_i/MUX_2to1_0/U0/p_0_in[5]
    SLICE_X2Y79          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.498     4.862    Block_Test_i/MUX_2to1_0/U0/sysclk
    SLICE_X2Y79          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[5]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Block_Test_i/MUX_2to1_0/U0/State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.340ns  (logic 1.587ns (36.569%)  route 2.753ns (63.431%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=14, routed)          2.753     4.216    Block_Test_i/MUX_2to1_0/U0/sel
    SLICE_X3Y80          LUT3 (Prop_lut3_I0_O)        0.124     4.340 r  Block_Test_i/MUX_2to1_0/U0/State_i_1/O
                         net (fo=1, routed)           0.000     4.340    Block_Test_i/MUX_2to1_0/U0/State_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.498     4.862    Block_Test_i/MUX_2to1_0/U0/sysclk
    SLICE_X3Y80          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/State_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.339ns  (logic 1.587ns (36.578%)  route 2.752ns (63.422%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=14, routed)          2.752     4.215    Block_Test_i/MUX_2to1_0/U0/sel
    SLICE_X3Y80          LUT5 (Prop_lut5_I2_O)        0.124     4.339 r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out[3]_i_1/O
                         net (fo=1, routed)           0.000     4.339    Block_Test_i/MUX_2to1_0/U0/p_0_in[3]
    SLICE_X3Y80          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.498     4.862    Block_Test_i/MUX_2to1_0/U0/sysclk
    SLICE_X3Y80          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[3]/C

Slack:                    inf
  Source:                 GNSS_TX
                            (input port)
  Destination:            Block_Test_i/UART_RXmod_1/U0/r_RX_Data_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.213ns  (logic 1.457ns (34.595%)  route 2.755ns (65.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  GNSS_TX (IN)
                         net (fo=0)                   0.000     0.000    GNSS_TX
    M3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  GNSS_TX_IBUF_inst/O
                         net (fo=1, routed)           2.755     4.213    Block_Test_i/UART_RXmod_1/U0/i_RX_Serial
    SLICE_X2Y81          FDRE                                         r  Block_Test_i/UART_RXmod_1/U0/r_RX_Data_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.499     4.863    Block_Test_i/UART_RXmod_1/U0/sysclk
    SLICE_X2Y81          FDRE                                         r  Block_Test_i/UART_RXmod_1/U0/r_RX_Data_R_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.180ns  (logic 1.587ns (37.964%)  route 2.593ns (62.036%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=14, routed)          2.593     4.056    Block_Test_i/MUX_2to1_0/U0/sel
    SLICE_X2Y78          LUT5 (Prop_lut5_I2_O)        0.124     4.180 r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out[0]_i_1/O
                         net (fo=1, routed)           0.000     4.180    Block_Test_i/MUX_2to1_0/U0/p_0_in[0]
    SLICE_X2Y78          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.497     4.861    Block_Test_i/MUX_2to1_0/U0/sysclk
    SLICE_X2Y78          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[0]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.136ns  (logic 1.587ns (38.373%)  route 2.549ns (61.627%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=14, routed)          2.549     4.012    Block_Test_i/MUX_2to1_0/U0/sel
    SLICE_X2Y80          LUT5 (Prop_lut5_I2_O)        0.124     4.136 r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out[6]_i_1/O
                         net (fo=1, routed)           0.000     4.136    Block_Test_i/MUX_2to1_0/U0/p_0_in[6]
    SLICE_X2Y80          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.498     4.862    Block_Test_i/MUX_2to1_0/U0/sysclk
    SLICE_X2Y80          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[6]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.977ns  (logic 1.587ns (39.909%)  route 2.390ns (60.091%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=14, routed)          2.390     3.853    Block_Test_i/MUX_2to1_0/U0/sel
    SLICE_X2Y79          LUT5 (Prop_lut5_I2_O)        0.124     3.977 r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out[1]_i_1/O
                         net (fo=1, routed)           0.000     3.977    Block_Test_i/MUX_2to1_0/U0/p_0_in[1]
    SLICE_X2Y79          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.498     4.862    Block_Test_i/MUX_2to1_0/U0/sysclk
    SLICE_X2Y79          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[1]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.974ns  (logic 1.587ns (39.939%)  route 2.387ns (60.061%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=14, routed)          2.387     3.850    Block_Test_i/MUX_2to1_0/U0/sel
    SLICE_X2Y79          LUT5 (Prop_lut5_I2_O)        0.124     3.974 r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out[4]_i_1/O
                         net (fo=1, routed)           0.000     3.974    Block_Test_i/MUX_2to1_0/U0/p_0_in[4]
    SLICE_X2Y79          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.498     4.862    Block_Test_i/MUX_2to1_0/U0/sysclk
    SLICE_X2Y79          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[4]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Block_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.952ns  (logic 1.587ns (40.159%)  route 2.365ns (59.841%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=14, routed)          2.023     3.486    Block_Test_i/Switchmod_0/U0/i_signal
    SLICE_X0Y132         LUT3 (Prop_lut3_I1_O)        0.124     3.610 r  Block_Test_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.342     3.952    Block_Test_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X0Y132         FDRE                                         r  Block_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.675     5.040    Block_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y132         FDRE                                         r  Block_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Block_Test_i/Switchmod_0/U0/i_signal_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.231ns (25.658%)  route 0.669ns (74.342%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=14, routed)          0.669     0.900    Block_Test_i/Switchmod_0/U0/i_signal
    SLICE_X0Y132         FDRE                                         r  Block_Test_i/Switchmod_0/U0/i_signal_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.942     2.092    Block_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y132         FDRE                                         r  Block_Test_i/Switchmod_0/U0/i_signal_prev_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Block_Test_i/MUX_2to1_0/U0/sel_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.231ns (21.117%)  route 0.863ns (78.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=14, routed)          0.863     1.094    Block_Test_i/MUX_2to1_0/U0/sel
    SLICE_X2Y79          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/sel_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.852     2.002    Block_Test_i/MUX_2to1_0/U0/sysclk
    SLICE_X2Y79          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/sel_prev_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Block_Test_i/Switchmod_0/U0/State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.097ns  (logic 0.277ns (25.254%)  route 0.820ns (74.746%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=14, routed)          0.820     1.051    Block_Test_i/Switchmod_0/U0/i_signal
    SLICE_X0Y132         LUT3 (Prop_lut3_I0_O)        0.046     1.097 r  Block_Test_i/Switchmod_0/U0/State_i_1/O
                         net (fo=1, routed)           0.000     1.097    Block_Test_i/Switchmod_0/U0/State_i_1_n_0
    SLICE_X0Y132         FDRE                                         r  Block_Test_i/Switchmod_0/U0/State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.942     2.092    Block_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y132         FDRE                                         r  Block_Test_i/Switchmod_0/U0/State_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.276ns (23.538%)  route 0.897ns (76.462%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=14, routed)          0.897     1.128    Block_Test_i/MUX_2to1_0/U0/sel
    SLICE_X2Y79          LUT5 (Prop_lut5_I2_O)        0.045     1.173 r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.173    Block_Test_i/MUX_2to1_0/U0/p_0_in[7]
    SLICE_X2Y79          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.852     2.002    Block_Test_i/MUX_2to1_0/U0/sysclk
    SLICE_X2Y79          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[7]/C

Slack:                    inf
  Source:                 uart_txd_in
                            (input port)
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.189ns  (logic 0.234ns (19.683%)  route 0.955ns (80.317%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_txd_in (IN)
                         net (fo=0)                   0.000     0.000    uart_txd_in
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  uart_txd_in_IBUF_inst/O
                         net (fo=1, routed)           0.955     1.189    Block_Test_i/UART_RXmod_0/U0/i_RX_Serial
    SLICE_X2Y75          FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.847     1.997    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y75          FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Data_R_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.210ns  (logic 0.276ns (22.813%)  route 0.934ns (77.187%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=14, routed)          0.934     1.165    Block_Test_i/MUX_2to1_0/U0/sel
    SLICE_X3Y78          LUT5 (Prop_lut5_I2_O)        0.045     1.210 r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.210    Block_Test_i/MUX_2to1_0/U0/p_0_in[2]
    SLICE_X3Y78          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.851     2.001    Block_Test_i/MUX_2to1_0/U0/sysclk
    SLICE_X3Y78          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[2]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Block_Test_i/Switchmod_0/U0/o_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.214ns  (logic 0.276ns (22.737%)  route 0.938ns (77.263%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=14, routed)          0.820     1.051    Block_Test_i/Switchmod_0/U0/i_signal
    SLICE_X0Y132         LUT3 (Prop_lut3_I1_O)        0.045     1.096 r  Block_Test_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.118     1.214    Block_Test_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X0Y132         FDRE                                         r  Block_Test_i/Switchmod_0/U0/o_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.942     2.092    Block_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y132         FDRE                                         r  Block_Test_i/Switchmod_0/U0/o_signal_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Block_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.276ns (22.682%)  route 0.941ns (77.318%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=14, routed)          0.820     1.051    Block_Test_i/Switchmod_0/U0/i_signal
    SLICE_X0Y132         LUT3 (Prop_lut3_I1_O)        0.045     1.096 r  Block_Test_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.121     1.217    Block_Test_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X0Y132         FDRE                                         r  Block_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.942     2.092    Block_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y132         FDRE                                         r  Block_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.260ns  (logic 0.276ns (21.912%)  route 0.984ns (78.088%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=14, routed)          0.984     1.215    Block_Test_i/MUX_2to1_0/U0/sel
    SLICE_X2Y79          LUT5 (Prop_lut5_I2_O)        0.045     1.260 r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.260    Block_Test_i/MUX_2to1_0/U0/p_0_in[4]
    SLICE_X2Y79          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.852     2.002    Block_Test_i/MUX_2to1_0/U0/sysclk
    SLICE_X2Y79          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[4]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.261ns  (logic 0.276ns (21.894%)  route 0.985ns (78.106%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=14, routed)          0.985     1.216    Block_Test_i/MUX_2to1_0/U0/sel
    SLICE_X2Y79          LUT5 (Prop_lut5_I2_O)        0.045     1.261 r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.261    Block_Test_i/MUX_2to1_0/U0/p_0_in[1]
    SLICE_X2Y79          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.852     2.002    Block_Test_i/MUX_2to1_0/U0/sysclk
    SLICE_X2Y79          FDRE                                         r  Block_Test_i/MUX_2to1_0/U0/mux_TX_out_reg[1]/C





