<profile>

<section name = "Vivado HLS Report for 'Loop_sliding_win_del'" level="0">
<item name = "Date">Sun Oct 17 00:24:34 2021
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">fe_vhls_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.617 ns, 0.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">512, 513, 2.048 us, 2.052 us, 512, 512, loop rewind(delay=0 initiation interval(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- sliding_win_delay">512, 512, 2, 1, 1, 512, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 38, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 64, 128, -</column>
<column name="Multiplexer">-, -, -, 111, -</column>
<column name="Register">-, -, 41, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="delay_line_Array_V_U">Loop_sliding_win_bkb, 0, 64, 128, 0, 512, 16, 1, 8192</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_180_p2">+, 0, 0, 15, 1, 9</column>
<column name="ap_condition_113">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln76_fu_186_p2">icmp, 0, 0, 13, 9, 2</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">15, 3, 1, 3</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_0_i5_phi_fu_166_p6">15, 3, 9, 27</column>
<column name="delayed_i_0_blk_n">9, 2, 1, 2</column>
<column name="delayed_i_1_blk_n">9, 2, 1, 2</column>
<column name="din_V_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="i_0_i5_reg_162">9, 2, 9, 18</column>
<column name="nodelay_i_0_blk_n">9, 2, 1, 2</column>
<column name="nodelay_i_1_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="din_val_V_reg_205">16, 0, 16, 0</column>
<column name="i_0_i5_reg_162">9, 0, 9, 0</column>
<column name="i_reg_216">9, 0, 9, 0</column>
<column name="icmp_ln76_reg_221">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="trunc_ln203_reg_212">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_sliding_win_del, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_sliding_win_del, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_sliding_win_del, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Loop_sliding_win_del, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_sliding_win_del, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_sliding_win_del, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_sliding_win_del, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_sliding_win_del, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Loop_sliding_win_del, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Loop_sliding_win_del, return value</column>
<column name="din_V_V_TVALID">in, 1, axis, din_V_V, pointer</column>
<column name="din_V_V_TDATA">in, 16, axis, din_V_V, pointer</column>
<column name="din_V_V_TREADY">out, 1, axis, din_V_V, pointer</column>
<column name="nodelay_i_0_din">out, 16, ap_fifo, nodelay_i_0, pointer</column>
<column name="nodelay_i_0_full_n">in, 1, ap_fifo, nodelay_i_0, pointer</column>
<column name="nodelay_i_0_write">out, 1, ap_fifo, nodelay_i_0, pointer</column>
<column name="nodelay_i_1_din">out, 16, ap_fifo, nodelay_i_1, pointer</column>
<column name="nodelay_i_1_full_n">in, 1, ap_fifo, nodelay_i_1, pointer</column>
<column name="nodelay_i_1_write">out, 1, ap_fifo, nodelay_i_1, pointer</column>
<column name="delayed_i_0_din">out, 16, ap_fifo, delayed_i_0, pointer</column>
<column name="delayed_i_0_full_n">in, 1, ap_fifo, delayed_i_0, pointer</column>
<column name="delayed_i_0_write">out, 1, ap_fifo, delayed_i_0, pointer</column>
<column name="delayed_i_1_din">out, 16, ap_fifo, delayed_i_1, pointer</column>
<column name="delayed_i_1_full_n">in, 1, ap_fifo, delayed_i_1, pointer</column>
<column name="delayed_i_1_write">out, 1, ap_fifo, delayed_i_1, pointer</column>
</table>
</item>
</section>
</profile>
