From e823b1891a4f6f11599f1599dd0e9c756dd6620b Mon Sep 17 00:00:00 2001
From: llewellyn-evo <llewellyn.fernandes@evologics.de>
Date: Mon, 24 Feb 2020 17:19:50 +0100
Subject: [PATCH] enabled fec2

---
 arch/arm/dts/imx6ul-phytec-phycore-som.dtsi      | 24 ++++++++++++++++++++++++
 arch/arm/dts/imx6ull-phytec-phycore-som-emmc.dts |  4 ++++
 2 files changed, 28 insertions(+)

diff --git a/arch/arm/dts/imx6ul-phytec-phycore-som.dtsi b/arch/arm/dts/imx6ul-phytec-phycore-som.dtsi
index 50b9469f2..d850bc359 100644
--- a/arch/arm/dts/imx6ul-phytec-phycore-som.dtsi
+++ b/arch/arm/dts/imx6ul-phytec-phycore-som.dtsi
@@ -48,9 +48,20 @@
 		ethphy0: ethernet-phy@1 {
 			reg = <1>;
 		};
+		ethphy1: ethernet-phy@2 {
+			reg = <3>;
+		};
 	};
 };
 
+&fec2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_enet2>;
+	phy-mode = "rmii";
+	phy-handle = <&ethphy1>;
+	status = "disabled";
+};
+
 &gpmi {
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_gpmi_nand>;
@@ -169,6 +180,19 @@
 			>;
 		};
 
+		pinctrl_enet2: enet2grp {
+		fsl,pins = <
+			MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN				0x1b0b0
+			MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER				0x1b0b0
+			MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00			0x1b0b0
+			MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01			0x1b0b0
+			MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN				0x1b010
+			MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00			0x1b010
+			MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01			0x1b010
+			MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2			0x4001b010
+		>;
+	};
+
 		pinctrl_gpmi_nand: gpminandgrp {
 			fsl,pins = <
 				MX6UL_PAD_NAND_CLE__RAWNAND_CLE		0x0b0b1
diff --git a/arch/arm/dts/imx6ull-phytec-phycore-som-emmc.dts b/arch/arm/dts/imx6ull-phytec-phycore-som-emmc.dts
index 4b19b6fc7..f2e631b19 100644
--- a/arch/arm/dts/imx6ull-phytec-phycore-som-emmc.dts
+++ b/arch/arm/dts/imx6ull-phytec-phycore-som-emmc.dts
@@ -18,6 +18,10 @@
 	status = "okay";
 };
 
+&fec2 {
+	status = "okay";
+};
+
 &i2c1 {
 	status = "okay";
 };
