#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Dec  9 16:40:38 2023
# Process ID: 2932
# Current directory: C:/Users/Usuario/Desktop/RAUL/raul/raul.runs/impl_1
# Command line: vivado.exe -log nexys_PIC.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source nexys_PIC.tcl -notrace
# Log file: C:/Users/Usuario/Desktop/RAUL/raul/raul.runs/impl_1/nexys_PIC.vdi
# Journal file: C:/Users/Usuario/Desktop/RAUL/raul/raul.runs/impl_1\vivado.jou
# Running On: DESKTOP-8NP5GKR, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 8358 MB
#-----------------------------------------------------------
source nexys_PIC.tcl -notrace
Command: link_design -top nexys_PIC -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Usuario/Desktop/RAUL/raul/raul.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_20MHz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Usuario/Desktop/LCSE/PRACTICA1MIRIAM/PRACTICA1MIRIAM/PRACTICA1MIRIAM.gen/sources_1/ip/fifo/fifo.dcp' for cell 'UUT/RS232_PHY/Internal_memory'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 851.453 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 122 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Usuario/Desktop/LCSE/PRACTICA1MIRIAM/PRACTICA1MIRIAM/PRACTICA1MIRIAM.gen/sources_1/ip/fifo/fifo.xdc] for cell 'UUT/RS232_PHY/Internal_memory/U0'
Finished Parsing XDC File [c:/Users/Usuario/Desktop/LCSE/PRACTICA1MIRIAM/PRACTICA1MIRIAM/PRACTICA1MIRIAM.gen/sources_1/ip/fifo/fifo.xdc] for cell 'UUT/RS232_PHY/Internal_memory/U0'
Parsing XDC File [c:/Users/Usuario/Desktop/RAUL/raul/raul.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_20MHz/inst'
Finished Parsing XDC File [c:/Users/Usuario/Desktop/RAUL/raul/raul.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_20MHz/inst'
Parsing XDC File [c:/Users/Usuario/Desktop/RAUL/raul/raul.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_20MHz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Usuario/Desktop/RAUL/raul/raul.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Usuario/Desktop/RAUL/raul/raul.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1547.332 ; gain = 583.539
Finished Parsing XDC File [c:/Users/Usuario/Desktop/RAUL/raul/raul.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_20MHz/inst'
Parsing XDC File [C:/Users/Usuario/Desktop/CPUmodificada - sinCICLOSDELTA/Nexys_COMPLETE.xdc]
Finished Parsing XDC File [C:/Users/Usuario/Desktop/CPUmodificada - sinCICLOSDELTA/Nexys_COMPLETE.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1547.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 8 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1547.332 ; gain = 1118.066
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1547.332 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 21190bfa5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1566.227 ; gain = 18.895

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter clk_20MHz/inst/mmcm_adv_inst_i_1 into driver instance clk_20MHz_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 114dabee0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.260 . Memory (MB): peak = 1900.090 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 114dabee0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.286 . Memory (MB): peak = 1900.090 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: e03c74ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.312 . Memory (MB): peak = 1900.090 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Sweep, 26 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: e03c74ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.369 . Memory (MB): peak = 1900.090 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: e03c74ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.373 . Memory (MB): peak = 1900.090 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 145d4f779

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.378 . Memory (MB): peak = 1900.090 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              4  |
|  Constant propagation         |               0  |               0  |                                              3  |
|  Sweep                        |               8  |               1  |                                             26  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              6  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1900.090 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 18fe7d3ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.433 . Memory (MB): peak = 1900.090 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-203] Number of nets are not same before and after processing of findDistanceFromSourceAndDest. Before: 52 After: 56
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 18fe7d3ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1997.242 ; gain = 0.000
Ending Power Optimization Task | Checksum: 18fe7d3ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1997.242 ; gain = 97.152

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18fe7d3ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1997.242 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1997.242 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 18fe7d3ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1997.242 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1997.242 ; gain = 449.910
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 1997.242 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Usuario/Desktop/RAUL/raul/raul.runs/impl_1/nexys_PIC_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file nexys_PIC_drc_opted.rpt -pb nexys_PIC_drc_opted.pb -rpx nexys_PIC_drc_opted.rpx
Command: report_drc -file nexys_PIC_drc_opted.rpt -pb nexys_PIC_drc_opted.pb -rpx nexys_PIC_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Usuario/Desktop/RAUL/raul/raul.runs/impl_1/nexys_PIC_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is UUT/CPU_PHY/Databus[6]. Please evaluate your design. The cells in the loop are: UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1, UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3, UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_6, UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2, UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4, and UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Critical Warnings, 6 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1997.242 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d79f75af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1997.242 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1997.242 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c70ed1a0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.286 . Memory (MB): peak = 1997.242 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f15d2f0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.786 . Memory (MB): peak = 1997.242 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f15d2f0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.793 . Memory (MB): peak = 1997.242 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: f15d2f0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.812 . Memory (MB): peak = 1997.242 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c1651b46

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1997.242 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1af24aae0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1997.242 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1af24aae0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1997.242 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1adda3ced

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1997.242 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 37 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 11 nets or LUTs. Breaked 0 LUT, combined 11 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1997.242 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             11  |                    11  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             11  |                    11  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 22b3e330d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1997.242 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 25b288db4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1997.242 ; gain = 0.000
Phase 2 Global Placement | Checksum: 25b288db4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1997.242 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 211f24a7a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1997.242 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 237277042

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1997.242 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2433bbe48

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1997.242 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1839accfc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1997.242 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1fd0ca831

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1997.242 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f3b9d1c7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1997.242 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 276dc76dc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1997.242 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 276dc76dc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1997.242 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17a50053e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=20.905 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 174d09b5e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1997.242 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 186587f0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1997.242 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 17a50053e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.242 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=20.905. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 13cd69804

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.242 ; gain = 0.000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.242 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 13cd69804

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.242 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13cd69804

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.242 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 13cd69804

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.242 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 13cd69804

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.242 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1997.242 ; gain = 0.000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.242 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e7b9cc44

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.242 ; gain = 0.000
Ending Placer Task | Checksum: 178f35514

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.242 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1997.242 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.283 . Memory (MB): peak = 1997.242 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Usuario/Desktop/RAUL/raul/raul.runs/impl_1/nexys_PIC_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file nexys_PIC_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1997.242 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file nexys_PIC_utilization_placed.rpt -pb nexys_PIC_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file nexys_PIC_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1997.242 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.350 . Memory (MB): peak = 1997.242 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.181 . Memory (MB): peak = 1997.242 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Usuario/Desktop/RAUL/raul/raul.runs/impl_1/nexys_PIC_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is UUT/CPU_PHY/Databus[6]. Please evaluate your design. The cells in the loop are: UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1, UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3, UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_6, UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2, UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4, and UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: bdc7c81b ConstDB: 0 ShapeSum: bb2b8cf9 RouteDB: 0
Post Restoration Checksum: NetGraph: ce4d802d NumContArr: 710e176f Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 13f5b979c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 2037.566 ; gain = 40.324

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 13f5b979c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 2044.395 ; gain = 47.152

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 13f5b979c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 2044.395 ; gain = 47.152
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1db590dfc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 2059.086 ; gain = 61.844
INFO: [Route 35-416] Intermediate Timing Summary | WNS=21.813 | TNS=0.000  | WHS=-0.283 | THS=-34.047|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1745
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1745
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 12c1bd01d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 2060.598 ; gain = 63.355

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 12c1bd01d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 2060.598 ; gain = 63.355
Phase 3 Initial Routing | Checksum: 1965819e6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 2060.598 ; gain = 63.355

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 173
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=21.501 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f11fa600

Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 2060.598 ; gain = 63.355
Phase 4 Rip-up And Reroute | Checksum: f11fa600

Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 2060.598 ; gain = 63.355

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: f11fa600

Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 2060.598 ; gain = 63.355

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f11fa600

Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 2060.598 ; gain = 63.355
Phase 5 Delay and Skew Optimization | Checksum: f11fa600

Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 2060.598 ; gain = 63.355

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e6582208

Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 2060.598 ; gain = 63.355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=21.580 | TNS=0.000  | WHS=0.046  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 158afdd3d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 2060.598 ; gain = 63.355
Phase 6 Post Hold Fix | Checksum: 158afdd3d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 2060.598 ; gain = 63.355

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.212256 %
  Global Horizontal Routing Utilization  = 0.256394 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: c50096c6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 2060.598 ; gain = 63.355

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c50096c6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 2060.598 ; gain = 63.355

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: b502d284

Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 2060.598 ; gain = 63.355

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=21.580 | TNS=0.000  | WHS=0.046  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: b502d284

Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 2060.598 ; gain = 63.355
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 2060.598 ; gain = 63.355

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 2060.598 ; gain = 63.355
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.214 . Memory (MB): peak = 2079.086 ; gain = 18.488
INFO: [Common 17-1381] The checkpoint 'C:/Users/Usuario/Desktop/RAUL/raul/raul.runs/impl_1/nexys_PIC_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file nexys_PIC_drc_routed.rpt -pb nexys_PIC_drc_routed.pb -rpx nexys_PIC_drc_routed.rpx
Command: report_drc -file nexys_PIC_drc_routed.rpt -pb nexys_PIC_drc_routed.pb -rpx nexys_PIC_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Usuario/Desktop/RAUL/raul/raul.runs/impl_1/nexys_PIC_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file nexys_PIC_methodology_drc_routed.rpt -pb nexys_PIC_methodology_drc_routed.pb -rpx nexys_PIC_methodology_drc_routed.rpx
Command: report_methodology -file nexys_PIC_methodology_drc_routed.rpt -pb nexys_PIC_methodology_drc_routed.pb -rpx nexys_PIC_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Usuario/Desktop/RAUL/raul/raul.runs/impl_1/nexys_PIC_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file nexys_PIC_power_routed.rpt -pb nexys_PIC_power_summary_routed.pb -rpx nexys_PIC_power_routed.rpx
Command: report_power -file nexys_PIC_power_routed.rpt -pb nexys_PIC_power_summary_routed.pb -rpx nexys_PIC_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
110 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file nexys_PIC_route_status.rpt -pb nexys_PIC_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file nexys_PIC_timing_summary_routed.rpt -pb nexys_PIC_timing_summary_routed.pb -rpx nexys_PIC_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file nexys_PIC_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file nexys_PIC_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file nexys_PIC_bus_skew_routed.rpt -pb nexys_PIC_bus_skew_routed.pb -rpx nexys_PIC_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Dec  9 16:41:57 2023...
