Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sun Apr 16 16:44:17 2017
| Host         : asbestos running 64-bit Ubuntu 16.10
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file toplevel_timing_summary_routed.rpt -rpx toplevel_timing_summary_routed.rpx
| Design       : toplevel
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 27 register/latch pins with no clock driven by root clock pin: fsmclkmon/output_reg_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: serialclkmon/output_reg_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 91 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 46 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.147        0.000                      0                   84        0.105        0.000                      0                   84        2.633        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.417}     20.833          48.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          
sysclk                  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.417}     20.833          48.000          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       15.149        0.000                      0                   84        0.250        0.000                      0                   84        9.917        0.000                       0                    48  
  clkfbout_clk_wiz_0_1                                                                                                                                                    2.633        0.000                       0                     3  
sysclk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         15.147        0.000                      0                   84        0.250        0.000                      0                   84        9.917        0.000                       0                    48  
  clkfbout_clk_wiz_0                                                                                                                                                      2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       15.147        0.000                      0                   84        0.105        0.000                      0                   84  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         15.147        0.000                      0                   84        0.105        0.000                      0                   84  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.917ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.149ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 1.076ns (21.227%)  route 3.993ns (78.773%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 18.737 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          1.514     2.580    fsmclkmon/output_reg
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.714    18.737    fsmclkmon/clk_out1
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[1]/C
                         clock pessimism             -0.435    18.302    
                         clock uncertainty           -0.143    18.159    
    SLICE_X5Y124         FDRE (Setup_fdre_C_R)       -0.429    17.730    fsmclkmon/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.730    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 15.149    

Slack (MET) :             15.149ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 1.076ns (21.227%)  route 3.993ns (78.773%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 18.737 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          1.514     2.580    fsmclkmon/output_reg
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.714    18.737    fsmclkmon/clk_out1
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[2]/C
                         clock pessimism             -0.435    18.302    
                         clock uncertainty           -0.143    18.159    
    SLICE_X5Y124         FDRE (Setup_fdre_C_R)       -0.429    17.730    fsmclkmon/count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.730    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 15.149    

Slack (MET) :             15.149ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 1.076ns (21.227%)  route 3.993ns (78.773%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 18.737 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          1.514     2.580    fsmclkmon/output_reg
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.714    18.737    fsmclkmon/clk_out1
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[3]/C
                         clock pessimism             -0.435    18.302    
                         clock uncertainty           -0.143    18.159    
    SLICE_X5Y124         FDRE (Setup_fdre_C_R)       -0.429    17.730    fsmclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                         17.730    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 15.149    

Slack (MET) :             15.149ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 1.076ns (21.227%)  route 3.993ns (78.773%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 18.737 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          1.514     2.580    fsmclkmon/output_reg
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.714    18.737    fsmclkmon/clk_out1
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[4]/C
                         clock pessimism             -0.435    18.302    
                         clock uncertainty           -0.143    18.159    
    SLICE_X5Y124         FDRE (Setup_fdre_C_R)       -0.429    17.730    fsmclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                         17.730    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 15.149    

Slack (MET) :             15.736ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.076ns (23.774%)  route 3.450ns (76.226%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 18.743 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          0.971     2.037    fsmclkmon/output_reg
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.720    18.743    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[21]/C
                         clock pessimism             -0.398    18.345    
                         clock uncertainty           -0.143    18.202    
    SLICE_X5Y129         FDRE (Setup_fdre_C_R)       -0.429    17.773    fsmclkmon/count_reg[21]
  -------------------------------------------------------------------
                         required time                         17.773    
                         arrival time                          -2.037    
  -------------------------------------------------------------------
                         slack                                 15.736    

Slack (MET) :             15.736ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.076ns (23.774%)  route 3.450ns (76.226%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 18.743 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          0.971     2.037    fsmclkmon/output_reg
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.720    18.743    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[22]/C
                         clock pessimism             -0.398    18.345    
                         clock uncertainty           -0.143    18.202    
    SLICE_X5Y129         FDRE (Setup_fdre_C_R)       -0.429    17.773    fsmclkmon/count_reg[22]
  -------------------------------------------------------------------
                         required time                         17.773    
                         arrival time                          -2.037    
  -------------------------------------------------------------------
                         slack                                 15.736    

Slack (MET) :             15.736ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.076ns (23.774%)  route 3.450ns (76.226%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 18.743 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          0.971     2.037    fsmclkmon/output_reg
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.720    18.743    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[23]/C
                         clock pessimism             -0.398    18.345    
                         clock uncertainty           -0.143    18.202    
    SLICE_X5Y129         FDRE (Setup_fdre_C_R)       -0.429    17.773    fsmclkmon/count_reg[23]
  -------------------------------------------------------------------
                         required time                         17.773    
                         arrival time                          -2.037    
  -------------------------------------------------------------------
                         slack                                 15.736    

Slack (MET) :             15.736ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.076ns (23.774%)  route 3.450ns (76.226%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 18.743 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          0.971     2.037    fsmclkmon/output_reg
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.720    18.743    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
                         clock pessimism             -0.398    18.345    
                         clock uncertainty           -0.143    18.202    
    SLICE_X5Y129         FDRE (Setup_fdre_C_R)       -0.429    17.773    fsmclkmon/count_reg[24]
  -------------------------------------------------------------------
                         required time                         17.773    
                         arrival time                          -2.037    
  -------------------------------------------------------------------
                         slack                                 15.736    

Slack (MET) :             15.860ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 1.076ns (24.580%)  route 3.302ns (75.420%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 18.742 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          0.823     1.889    fsmclkmon/output_reg
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.719    18.742    fsmclkmon/clk_out1
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[17]/C
                         clock pessimism             -0.421    18.321    
                         clock uncertainty           -0.143    18.178    
    SLICE_X5Y128         FDRE (Setup_fdre_C_R)       -0.429    17.749    fsmclkmon/count_reg[17]
  -------------------------------------------------------------------
                         required time                         17.749    
                         arrival time                          -1.889    
  -------------------------------------------------------------------
                         slack                                 15.860    

Slack (MET) :             15.860ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 1.076ns (24.580%)  route 3.302ns (75.420%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 18.742 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          0.823     1.889    fsmclkmon/output_reg
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.719    18.742    fsmclkmon/clk_out1
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[18]/C
                         clock pessimism             -0.421    18.321    
                         clock uncertainty           -0.143    18.178    
    SLICE_X5Y128         FDRE (Setup_fdre_C_R)       -0.429    17.749    fsmclkmon/count_reg[18]
  -------------------------------------------------------------------
                         required time                         17.749    
                         arrival time                          -1.889    
  -------------------------------------------------------------------
                         slack                                 15.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 cdecmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            cdecmclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.631    -0.616    cdecmclkmon/clk_out1
    SLICE_X78Y92         FDRE                                         r  cdecmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  cdecmclkmon/count_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.302    cdecmclkmon/count[0]
    SLICE_X78Y92         LUT4 (Prop_lut4_I1_O)        0.043    -0.259 r  cdecmclkmon/output_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.259    cdecmclkmon/output_reg_i_1_n_0
    SLICE_X78Y92         FDRE                                         r  cdecmclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.906    -0.387    cdecmclkmon/clk_out1
    SLICE_X78Y92         FDRE                                         r  cdecmclkmon/output_reg_reg/C
                         clock pessimism             -0.229    -0.616    
    SLICE_X78Y92         FDRE (Hold_fdre_C_D)         0.107    -0.509    cdecmclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 cdecmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            cdecmclkmon/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.631    -0.616    cdecmclkmon/clk_out1
    SLICE_X78Y92         FDRE                                         r  cdecmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  cdecmclkmon/count_reg[0]/Q
                         net (fo=4, routed)           0.184    -0.291    cdecmclkmon/count[0]
    SLICE_X78Y92         LUT3 (Prop_lut3_I1_O)        0.042    -0.249 r  cdecmclkmon/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    cdecmclkmon/p_0_in[1]
    SLICE_X78Y92         FDRE                                         r  cdecmclkmon/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.906    -0.387    cdecmclkmon/clk_out1
    SLICE_X78Y92         FDRE                                         r  cdecmclkmon/count_reg[1]/C
                         clock pessimism             -0.229    -0.616    
    SLICE_X78Y92         FDRE (Hold_fdre_C_D)         0.107    -0.509    cdecmclkmon/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.641    -0.607    fsmclkmon/clk_out1
    SLICE_X4Y124         FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  fsmclkmon/count_reg[0]/Q
                         net (fo=4, routed)           0.185    -0.281    fsmclkmon/count_reg_n_0_[0]
    SLICE_X4Y124         LUT3 (Prop_lut3_I1_O)        0.042    -0.239 r  fsmclkmon/output_reg_i_1__0/O
                         net (fo=1, routed)           0.000    -0.239    fsmclkmon/output_reg_i_1__0_n_0
    SLICE_X4Y124         FDRE                                         r  fsmclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.912    -0.381    fsmclkmon/clk_out1
    SLICE_X4Y124         FDRE                                         r  fsmclkmon/output_reg_reg/C
                         clock pessimism             -0.226    -0.607    
    SLICE_X4Y124         FDRE (Hold_fdre_C_D)         0.107    -0.500    fsmclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            serialclkmon/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.644    -0.604    serialclkmon/clk_out1
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  serialclkmon/count_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.346    serialclkmon/count_reg_n_0_[8]
    SLICE_X5Y121         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.238 r  serialclkmon/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.238    serialclkmon/count0_carry__0_n_4
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.916    -0.377    serialclkmon/clk_out1
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[8]/C
                         clock pessimism             -0.227    -0.604    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.105    -0.499    serialclkmon/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.644    -0.604    fsmclkmon/clk_out1
    SLICE_X5Y127         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.119    -0.344    fsmclkmon/count_reg_n_0_[16]
    SLICE_X5Y127         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.236 r  fsmclkmon/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.236    fsmclkmon/data0[16]
    SLICE_X5Y127         FDRE                                         r  fsmclkmon/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.915    -0.378    fsmclkmon/clk_out1
    SLICE_X5Y127         FDRE                                         r  fsmclkmon/count_reg[16]/C
                         clock pessimism             -0.226    -0.604    
    SLICE_X5Y127         FDRE (Hold_fdre_C_D)         0.105    -0.499    fsmclkmon/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            serialclkmon/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.644    -0.604    serialclkmon/clk_out1
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  serialclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.119    -0.344    serialclkmon/count_reg_n_0_[12]
    SLICE_X5Y122         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.236 r  serialclkmon/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.236    serialclkmon/count0_carry__1_n_4
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.915    -0.378    serialclkmon/clk_out1
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[12]/C
                         clock pessimism             -0.226    -0.604    
    SLICE_X5Y122         FDRE (Hold_fdre_C_D)         0.105    -0.499    serialclkmon/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.642    -0.606    fsmclkmon/clk_out1
    SLICE_X5Y126         FDRE                                         r  fsmclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  fsmclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.119    -0.346    fsmclkmon/count_reg_n_0_[12]
    SLICE_X5Y126         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.238 r  fsmclkmon/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.238    fsmclkmon/data0[12]
    SLICE_X5Y126         FDRE                                         r  fsmclkmon/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.913    -0.380    fsmclkmon/clk_out1
    SLICE_X5Y126         FDRE                                         r  fsmclkmon/count_reg[12]/C
                         clock pessimism             -0.226    -0.606    
    SLICE_X5Y126         FDRE (Hold_fdre_C_D)         0.105    -0.501    fsmclkmon/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.644    -0.604    fsmclkmon/clk_out1
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  fsmclkmon/count_reg[20]/Q
                         net (fo=2, routed)           0.119    -0.344    fsmclkmon/count_reg_n_0_[20]
    SLICE_X5Y128         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.236 r  fsmclkmon/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000    -0.236    fsmclkmon/data0[20]
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.916    -0.377    fsmclkmon/clk_out1
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[20]/C
                         clock pessimism             -0.227    -0.604    
    SLICE_X5Y128         FDRE (Hold_fdre_C_D)         0.105    -0.499    fsmclkmon/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.376ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.645    -0.603    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.119    -0.343    fsmclkmon/count_reg_n_0_[24]
    SLICE_X5Y129         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.235 r  fsmclkmon/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000    -0.235    fsmclkmon/data0[24]
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.917    -0.376    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
                         clock pessimism             -0.227    -0.603    
    SLICE_X5Y129         FDRE (Hold_fdre_C_D)         0.105    -0.498    fsmclkmon/count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.641    -0.607    fsmclkmon/clk_out1
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  fsmclkmon/count_reg[4]/Q
                         net (fo=2, routed)           0.119    -0.347    fsmclkmon/count_reg_n_0_[4]
    SLICE_X5Y124         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.239 r  fsmclkmon/count0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.239    fsmclkmon/data0[4]
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.912    -0.381    fsmclkmon/clk_out1
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[4]/C
                         clock pessimism             -0.226    -0.607    
    SLICE_X5Y124         FDRE (Hold_fdre_C_D)         0.105    -0.502    fsmclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { clkmon0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.833      18.678     BUFGCTRL_X0Y0   clkmon0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.833      19.584     PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X78Y92    cdecmclkmon/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X78Y92    cdecmclkmon/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X78Y92    cdecmclkmon/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X78Y92    cdecmclkmon/output_reg_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X4Y124    fsmclkmon/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X5Y126    fsmclkmon/count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X5Y126    fsmclkmon/count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X5Y126    fsmclkmon/count_reg[12]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.833      139.167    PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X78Y92    cdecmclkmon/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X78Y92    cdecmclkmon/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X78Y92    cdecmclkmon/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X78Y92    cdecmclkmon/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X78Y92    cdecmclkmon/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X78Y92    cdecmclkmon/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X78Y92    cdecmclkmon/output_reg_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X78Y92    cdecmclkmon/output_reg_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X4Y124    fsmclkmon/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X5Y126    fsmclkmon/count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X4Y124    fsmclkmon/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X5Y124    fsmclkmon/count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X5Y124    fsmclkmon/count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X5Y124    fsmclkmon/count_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X5Y124    fsmclkmon/count_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X5Y125    fsmclkmon/count_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X5Y125    fsmclkmon/count_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X5Y125    fsmclkmon/count_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X5Y125    fsmclkmon/count_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X4Y124    fsmclkmon/output_reg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkmon0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   clkmon0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.917ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.147ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 1.076ns (21.227%)  route 3.993ns (78.773%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 18.737 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          1.514     2.580    fsmclkmon/output_reg
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.714    18.737    fsmclkmon/clk_out1
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[1]/C
                         clock pessimism             -0.435    18.302    
                         clock uncertainty           -0.145    18.156    
    SLICE_X5Y124         FDRE (Setup_fdre_C_R)       -0.429    17.727    fsmclkmon/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.727    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 15.147    

Slack (MET) :             15.147ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 1.076ns (21.227%)  route 3.993ns (78.773%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 18.737 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          1.514     2.580    fsmclkmon/output_reg
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.714    18.737    fsmclkmon/clk_out1
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[2]/C
                         clock pessimism             -0.435    18.302    
                         clock uncertainty           -0.145    18.156    
    SLICE_X5Y124         FDRE (Setup_fdre_C_R)       -0.429    17.727    fsmclkmon/count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.727    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 15.147    

Slack (MET) :             15.147ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 1.076ns (21.227%)  route 3.993ns (78.773%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 18.737 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          1.514     2.580    fsmclkmon/output_reg
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.714    18.737    fsmclkmon/clk_out1
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[3]/C
                         clock pessimism             -0.435    18.302    
                         clock uncertainty           -0.145    18.156    
    SLICE_X5Y124         FDRE (Setup_fdre_C_R)       -0.429    17.727    fsmclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                         17.727    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 15.147    

Slack (MET) :             15.147ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 1.076ns (21.227%)  route 3.993ns (78.773%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 18.737 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          1.514     2.580    fsmclkmon/output_reg
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.714    18.737    fsmclkmon/clk_out1
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[4]/C
                         clock pessimism             -0.435    18.302    
                         clock uncertainty           -0.145    18.156    
    SLICE_X5Y124         FDRE (Setup_fdre_C_R)       -0.429    17.727    fsmclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                         17.727    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 15.147    

Slack (MET) :             15.733ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.076ns (23.774%)  route 3.450ns (76.226%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 18.743 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          0.971     2.037    fsmclkmon/output_reg
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.720    18.743    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[21]/C
                         clock pessimism             -0.398    18.345    
                         clock uncertainty           -0.145    18.199    
    SLICE_X5Y129         FDRE (Setup_fdre_C_R)       -0.429    17.770    fsmclkmon/count_reg[21]
  -------------------------------------------------------------------
                         required time                         17.770    
                         arrival time                          -2.037    
  -------------------------------------------------------------------
                         slack                                 15.733    

Slack (MET) :             15.733ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.076ns (23.774%)  route 3.450ns (76.226%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 18.743 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          0.971     2.037    fsmclkmon/output_reg
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.720    18.743    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[22]/C
                         clock pessimism             -0.398    18.345    
                         clock uncertainty           -0.145    18.199    
    SLICE_X5Y129         FDRE (Setup_fdre_C_R)       -0.429    17.770    fsmclkmon/count_reg[22]
  -------------------------------------------------------------------
                         required time                         17.770    
                         arrival time                          -2.037    
  -------------------------------------------------------------------
                         slack                                 15.733    

Slack (MET) :             15.733ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.076ns (23.774%)  route 3.450ns (76.226%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 18.743 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          0.971     2.037    fsmclkmon/output_reg
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.720    18.743    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[23]/C
                         clock pessimism             -0.398    18.345    
                         clock uncertainty           -0.145    18.199    
    SLICE_X5Y129         FDRE (Setup_fdre_C_R)       -0.429    17.770    fsmclkmon/count_reg[23]
  -------------------------------------------------------------------
                         required time                         17.770    
                         arrival time                          -2.037    
  -------------------------------------------------------------------
                         slack                                 15.733    

Slack (MET) :             15.733ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.076ns (23.774%)  route 3.450ns (76.226%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 18.743 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          0.971     2.037    fsmclkmon/output_reg
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.720    18.743    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
                         clock pessimism             -0.398    18.345    
                         clock uncertainty           -0.145    18.199    
    SLICE_X5Y129         FDRE (Setup_fdre_C_R)       -0.429    17.770    fsmclkmon/count_reg[24]
  -------------------------------------------------------------------
                         required time                         17.770    
                         arrival time                          -2.037    
  -------------------------------------------------------------------
                         slack                                 15.733    

Slack (MET) :             15.858ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 1.076ns (24.580%)  route 3.302ns (75.420%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 18.742 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          0.823     1.889    fsmclkmon/output_reg
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.719    18.742    fsmclkmon/clk_out1
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[17]/C
                         clock pessimism             -0.421    18.321    
                         clock uncertainty           -0.145    18.175    
    SLICE_X5Y128         FDRE (Setup_fdre_C_R)       -0.429    17.746    fsmclkmon/count_reg[17]
  -------------------------------------------------------------------
                         required time                         17.746    
                         arrival time                          -1.889    
  -------------------------------------------------------------------
                         slack                                 15.858    

Slack (MET) :             15.858ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 1.076ns (24.580%)  route 3.302ns (75.420%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 18.742 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          0.823     1.889    fsmclkmon/output_reg
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.719    18.742    fsmclkmon/clk_out1
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[18]/C
                         clock pessimism             -0.421    18.321    
                         clock uncertainty           -0.145    18.175    
    SLICE_X5Y128         FDRE (Setup_fdre_C_R)       -0.429    17.746    fsmclkmon/count_reg[18]
  -------------------------------------------------------------------
                         required time                         17.746    
                         arrival time                          -1.889    
  -------------------------------------------------------------------
                         slack                                 15.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 cdecmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            cdecmclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.631    -0.616    cdecmclkmon/clk_out1
    SLICE_X78Y92         FDRE                                         r  cdecmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  cdecmclkmon/count_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.302    cdecmclkmon/count[0]
    SLICE_X78Y92         LUT4 (Prop_lut4_I1_O)        0.043    -0.259 r  cdecmclkmon/output_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.259    cdecmclkmon/output_reg_i_1_n_0
    SLICE_X78Y92         FDRE                                         r  cdecmclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.906    -0.387    cdecmclkmon/clk_out1
    SLICE_X78Y92         FDRE                                         r  cdecmclkmon/output_reg_reg/C
                         clock pessimism             -0.229    -0.616    
    SLICE_X78Y92         FDRE (Hold_fdre_C_D)         0.107    -0.509    cdecmclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 cdecmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            cdecmclkmon/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.631    -0.616    cdecmclkmon/clk_out1
    SLICE_X78Y92         FDRE                                         r  cdecmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  cdecmclkmon/count_reg[0]/Q
                         net (fo=4, routed)           0.184    -0.291    cdecmclkmon/count[0]
    SLICE_X78Y92         LUT3 (Prop_lut3_I1_O)        0.042    -0.249 r  cdecmclkmon/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    cdecmclkmon/p_0_in[1]
    SLICE_X78Y92         FDRE                                         r  cdecmclkmon/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.906    -0.387    cdecmclkmon/clk_out1
    SLICE_X78Y92         FDRE                                         r  cdecmclkmon/count_reg[1]/C
                         clock pessimism             -0.229    -0.616    
    SLICE_X78Y92         FDRE (Hold_fdre_C_D)         0.107    -0.509    cdecmclkmon/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.641    -0.607    fsmclkmon/clk_out1
    SLICE_X4Y124         FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  fsmclkmon/count_reg[0]/Q
                         net (fo=4, routed)           0.185    -0.281    fsmclkmon/count_reg_n_0_[0]
    SLICE_X4Y124         LUT3 (Prop_lut3_I1_O)        0.042    -0.239 r  fsmclkmon/output_reg_i_1__0/O
                         net (fo=1, routed)           0.000    -0.239    fsmclkmon/output_reg_i_1__0_n_0
    SLICE_X4Y124         FDRE                                         r  fsmclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.912    -0.381    fsmclkmon/clk_out1
    SLICE_X4Y124         FDRE                                         r  fsmclkmon/output_reg_reg/C
                         clock pessimism             -0.226    -0.607    
    SLICE_X4Y124         FDRE (Hold_fdre_C_D)         0.107    -0.500    fsmclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            serialclkmon/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.644    -0.604    serialclkmon/clk_out1
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  serialclkmon/count_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.346    serialclkmon/count_reg_n_0_[8]
    SLICE_X5Y121         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.238 r  serialclkmon/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.238    serialclkmon/count0_carry__0_n_4
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.916    -0.377    serialclkmon/clk_out1
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[8]/C
                         clock pessimism             -0.227    -0.604    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.105    -0.499    serialclkmon/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.644    -0.604    fsmclkmon/clk_out1
    SLICE_X5Y127         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.119    -0.344    fsmclkmon/count_reg_n_0_[16]
    SLICE_X5Y127         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.236 r  fsmclkmon/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.236    fsmclkmon/data0[16]
    SLICE_X5Y127         FDRE                                         r  fsmclkmon/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.915    -0.378    fsmclkmon/clk_out1
    SLICE_X5Y127         FDRE                                         r  fsmclkmon/count_reg[16]/C
                         clock pessimism             -0.226    -0.604    
    SLICE_X5Y127         FDRE (Hold_fdre_C_D)         0.105    -0.499    fsmclkmon/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            serialclkmon/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.644    -0.604    serialclkmon/clk_out1
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  serialclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.119    -0.344    serialclkmon/count_reg_n_0_[12]
    SLICE_X5Y122         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.236 r  serialclkmon/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.236    serialclkmon/count0_carry__1_n_4
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.915    -0.378    serialclkmon/clk_out1
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[12]/C
                         clock pessimism             -0.226    -0.604    
    SLICE_X5Y122         FDRE (Hold_fdre_C_D)         0.105    -0.499    serialclkmon/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.642    -0.606    fsmclkmon/clk_out1
    SLICE_X5Y126         FDRE                                         r  fsmclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  fsmclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.119    -0.346    fsmclkmon/count_reg_n_0_[12]
    SLICE_X5Y126         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.238 r  fsmclkmon/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.238    fsmclkmon/data0[12]
    SLICE_X5Y126         FDRE                                         r  fsmclkmon/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.913    -0.380    fsmclkmon/clk_out1
    SLICE_X5Y126         FDRE                                         r  fsmclkmon/count_reg[12]/C
                         clock pessimism             -0.226    -0.606    
    SLICE_X5Y126         FDRE (Hold_fdre_C_D)         0.105    -0.501    fsmclkmon/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.644    -0.604    fsmclkmon/clk_out1
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  fsmclkmon/count_reg[20]/Q
                         net (fo=2, routed)           0.119    -0.344    fsmclkmon/count_reg_n_0_[20]
    SLICE_X5Y128         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.236 r  fsmclkmon/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000    -0.236    fsmclkmon/data0[20]
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.916    -0.377    fsmclkmon/clk_out1
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[20]/C
                         clock pessimism             -0.227    -0.604    
    SLICE_X5Y128         FDRE (Hold_fdre_C_D)         0.105    -0.499    fsmclkmon/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.376ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.645    -0.603    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.119    -0.343    fsmclkmon/count_reg_n_0_[24]
    SLICE_X5Y129         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.235 r  fsmclkmon/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000    -0.235    fsmclkmon/data0[24]
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.917    -0.376    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
                         clock pessimism             -0.227    -0.603    
    SLICE_X5Y129         FDRE (Hold_fdre_C_D)         0.105    -0.498    fsmclkmon/count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.641    -0.607    fsmclkmon/clk_out1
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  fsmclkmon/count_reg[4]/Q
                         net (fo=2, routed)           0.119    -0.347    fsmclkmon/count_reg_n_0_[4]
    SLICE_X5Y124         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.239 r  fsmclkmon/count0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.239    fsmclkmon/data0[4]
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.912    -0.381    fsmclkmon/clk_out1
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[4]/C
                         clock pessimism             -0.226    -0.607    
    SLICE_X5Y124         FDRE (Hold_fdre_C_D)         0.105    -0.502    fsmclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { clkmon0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.833      18.678     BUFGCTRL_X0Y0   clkmon0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.833      19.584     PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X78Y92    cdecmclkmon/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X78Y92    cdecmclkmon/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X78Y92    cdecmclkmon/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X78Y92    cdecmclkmon/output_reg_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X4Y124    fsmclkmon/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X5Y126    fsmclkmon/count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X5Y126    fsmclkmon/count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X5Y126    fsmclkmon/count_reg[12]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.833      139.167    PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X78Y92    cdecmclkmon/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X78Y92    cdecmclkmon/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X78Y92    cdecmclkmon/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X78Y92    cdecmclkmon/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X78Y92    cdecmclkmon/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X78Y92    cdecmclkmon/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X78Y92    cdecmclkmon/output_reg_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X78Y92    cdecmclkmon/output_reg_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X4Y124    fsmclkmon/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X5Y126    fsmclkmon/count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X4Y124    fsmclkmon/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X5Y124    fsmclkmon/count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X5Y124    fsmclkmon/count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X5Y124    fsmclkmon/count_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X5Y124    fsmclkmon/count_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X5Y125    fsmclkmon/count_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X5Y125    fsmclkmon/count_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X5Y125    fsmclkmon/count_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X5Y125    fsmclkmon/count_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X4Y124    fsmclkmon/output_reg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkmon0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   clkmon0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.147ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 1.076ns (21.227%)  route 3.993ns (78.773%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 18.737 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          1.514     2.580    fsmclkmon/output_reg
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.714    18.737    fsmclkmon/clk_out1
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[1]/C
                         clock pessimism             -0.435    18.302    
                         clock uncertainty           -0.145    18.156    
    SLICE_X5Y124         FDRE (Setup_fdre_C_R)       -0.429    17.727    fsmclkmon/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.727    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 15.147    

Slack (MET) :             15.147ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 1.076ns (21.227%)  route 3.993ns (78.773%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 18.737 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          1.514     2.580    fsmclkmon/output_reg
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.714    18.737    fsmclkmon/clk_out1
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[2]/C
                         clock pessimism             -0.435    18.302    
                         clock uncertainty           -0.145    18.156    
    SLICE_X5Y124         FDRE (Setup_fdre_C_R)       -0.429    17.727    fsmclkmon/count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.727    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 15.147    

Slack (MET) :             15.147ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 1.076ns (21.227%)  route 3.993ns (78.773%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 18.737 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          1.514     2.580    fsmclkmon/output_reg
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.714    18.737    fsmclkmon/clk_out1
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[3]/C
                         clock pessimism             -0.435    18.302    
                         clock uncertainty           -0.145    18.156    
    SLICE_X5Y124         FDRE (Setup_fdre_C_R)       -0.429    17.727    fsmclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                         17.727    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 15.147    

Slack (MET) :             15.147ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 1.076ns (21.227%)  route 3.993ns (78.773%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 18.737 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          1.514     2.580    fsmclkmon/output_reg
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.714    18.737    fsmclkmon/clk_out1
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[4]/C
                         clock pessimism             -0.435    18.302    
                         clock uncertainty           -0.145    18.156    
    SLICE_X5Y124         FDRE (Setup_fdre_C_R)       -0.429    17.727    fsmclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                         17.727    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 15.147    

Slack (MET) :             15.733ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.076ns (23.774%)  route 3.450ns (76.226%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 18.743 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          0.971     2.037    fsmclkmon/output_reg
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.720    18.743    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[21]/C
                         clock pessimism             -0.398    18.345    
                         clock uncertainty           -0.145    18.199    
    SLICE_X5Y129         FDRE (Setup_fdre_C_R)       -0.429    17.770    fsmclkmon/count_reg[21]
  -------------------------------------------------------------------
                         required time                         17.770    
                         arrival time                          -2.037    
  -------------------------------------------------------------------
                         slack                                 15.733    

Slack (MET) :             15.733ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.076ns (23.774%)  route 3.450ns (76.226%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 18.743 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          0.971     2.037    fsmclkmon/output_reg
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.720    18.743    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[22]/C
                         clock pessimism             -0.398    18.345    
                         clock uncertainty           -0.145    18.199    
    SLICE_X5Y129         FDRE (Setup_fdre_C_R)       -0.429    17.770    fsmclkmon/count_reg[22]
  -------------------------------------------------------------------
                         required time                         17.770    
                         arrival time                          -2.037    
  -------------------------------------------------------------------
                         slack                                 15.733    

Slack (MET) :             15.733ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.076ns (23.774%)  route 3.450ns (76.226%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 18.743 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          0.971     2.037    fsmclkmon/output_reg
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.720    18.743    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[23]/C
                         clock pessimism             -0.398    18.345    
                         clock uncertainty           -0.145    18.199    
    SLICE_X5Y129         FDRE (Setup_fdre_C_R)       -0.429    17.770    fsmclkmon/count_reg[23]
  -------------------------------------------------------------------
                         required time                         17.770    
                         arrival time                          -2.037    
  -------------------------------------------------------------------
                         slack                                 15.733    

Slack (MET) :             15.733ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.076ns (23.774%)  route 3.450ns (76.226%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 18.743 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          0.971     2.037    fsmclkmon/output_reg
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.720    18.743    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
                         clock pessimism             -0.398    18.345    
                         clock uncertainty           -0.145    18.199    
    SLICE_X5Y129         FDRE (Setup_fdre_C_R)       -0.429    17.770    fsmclkmon/count_reg[24]
  -------------------------------------------------------------------
                         required time                         17.770    
                         arrival time                          -2.037    
  -------------------------------------------------------------------
                         slack                                 15.733    

Slack (MET) :             15.858ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 1.076ns (24.580%)  route 3.302ns (75.420%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 18.742 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          0.823     1.889    fsmclkmon/output_reg
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.719    18.742    fsmclkmon/clk_out1
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[17]/C
                         clock pessimism             -0.421    18.321    
                         clock uncertainty           -0.145    18.175    
    SLICE_X5Y128         FDRE (Setup_fdre_C_R)       -0.429    17.746    fsmclkmon/count_reg[17]
  -------------------------------------------------------------------
                         required time                         17.746    
                         arrival time                          -1.889    
  -------------------------------------------------------------------
                         slack                                 15.858    

Slack (MET) :             15.858ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 1.076ns (24.580%)  route 3.302ns (75.420%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 18.742 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          0.823     1.889    fsmclkmon/output_reg
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.719    18.742    fsmclkmon/clk_out1
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[18]/C
                         clock pessimism             -0.421    18.321    
                         clock uncertainty           -0.145    18.175    
    SLICE_X5Y128         FDRE (Setup_fdre_C_R)       -0.429    17.746    fsmclkmon/count_reg[18]
  -------------------------------------------------------------------
                         required time                         17.746    
                         arrival time                          -1.889    
  -------------------------------------------------------------------
                         slack                                 15.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cdecmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            cdecmclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.631    -0.616    cdecmclkmon/clk_out1
    SLICE_X78Y92         FDRE                                         r  cdecmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  cdecmclkmon/count_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.302    cdecmclkmon/count[0]
    SLICE_X78Y92         LUT4 (Prop_lut4_I1_O)        0.043    -0.259 r  cdecmclkmon/output_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.259    cdecmclkmon/output_reg_i_1_n_0
    SLICE_X78Y92         FDRE                                         r  cdecmclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.906    -0.387    cdecmclkmon/clk_out1
    SLICE_X78Y92         FDRE                                         r  cdecmclkmon/output_reg_reg/C
                         clock pessimism             -0.229    -0.616    
                         clock uncertainty            0.145    -0.471    
    SLICE_X78Y92         FDRE (Hold_fdre_C_D)         0.107    -0.364    cdecmclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cdecmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            cdecmclkmon/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.631    -0.616    cdecmclkmon/clk_out1
    SLICE_X78Y92         FDRE                                         r  cdecmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  cdecmclkmon/count_reg[0]/Q
                         net (fo=4, routed)           0.184    -0.291    cdecmclkmon/count[0]
    SLICE_X78Y92         LUT3 (Prop_lut3_I1_O)        0.042    -0.249 r  cdecmclkmon/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    cdecmclkmon/p_0_in[1]
    SLICE_X78Y92         FDRE                                         r  cdecmclkmon/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.906    -0.387    cdecmclkmon/clk_out1
    SLICE_X78Y92         FDRE                                         r  cdecmclkmon/count_reg[1]/C
                         clock pessimism             -0.229    -0.616    
                         clock uncertainty            0.145    -0.471    
    SLICE_X78Y92         FDRE (Hold_fdre_C_D)         0.107    -0.364    cdecmclkmon/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.641    -0.607    fsmclkmon/clk_out1
    SLICE_X4Y124         FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  fsmclkmon/count_reg[0]/Q
                         net (fo=4, routed)           0.185    -0.281    fsmclkmon/count_reg_n_0_[0]
    SLICE_X4Y124         LUT3 (Prop_lut3_I1_O)        0.042    -0.239 r  fsmclkmon/output_reg_i_1__0/O
                         net (fo=1, routed)           0.000    -0.239    fsmclkmon/output_reg_i_1__0_n_0
    SLICE_X4Y124         FDRE                                         r  fsmclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.912    -0.381    fsmclkmon/clk_out1
    SLICE_X4Y124         FDRE                                         r  fsmclkmon/output_reg_reg/C
                         clock pessimism             -0.226    -0.607    
                         clock uncertainty            0.145    -0.462    
    SLICE_X4Y124         FDRE (Hold_fdre_C_D)         0.107    -0.355    fsmclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            serialclkmon/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.644    -0.604    serialclkmon/clk_out1
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  serialclkmon/count_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.346    serialclkmon/count_reg_n_0_[8]
    SLICE_X5Y121         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.238 r  serialclkmon/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.238    serialclkmon/count0_carry__0_n_4
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.916    -0.377    serialclkmon/clk_out1
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[8]/C
                         clock pessimism             -0.227    -0.604    
                         clock uncertainty            0.145    -0.459    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.105    -0.354    serialclkmon/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.644    -0.604    fsmclkmon/clk_out1
    SLICE_X5Y127         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.119    -0.344    fsmclkmon/count_reg_n_0_[16]
    SLICE_X5Y127         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.236 r  fsmclkmon/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.236    fsmclkmon/data0[16]
    SLICE_X5Y127         FDRE                                         r  fsmclkmon/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.915    -0.378    fsmclkmon/clk_out1
    SLICE_X5Y127         FDRE                                         r  fsmclkmon/count_reg[16]/C
                         clock pessimism             -0.226    -0.604    
                         clock uncertainty            0.145    -0.459    
    SLICE_X5Y127         FDRE (Hold_fdre_C_D)         0.105    -0.354    fsmclkmon/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            serialclkmon/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.644    -0.604    serialclkmon/clk_out1
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  serialclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.119    -0.344    serialclkmon/count_reg_n_0_[12]
    SLICE_X5Y122         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.236 r  serialclkmon/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.236    serialclkmon/count0_carry__1_n_4
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.915    -0.378    serialclkmon/clk_out1
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[12]/C
                         clock pessimism             -0.226    -0.604    
                         clock uncertainty            0.145    -0.459    
    SLICE_X5Y122         FDRE (Hold_fdre_C_D)         0.105    -0.354    serialclkmon/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.642    -0.606    fsmclkmon/clk_out1
    SLICE_X5Y126         FDRE                                         r  fsmclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  fsmclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.119    -0.346    fsmclkmon/count_reg_n_0_[12]
    SLICE_X5Y126         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.238 r  fsmclkmon/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.238    fsmclkmon/data0[12]
    SLICE_X5Y126         FDRE                                         r  fsmclkmon/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.913    -0.380    fsmclkmon/clk_out1
    SLICE_X5Y126         FDRE                                         r  fsmclkmon/count_reg[12]/C
                         clock pessimism             -0.226    -0.606    
                         clock uncertainty            0.145    -0.461    
    SLICE_X5Y126         FDRE (Hold_fdre_C_D)         0.105    -0.356    fsmclkmon/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.644    -0.604    fsmclkmon/clk_out1
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  fsmclkmon/count_reg[20]/Q
                         net (fo=2, routed)           0.119    -0.344    fsmclkmon/count_reg_n_0_[20]
    SLICE_X5Y128         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.236 r  fsmclkmon/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000    -0.236    fsmclkmon/data0[20]
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.916    -0.377    fsmclkmon/clk_out1
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[20]/C
                         clock pessimism             -0.227    -0.604    
                         clock uncertainty            0.145    -0.459    
    SLICE_X5Y128         FDRE (Hold_fdre_C_D)         0.105    -0.354    fsmclkmon/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.376ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.645    -0.603    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.119    -0.343    fsmclkmon/count_reg_n_0_[24]
    SLICE_X5Y129         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.235 r  fsmclkmon/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000    -0.235    fsmclkmon/data0[24]
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.917    -0.376    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
                         clock pessimism             -0.227    -0.603    
                         clock uncertainty            0.145    -0.458    
    SLICE_X5Y129         FDRE (Hold_fdre_C_D)         0.105    -0.353    fsmclkmon/count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.641    -0.607    fsmclkmon/clk_out1
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  fsmclkmon/count_reg[4]/Q
                         net (fo=2, routed)           0.119    -0.347    fsmclkmon/count_reg_n_0_[4]
    SLICE_X5Y124         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.239 r  fsmclkmon/count0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.239    fsmclkmon/data0[4]
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.912    -0.381    fsmclkmon/clk_out1
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[4]/C
                         clock pessimism             -0.226    -0.607    
                         clock uncertainty            0.145    -0.462    
    SLICE_X5Y124         FDRE (Hold_fdre_C_D)         0.105    -0.357    fsmclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.118    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.147ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 1.076ns (21.227%)  route 3.993ns (78.773%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 18.737 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          1.514     2.580    fsmclkmon/output_reg
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.714    18.737    fsmclkmon/clk_out1
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[1]/C
                         clock pessimism             -0.435    18.302    
                         clock uncertainty           -0.145    18.156    
    SLICE_X5Y124         FDRE (Setup_fdre_C_R)       -0.429    17.727    fsmclkmon/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.727    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 15.147    

Slack (MET) :             15.147ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 1.076ns (21.227%)  route 3.993ns (78.773%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 18.737 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          1.514     2.580    fsmclkmon/output_reg
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.714    18.737    fsmclkmon/clk_out1
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[2]/C
                         clock pessimism             -0.435    18.302    
                         clock uncertainty           -0.145    18.156    
    SLICE_X5Y124         FDRE (Setup_fdre_C_R)       -0.429    17.727    fsmclkmon/count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.727    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 15.147    

Slack (MET) :             15.147ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 1.076ns (21.227%)  route 3.993ns (78.773%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 18.737 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          1.514     2.580    fsmclkmon/output_reg
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.714    18.737    fsmclkmon/clk_out1
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[3]/C
                         clock pessimism             -0.435    18.302    
                         clock uncertainty           -0.145    18.156    
    SLICE_X5Y124         FDRE (Setup_fdre_C_R)       -0.429    17.727    fsmclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                         17.727    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 15.147    

Slack (MET) :             15.147ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 1.076ns (21.227%)  route 3.993ns (78.773%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 18.737 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          1.514     2.580    fsmclkmon/output_reg
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.714    18.737    fsmclkmon/clk_out1
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[4]/C
                         clock pessimism             -0.435    18.302    
                         clock uncertainty           -0.145    18.156    
    SLICE_X5Y124         FDRE (Setup_fdre_C_R)       -0.429    17.727    fsmclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                         17.727    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 15.147    

Slack (MET) :             15.733ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.076ns (23.774%)  route 3.450ns (76.226%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 18.743 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          0.971     2.037    fsmclkmon/output_reg
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.720    18.743    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[21]/C
                         clock pessimism             -0.398    18.345    
                         clock uncertainty           -0.145    18.199    
    SLICE_X5Y129         FDRE (Setup_fdre_C_R)       -0.429    17.770    fsmclkmon/count_reg[21]
  -------------------------------------------------------------------
                         required time                         17.770    
                         arrival time                          -2.037    
  -------------------------------------------------------------------
                         slack                                 15.733    

Slack (MET) :             15.733ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.076ns (23.774%)  route 3.450ns (76.226%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 18.743 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          0.971     2.037    fsmclkmon/output_reg
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.720    18.743    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[22]/C
                         clock pessimism             -0.398    18.345    
                         clock uncertainty           -0.145    18.199    
    SLICE_X5Y129         FDRE (Setup_fdre_C_R)       -0.429    17.770    fsmclkmon/count_reg[22]
  -------------------------------------------------------------------
                         required time                         17.770    
                         arrival time                          -2.037    
  -------------------------------------------------------------------
                         slack                                 15.733    

Slack (MET) :             15.733ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.076ns (23.774%)  route 3.450ns (76.226%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 18.743 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          0.971     2.037    fsmclkmon/output_reg
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.720    18.743    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[23]/C
                         clock pessimism             -0.398    18.345    
                         clock uncertainty           -0.145    18.199    
    SLICE_X5Y129         FDRE (Setup_fdre_C_R)       -0.429    17.770    fsmclkmon/count_reg[23]
  -------------------------------------------------------------------
                         required time                         17.770    
                         arrival time                          -2.037    
  -------------------------------------------------------------------
                         slack                                 15.733    

Slack (MET) :             15.733ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.076ns (23.774%)  route 3.450ns (76.226%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 18.743 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          0.971     2.037    fsmclkmon/output_reg
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.720    18.743    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
                         clock pessimism             -0.398    18.345    
                         clock uncertainty           -0.145    18.199    
    SLICE_X5Y129         FDRE (Setup_fdre_C_R)       -0.429    17.770    fsmclkmon/count_reg[24]
  -------------------------------------------------------------------
                         required time                         17.770    
                         arrival time                          -2.037    
  -------------------------------------------------------------------
                         slack                                 15.733    

Slack (MET) :             15.858ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 1.076ns (24.580%)  route 3.302ns (75.420%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 18.742 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          0.823     1.889    fsmclkmon/output_reg
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.719    18.742    fsmclkmon/clk_out1
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[17]/C
                         clock pessimism             -0.421    18.321    
                         clock uncertainty           -0.145    18.175    
    SLICE_X5Y128         FDRE (Setup_fdre_C_R)       -0.429    17.746    fsmclkmon/count_reg[17]
  -------------------------------------------------------------------
                         required time                         17.746    
                         arrival time                          -1.889    
  -------------------------------------------------------------------
                         slack                                 15.858    

Slack (MET) :             15.858ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 1.076ns (24.580%)  route 3.302ns (75.420%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 18.742 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.837    -2.489    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.456    -2.033 f  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.686    -1.346    fsmclkmon/count_reg_n_0_[24]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.124    -1.222 f  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.303    -0.920    fsmclkmon/count[24]_i_7_n_0
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.124    -0.796 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.649    -0.146    fsmclkmon/count[24]_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.124    -0.022 f  fsmclkmon/count[24]_i_3/O
                         net (fo=1, routed)           0.671     0.649    fsmclkmon/count[24]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.124     0.773 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.169     0.942    fsmclkmon/count[24]_i_2_n_0
    SLICE_X4Y124         LUT2 (Prop_lut2_I0_O)        0.124     1.066 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          0.823     1.889    fsmclkmon/output_reg
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    R4                                                0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    22.238 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.419    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    15.213 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    16.931    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.022 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.719    18.742    fsmclkmon/clk_out1
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[18]/C
                         clock pessimism             -0.421    18.321    
                         clock uncertainty           -0.145    18.175    
    SLICE_X5Y128         FDRE (Setup_fdre_C_R)       -0.429    17.746    fsmclkmon/count_reg[18]
  -------------------------------------------------------------------
                         required time                         17.746    
                         arrival time                          -1.889    
  -------------------------------------------------------------------
                         slack                                 15.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cdecmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            cdecmclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.631    -0.616    cdecmclkmon/clk_out1
    SLICE_X78Y92         FDRE                                         r  cdecmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  cdecmclkmon/count_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.302    cdecmclkmon/count[0]
    SLICE_X78Y92         LUT4 (Prop_lut4_I1_O)        0.043    -0.259 r  cdecmclkmon/output_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.259    cdecmclkmon/output_reg_i_1_n_0
    SLICE_X78Y92         FDRE                                         r  cdecmclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.906    -0.387    cdecmclkmon/clk_out1
    SLICE_X78Y92         FDRE                                         r  cdecmclkmon/output_reg_reg/C
                         clock pessimism             -0.229    -0.616    
                         clock uncertainty            0.145    -0.471    
    SLICE_X78Y92         FDRE (Hold_fdre_C_D)         0.107    -0.364    cdecmclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cdecmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            cdecmclkmon/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.631    -0.616    cdecmclkmon/clk_out1
    SLICE_X78Y92         FDRE                                         r  cdecmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  cdecmclkmon/count_reg[0]/Q
                         net (fo=4, routed)           0.184    -0.291    cdecmclkmon/count[0]
    SLICE_X78Y92         LUT3 (Prop_lut3_I1_O)        0.042    -0.249 r  cdecmclkmon/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    cdecmclkmon/p_0_in[1]
    SLICE_X78Y92         FDRE                                         r  cdecmclkmon/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.906    -0.387    cdecmclkmon/clk_out1
    SLICE_X78Y92         FDRE                                         r  cdecmclkmon/count_reg[1]/C
                         clock pessimism             -0.229    -0.616    
                         clock uncertainty            0.145    -0.471    
    SLICE_X78Y92         FDRE (Hold_fdre_C_D)         0.107    -0.364    cdecmclkmon/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.641    -0.607    fsmclkmon/clk_out1
    SLICE_X4Y124         FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  fsmclkmon/count_reg[0]/Q
                         net (fo=4, routed)           0.185    -0.281    fsmclkmon/count_reg_n_0_[0]
    SLICE_X4Y124         LUT3 (Prop_lut3_I1_O)        0.042    -0.239 r  fsmclkmon/output_reg_i_1__0/O
                         net (fo=1, routed)           0.000    -0.239    fsmclkmon/output_reg_i_1__0_n_0
    SLICE_X4Y124         FDRE                                         r  fsmclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.912    -0.381    fsmclkmon/clk_out1
    SLICE_X4Y124         FDRE                                         r  fsmclkmon/output_reg_reg/C
                         clock pessimism             -0.226    -0.607    
                         clock uncertainty            0.145    -0.462    
    SLICE_X4Y124         FDRE (Hold_fdre_C_D)         0.107    -0.355    fsmclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            serialclkmon/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.644    -0.604    serialclkmon/clk_out1
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  serialclkmon/count_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.346    serialclkmon/count_reg_n_0_[8]
    SLICE_X5Y121         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.238 r  serialclkmon/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.238    serialclkmon/count0_carry__0_n_4
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.916    -0.377    serialclkmon/clk_out1
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[8]/C
                         clock pessimism             -0.227    -0.604    
                         clock uncertainty            0.145    -0.459    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.105    -0.354    serialclkmon/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.644    -0.604    fsmclkmon/clk_out1
    SLICE_X5Y127         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.119    -0.344    fsmclkmon/count_reg_n_0_[16]
    SLICE_X5Y127         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.236 r  fsmclkmon/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.236    fsmclkmon/data0[16]
    SLICE_X5Y127         FDRE                                         r  fsmclkmon/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.915    -0.378    fsmclkmon/clk_out1
    SLICE_X5Y127         FDRE                                         r  fsmclkmon/count_reg[16]/C
                         clock pessimism             -0.226    -0.604    
                         clock uncertainty            0.145    -0.459    
    SLICE_X5Y127         FDRE (Hold_fdre_C_D)         0.105    -0.354    fsmclkmon/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            serialclkmon/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.644    -0.604    serialclkmon/clk_out1
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  serialclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.119    -0.344    serialclkmon/count_reg_n_0_[12]
    SLICE_X5Y122         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.236 r  serialclkmon/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.236    serialclkmon/count0_carry__1_n_4
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.915    -0.378    serialclkmon/clk_out1
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[12]/C
                         clock pessimism             -0.226    -0.604    
                         clock uncertainty            0.145    -0.459    
    SLICE_X5Y122         FDRE (Hold_fdre_C_D)         0.105    -0.354    serialclkmon/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.642    -0.606    fsmclkmon/clk_out1
    SLICE_X5Y126         FDRE                                         r  fsmclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  fsmclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.119    -0.346    fsmclkmon/count_reg_n_0_[12]
    SLICE_X5Y126         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.238 r  fsmclkmon/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.238    fsmclkmon/data0[12]
    SLICE_X5Y126         FDRE                                         r  fsmclkmon/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.913    -0.380    fsmclkmon/clk_out1
    SLICE_X5Y126         FDRE                                         r  fsmclkmon/count_reg[12]/C
                         clock pessimism             -0.226    -0.606    
                         clock uncertainty            0.145    -0.461    
    SLICE_X5Y126         FDRE (Hold_fdre_C_D)         0.105    -0.356    fsmclkmon/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.644    -0.604    fsmclkmon/clk_out1
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  fsmclkmon/count_reg[20]/Q
                         net (fo=2, routed)           0.119    -0.344    fsmclkmon/count_reg_n_0_[20]
    SLICE_X5Y128         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.236 r  fsmclkmon/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000    -0.236    fsmclkmon/data0[20]
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.916    -0.377    fsmclkmon/clk_out1
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[20]/C
                         clock pessimism             -0.227    -0.604    
                         clock uncertainty            0.145    -0.459    
    SLICE_X5Y128         FDRE (Hold_fdre_C_D)         0.105    -0.354    fsmclkmon/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.376ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.645    -0.603    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  fsmclkmon/count_reg[24]/Q
                         net (fo=2, routed)           0.119    -0.343    fsmclkmon/count_reg_n_0_[24]
    SLICE_X5Y129         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.235 r  fsmclkmon/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000    -0.235    fsmclkmon/data0[24]
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.917    -0.376    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[24]/C
                         clock pessimism             -0.227    -0.603    
                         clock uncertainty            0.145    -0.458    
    SLICE_X5Y129         FDRE (Hold_fdre_C_D)         0.105    -0.353    fsmclkmon/count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            fsmclkmon/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.641    -0.607    fsmclkmon/clk_out1
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  fsmclkmon/count_reg[4]/Q
                         net (fo=2, routed)           0.119    -0.347    fsmclkmon/count_reg_n_0_[4]
    SLICE_X5Y124         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.239 r  fsmclkmon/count0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.239    fsmclkmon/data0[4]
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.912    -0.381    fsmclkmon/clk_out1
    SLICE_X5Y124         FDRE                                         r  fsmclkmon/count_reg[4]/C
                         clock pessimism             -0.226    -0.607    
                         clock uncertainty            0.145    -0.462    
    SLICE_X5Y124         FDRE (Hold_fdre_C_D)         0.105    -0.357    fsmclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.118    





