# Dynamic Serial Accumulator using ROM-Based Input Control on FPGA

## ğŸ“Œ Project Overview

This project implements a **Dynamic Serial Accumulator** on a **Spartan-7 FPGA** using **Verilog HDL**. The accumulator performs serial addition of binary inputs stored in a pre-initialized ROM (Read-Only Memory), controlled by a user-interactive **Finite State Machine (FSM)** through push buttons. The final result is displayed on output LEDs.

## ğŸ¯ Key Features

- ğŸ’¡ **Serial Accumulation** â€“ Bit-by-bit addition using a 1-bit full adder
- ğŸ“¦ **ROM-Based Inputs** â€“ Inputs loaded from a `.coe` initialized ROM (Vivado IP)
- ğŸ® **FSM Control** â€“ State machine handles IDLE, LOAD, ADD, READY, and DONE transitions
- ğŸ–¥ï¸ **FPGA Platform** â€“ Implemented on Boolean Board (Spartan-7 XC7S50)
- ğŸ” **Modular Design** â€“ Clock divider, accumulator, ROM, FSM, adder modules

## ğŸ§© Module Overview

| Module         | Description |
|----------------|-------------|
| `top_module.v` | Top-level module connecting all submodules |
| `clock_divider.v` | Generates a slow clock from system clock |
| `controller_fsm.v` | FSM that manages system flow using buttons |
| `accumulator.v` | Performs serial addition of current ROM input and accumulated sum |
| `adder.v` | 1-bit full adder (`assign {cout, sum} = a + b + cin`) |
| `input_rom.v` | ROM module created using Vivado Block Memory Generator IP |

## ğŸ“ File Structure

```
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ top_module.v
â”‚   â”œâ”€â”€ clock_divider.v
â”‚   â”œâ”€â”€ controller_fsm.v
â”‚   â”œâ”€â”€ accumulator.v
â”‚   â”œâ”€â”€ adder.v
â”‚   â””â”€â”€ input_rom.v
â”œâ”€â”€ input_data.coe          # ROM initialization data
â”œâ”€â”€ constraints.xdc         # Pin mapping for Boolean Board
â”œâ”€â”€ README.md
â””â”€â”€ report/                 # Optional: Internship report and documentation
```

## ğŸš¦ User Controls

| Button      | Function                      |
|-------------|-------------------------------|
| `load_btn`  | Loads next input from ROM     |
| `stop_btn`  | Terminates accumulation       |
| `reset`     | Resets FSM and accumulator    |

## ğŸ” Output

- **sum_out[7:0]** â†’ Displayed on 8 on-board LEDs
- **ready_led** â†’ Indicates ready for next input
- **done_led** â†’ Indicates accumulation completed

## ğŸ› ï¸ Tools & Environment

- **Vivado Version:** 2024.1
- **HDL:** Verilog
- **FPGA:** Spartan-7 (XC7S50), Boolean Board
- **Simulation:** Vivado XSIM

## ğŸ“Š Sample ROM Input

```coe
memory_initialization_radix=2;
memory_initialization_vector=
00000101,
00100100,
00010110,
00001111,
00010011,
00010110,
00010000,
00001000,
00001010,
00000111;
```

## ğŸ§  Future Enhancements

- Add signed accumulation (2â€™s complement support)
- Extend to UART/ADC-based live inputs
- Display result on 7-segment or LCD
- Add UART logging or HDMI output

## ğŸ‘¨â€ğŸ« Guide

**Dr. Puli Kishore Kumar**  
Assistant Professor, Department of ECE  
NIT Andhra Pradesh (NIT-AP)

## ğŸ‘¤ Intern

**Ryali Sai Syam Naga Santhosh**  
B.Tech ECE, Vishnu Institute of Technology, Bhimavaram  
Summer Intern @ NIT Andhra Pradesh (Mayâ€“June 2025)
