m255
K4
z2
!s11f vlog 2021.2_2 2021.06, Jun 19 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/filespace/c/cli649/ece552/Project/ALU_for_16bit
valu
Z0 !s110 1679694504
!i10b 1
!s100 E2R48VHh@]o<WGz[VKRb90
IZ8=1ZmBDX1@`bT0Y0HXhn3
Z1 d/filespace/c/cli649/ece552/Project/demo1/verilog
w1679535213
8/filespace/c/cli649/ece552/Project/demo1/verilog/alu.v
F/filespace/c/cli649/ece552/Project/demo1/verilog/alu.v
!i122 296
L0 13 83
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 OE;L;2021.2_2;73
r1
!s85 0
31
Z4 !s108 1679694504.000000
!s107 /filespace/c/cli649/ece552/Project/demo1/verilog/alu.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/filespace/c/cli649/ece552/Project/demo1/verilog/alu.v|
!i113 0
Z5 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z6 tCvgOpt 0
vALU_cntrl
R0
!i10b 1
!s100 E92OF6`9E@=hT<ZAbY8M:1
IaBn<N11BYF`oDPL`>>WGb0
R1
w1679622338
8/filespace/c/cli649/ece552/Project/demo1/verilog/ALU_cntrl.v
F/filespace/c/cli649/ece552/Project/demo1/verilog/ALU_cntrl.v
!i122 297
L0 2 109
R2
R3
r1
!s85 0
31
R4
!s107 /filespace/c/cli649/ece552/Project/demo1/verilog/ALU_cntrl.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/filespace/c/cli649/ece552/Project/demo1/verilog/ALU_cntrl.v|
!i113 0
R5
R6
n@a@l@u_cntrl
vand2
R0
!i10b 1
!s100 F6MM1NhhV?JeWUXl8HAcE2
ITL^QR>aOL1JD_X`N<A?A?1
R1
w1675278985
8/filespace/c/cli649/ece552/Project/demo1/verilog/and2.v
F/filespace/c/cli649/ece552/Project/demo1/verilog/and2.v
!i122 298
Z7 L0 8 5
R2
R3
r1
!s85 0
31
R4
!s107 /filespace/c/cli649/ece552/Project/demo1/verilog/and2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/filespace/c/cli649/ece552/Project/demo1/verilog/and2.v|
!i113 0
R5
R6
vand3
R0
!i10b 1
!s100 `ZmQ;O<FkNQLob1kT3o6<0
Ia>AQQWK1?TO_jb>NdDS:U2
R1
w1675278988
8/filespace/c/cli649/ece552/Project/demo1/verilog/and3.v
F/filespace/c/cli649/ece552/Project/demo1/verilog/and3.v
!i122 299
R7
R2
R3
r1
!s85 0
31
R4
!s107 /filespace/c/cli649/ece552/Project/demo1/verilog/and3.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/filespace/c/cli649/ece552/Project/demo1/verilog/and3.v|
!i113 0
R5
R6
vB16register
R0
!i10b 1
!s100 ;bF`[gjAdWhC5^Z`n<UQU0
IbdRmfcPDWNH_09Ad]lm1^0
R1
w1677285104
8/filespace/c/cli649/ece552/Project/demo1/verilog/B16register.v
F/filespace/c/cli649/ece552/Project/demo1/verilog/B16register.v
!i122 300
L0 1 11
R2
R3
r1
!s85 0
31
R4
!s107 /filespace/c/cli649/ece552/Project/demo1/verilog/B16register.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/filespace/c/cli649/ece552/Project/demo1/verilog/B16register.v|
!i113 0
R5
R6
n@b16register
vbranch_comp
Z8 !s110 1679694505
!i10b 1
!s100 BcWa6ANH1IQ0m65lULlol1
IcRaO<QBI4VVj]Q1oAKPG40
R1
w1679628046
8/filespace/c/cli649/ece552/Project/demo1/verilog/branch_comp.v
F/filespace/c/cli649/ece552/Project/demo1/verilog/branch_comp.v
!i122 301
L0 1 30
R2
R3
r1
!s85 0
31
R4
!s107 /filespace/c/cli649/ece552/Project/demo1/verilog/branch_comp.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/filespace/c/cli649/ece552/Project/demo1/verilog/branch_comp.v|
!i113 0
R5
R6
vcla16b
R8
!i10b 1
!s100 U3^6kEZOCA@fWfcU@<8_=3
I<<69d4_8Vfd^[QWSFKEHd2
R1
w1675990181
8/filespace/c/cli649/ece552/Project/demo1/verilog/cla16b.v
F/filespace/c/cli649/ece552/Project/demo1/verilog/cla16b.v
!i122 303
L0 1 18
R2
R3
r1
!s85 0
31
Z9 !s108 1679694505.000000
!s107 /filespace/c/cli649/ece552/Project/demo1/verilog/cla16b.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/filespace/c/cli649/ece552/Project/demo1/verilog/cla16b.v|
!i113 0
R5
R6
vcla4b
R8
!i10b 1
!s100 <AKeaIVYOjGHb054zNgAX3
IR>@?@Q`9UjJaZeT6hHDC@1
R1
w1676177316
8/filespace/c/cli649/ece552/Project/demo1/verilog/cla4b.v
F/filespace/c/cli649/ece552/Project/demo1/verilog/cla4b.v
!i122 302
L0 1 102
R2
R3
r1
!s85 0
31
R9
!s107 /filespace/c/cli649/ece552/Project/demo1/verilog/cla4b.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/filespace/c/cli649/ece552/Project/demo1/verilog/cla4b.v|
!i113 0
R5
R6
vclkrst
R8
!i10b 1
!s100 n<^Sli3KfR2AchzN>G6`d0
IBGzC<LLB7QLonb3lI7QjU1
R1
w1646551682
8/filespace/c/cli649/ece552/Project/demo1/verilog/clkrst.v
F/filespace/c/cli649/ece552/Project/demo1/verilog/clkrst.v
!i122 304
L0 13 40
R2
R3
r1
!s85 0
31
R9
!s107 /filespace/c/cli649/ece552/Project/demo1/verilog/clkrst.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/filespace/c/cli649/ece552/Project/demo1/verilog/clkrst.v|
!i113 0
R5
R6
vdecode
!s110 1679694550
!i10b 1
!s100 =21Co6AGHXA1SSZ2Zmh?Z1
IRi2n3Bk5:2zS=7l?ONVM80
R1
w1679694548
8/filespace/c/cli649/ece552/Project/demo1/verilog/decode.v
F/filespace/c/cli649/ece552/Project/demo1/verilog/decode.v
!i122 327
L0 8 401
R2
R3
r1
!s85 0
31
!s108 1679694550.000000
!s107 /filespace/c/cli649/ece552/Project/demo1/verilog/decode.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/filespace/c/cli649/ece552/Project/demo1/verilog/decode.v|
!i113 0
R5
R6
vdff
R8
!i10b 1
!s100 S<:n4`M@e1zhQ5eOOIafP0
ID_?JN^Al6;2FciBl@;C_P2
R1
w1646551640
8/filespace/c/cli649/ece552/Project/demo1/verilog/dff.v
F/filespace/c/cli649/ece552/Project/demo1/verilog/dff.v
!i122 305
L0 6 15
R2
R3
r1
!s85 0
31
R9
!s107 /filespace/c/cli649/ece552/Project/demo1/verilog/dff.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/filespace/c/cli649/ece552/Project/demo1/verilog/dff.v|
!i113 0
R5
R6
verr_check
R8
!i10b 1
!s100 _2W1CadzVa3LoD1f]e?1O0
ILYQDAIGk8LNR9VJU@U?`A1
R1
w1677284992
8/filespace/c/cli649/ece552/Project/demo1/verilog/err_check.v
F/filespace/c/cli649/ece552/Project/demo1/verilog/err_check.v
!i122 306
L0 1 9
R2
R3
r1
!s85 0
31
R9
!s107 /filespace/c/cli649/ece552/Project/demo1/verilog/err_check.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/filespace/c/cli649/ece552/Project/demo1/verilog/err_check.v|
!i113 0
R5
R6
vexecute
R8
!i10b 1
!s100 dS9Zl@9V7FU<=Mnl3Bl3S1
I<4d_gLIJU@?OEIl17AK103
R1
w1679691322
8/filespace/c/cli649/ece552/Project/demo1/verilog/execute.v
F/filespace/c/cli649/ece552/Project/demo1/verilog/execute.v
!i122 307
L0 8 34
R2
R3
r1
!s85 0
31
R9
!s107 /filespace/c/cli649/ece552/Project/demo1/verilog/execute.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/filespace/c/cli649/ece552/Project/demo1/verilog/execute.v|
!i113 0
R5
R6
vextend
R8
!i10b 1
!s100 5FPcgKaVc?@8:]BE4D@Xz1
IKEI00j:JN:MI:a^Z3i5ET0
R1
w1679451748
8/filespace/c/cli649/ece552/Project/demo1/verilog/extend.v
F/filespace/c/cli649/ece552/Project/demo1/verilog/extend.v
!i122 308
L0 1 20
R2
R3
r1
!s85 0
31
R9
!s107 /filespace/c/cli649/ece552/Project/demo1/verilog/extend.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/filespace/c/cli649/ece552/Project/demo1/verilog/extend.v|
!i113 0
R5
R6
vfetch
R8
!i10b 1
!s100 5UZLJVH6[OW^2KKlMN^gY1
Ilk57LNg;oW[D]k=I2JQ8j3
R1
w1679692097
8/filespace/c/cli649/ece552/Project/demo1/verilog/fetch.v
F/filespace/c/cli649/ece552/Project/demo1/verilog/fetch.v
!i122 309
L0 8 45
R2
R3
r1
!s85 0
31
R9
!s107 /filespace/c/cli649/ece552/Project/demo1/verilog/fetch.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/filespace/c/cli649/ece552/Project/demo1/verilog/fetch.v|
!i113 0
R5
R6
vfullAdder1b
R8
!i10b 1
!s100 bOJn@lVNjGf1hF`d1068X3
Ik`S]28efYU>zU5<g4Uinn0
R1
w1675985269
8/filespace/c/cli649/ece552/Project/demo1/verilog/fullAdder1b.v
F/filespace/c/cli649/ece552/Project/demo1/verilog/fullAdder1b.v
!i122 310
L0 1 22
R2
R3
r1
!s85 0
31
R9
!s107 /filespace/c/cli649/ece552/Project/demo1/verilog/fullAdder1b.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/filespace/c/cli649/ece552/Project/demo1/verilog/fullAdder1b.v|
!i113 0
R5
R6
nfull@adder1b
vmemory
R8
!i10b 1
!s100 6D`Wa1MY_D]8cEfgUMAz:0
IWYDN5FnKK0a0k`;BV]zKd0
R1
w1679694014
8/filespace/c/cli649/ece552/Project/demo1/verilog/memory.v
F/filespace/c/cli649/ece552/Project/demo1/verilog/memory.v
!i122 311
L0 9 17
R2
R3
r1
!s85 0
31
R9
!s107 /filespace/c/cli649/ece552/Project/demo1/verilog/memory.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/filespace/c/cli649/ece552/Project/demo1/verilog/memory.v|
!i113 0
R5
R6
vmemory2c
R8
!i10b 1
!s100 PelNY3`KSc3HL`Z[iMj4[3
I@OP>>d65GJDHQlAlz;4572
R1
w1646558052
8/filespace/c/cli649/ece552/Project/demo1/verilog/memory2c.v
F/filespace/c/cli649/ece552/Project/demo1/verilog/memory2c.v
!i122 313
L0 35 57
R2
R3
r1
!s85 0
31
R9
!s107 /filespace/c/cli649/ece552/Project/demo1/verilog/memory2c.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/filespace/c/cli649/ece552/Project/demo1/verilog/memory2c.v|
!i113 0
R5
R6
vnot1
R8
!i10b 1
!s100 =fk]0HAe`5>0?]G=C0X0O2
IF7o>jajcJM;:nD<c2B<F11
R1
w1675279072
8/filespace/c/cli649/ece552/Project/demo1/verilog/not1.v
F/filespace/c/cli649/ece552/Project/demo1/verilog/not1.v
!i122 314
R7
R2
R3
r1
!s85 0
31
R9
!s107 /filespace/c/cli649/ece552/Project/demo1/verilog/not1.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/filespace/c/cli649/ece552/Project/demo1/verilog/not1.v|
!i113 0
R5
R6
vor2
Z10 !s110 1679694506
!i10b 1
!s100 :o;gbDFEbC8bS61`bga_?2
IAGjeUWCK^S]H5nzR56@4D2
R1
w1675279076
8/filespace/c/cli649/ece552/Project/demo1/verilog/or2.v
F/filespace/c/cli649/ece552/Project/demo1/verilog/or2.v
!i122 315
R7
R2
R3
r1
!s85 0
31
R9
!s107 /filespace/c/cli649/ece552/Project/demo1/verilog/or2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/filespace/c/cli649/ece552/Project/demo1/verilog/or2.v|
!i113 0
R5
R6
vor3
R10
!i10b 1
!s100 ZG5I193kB7Z=d>XiWeKP22
IaKe<8:;L0oSEB>TRGISzb0
R1
w1675279079
8/filespace/c/cli649/ece552/Project/demo1/verilog/or3.v
F/filespace/c/cli649/ece552/Project/demo1/verilog/or3.v
!i122 316
R7
R2
R3
r1
!s85 0
31
Z11 !s108 1679694506.000000
!s107 /filespace/c/cli649/ece552/Project/demo1/verilog/or3.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/filespace/c/cli649/ece552/Project/demo1/verilog/or3.v|
!i113 0
R5
R6
vproc
R10
!i10b 1
!s100 4[JU2kTgH8zfndjDkiVG33
IliOaW3QMN7kN;CZDimf9F0
R1
w1679692702
8/filespace/c/cli649/ece552/Project/demo1/verilog/proc.v
F/filespace/c/cli649/ece552/Project/demo1/verilog/proc.v
!i122 317
L0 5 202
R2
R3
r1
!s85 0
31
R11
!s107 /filespace/c/cli649/ece552/Project/demo1/verilog/proc.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/filespace/c/cli649/ece552/Project/demo1/verilog/proc.v|
!i113 0
R5
R6
vproc_hier
R10
!i10b 1
!s100 :2:adJ99Ykdh5OUKlOh=O1
IijhLAM_U5;S3QlKOz:LY92
R1
w1646551314
8/filespace/c/cli649/ece552/Project/demo1/verilog/proc_hier.v
F/filespace/c/cli649/ece552/Project/demo1/verilog/proc_hier.v
!i122 318
L0 6 24
R2
R3
r1
!s85 0
31
R11
!s107 /filespace/c/cli649/ece552/Project/demo1/verilog/proc_hier.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/filespace/c/cli649/ece552/Project/demo1/verilog/proc_hier.v|
!i113 0
R5
R6
vproc_hier_bench
!s110 1679694784
!i10b 1
!s100 6kOJ[^VFb1Eo5fzI[21XQ3
I35V<A2^gJ[50`aY;QhXe[1
R1
w1679694783
8/filespace/c/cli649/ece552/Project/demo1/verilog/proc_hier_bench.v
F/filespace/c/cli649/ece552/Project/demo1/verilog/proc_hier_bench.v
!i122 328
L0 5 154
R2
R3
r1
!s85 0
31
!s108 1679694784.000000
!s107 /filespace/c/cli649/ece552/Project/demo1/verilog/proc_hier_bench.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/filespace/c/cli649/ece552/Project/demo1/verilog/proc_hier_bench.v|
!i113 0
R5
R6
vrf
R10
!i10b 1
!s100 ?kM<EBbXXkQjfhl]g]Lo@0
IRfAknE@NY>MC8fHBV57g@2
R1
w1677285974
8/filespace/c/cli649/ece552/Project/demo1/verilog/rf.v
F/filespace/c/cli649/ece552/Project/demo1/verilog/rf.v
!i122 319
L0 11 73
R2
R3
r1
!s85 0
31
R11
!s107 /filespace/c/cli649/ece552/Project/demo1/verilog/rf.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/filespace/c/cli649/ece552/Project/demo1/verilog/rf.v|
!i113 0
R5
R6
vrotate_left
R10
!i10b 1
!s100 <0m4FDXk?Sd[bWkg7d68<1
IdlGClM_OJZKlaF_8FDaS93
R1
w1676318627
8/filespace/c/cli649/ece552/Project/demo1/verilog/rotate_left.v
F/filespace/c/cli649/ece552/Project/demo1/verilog/rotate_left.v
!i122 320
Z12 L0 1 25
R2
R3
r1
!s85 0
31
R11
!s107 /filespace/c/cli649/ece552/Project/demo1/verilog/rotate_left.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/filespace/c/cli649/ece552/Project/demo1/verilog/rotate_left.v|
!i113 0
R5
R6
vrotate_right
R10
!i10b 1
!s100 TKd0KjJhFSD[e2d]TEG>53
Ij;XbF>OBf5PH_UKN3G6]A2
R1
w1679437285
8/filespace/c/cli649/ece552/Project/demo1/verilog/rotate_right.v
F/filespace/c/cli649/ece552/Project/demo1/verilog/rotate_right.v
!i122 321
R12
R2
R3
r1
!s85 0
31
R11
!s107 /filespace/c/cli649/ece552/Project/demo1/verilog/rotate_right.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/filespace/c/cli649/ece552/Project/demo1/verilog/rotate_right.v|
!i113 0
R5
R6
vshift_left
R10
!i10b 1
!s100 HXjNM;Mc;P2hQczojckcM3
I1JXRODDz_iRFzo>m:`@3U3
R1
w1676318632
8/filespace/c/cli649/ece552/Project/demo1/verilog/shift_left.v
F/filespace/c/cli649/ece552/Project/demo1/verilog/shift_left.v
!i122 322
R12
R2
R3
r1
!s85 0
31
R11
!s107 /filespace/c/cli649/ece552/Project/demo1/verilog/shift_left.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/filespace/c/cli649/ece552/Project/demo1/verilog/shift_left.v|
!i113 0
R5
R6
vshift_right_logic
R10
!i10b 1
!s100 7`I?5GO_l@ZGDa^6_H[7_3
I1kX]eOagHFTV9VlB_cf_92
R1
w1676318637
8/filespace/c/cli649/ece552/Project/demo1/verilog/shift_right_logic.v
F/filespace/c/cli649/ece552/Project/demo1/verilog/shift_right_logic.v
!i122 323
R12
R2
R3
r1
!s85 0
31
R11
!s107 /filespace/c/cli649/ece552/Project/demo1/verilog/shift_right_logic.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/filespace/c/cli649/ece552/Project/demo1/verilog/shift_right_logic.v|
!i113 0
R5
R6
vshifter
R10
!i10b 1
!s100 l196Og]h4WWoI8i]J4^5h2
I]bMWUH[X;i;Y4h@KgdD2C3
R1
w1679437095
8/filespace/c/cli649/ece552/Project/demo1/verilog/shifter.v
F/filespace/c/cli649/ece552/Project/demo1/verilog/shifter.v
!i122 324
L0 11 32
R2
R3
r1
!s85 0
31
R11
!s107 /filespace/c/cli649/ece552/Project/demo1/verilog/shifter.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/filespace/c/cli649/ece552/Project/demo1/verilog/shifter.v|
!i113 0
R5
R6
vwb
R10
!i10b 1
!s100 ?Sm0P35Log`<A<3=7ae4N0
IigmOjFJno?0YUo8TUH6DK0
R1
w1679627183
8/filespace/c/cli649/ece552/Project/demo1/verilog/wb.v
F/filespace/c/cli649/ece552/Project/demo1/verilog/wb.v
!i122 325
L0 8 24
R2
R3
r1
!s85 0
31
R11
!s107 /filespace/c/cli649/ece552/Project/demo1/verilog/wb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/filespace/c/cli649/ece552/Project/demo1/verilog/wb.v|
!i113 0
R5
R6
vxor2
R10
!i10b 1
!s100 mZK^^fmhJgdRidn>nIFHM3
I14ZEVBhMlj=Wchgo@i=^T2
R1
w1675279094
8/filespace/c/cli649/ece552/Project/demo1/verilog/xor2.v
F/filespace/c/cli649/ece552/Project/demo1/verilog/xor2.v
!i122 326
R7
R2
R3
r1
!s85 0
31
R11
!s107 /filespace/c/cli649/ece552/Project/demo1/verilog/xor2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/filespace/c/cli649/ece552/Project/demo1/verilog/xor2.v|
!i113 0
R5
R6
