{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637923923696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637923923705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 26 17:52:03 2021 " "Processing started: Fri Nov 26 17:52:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637923923705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637923923705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Decoder -c Decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Decoder -c Decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637923923705 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637923924193 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637923924193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rv32 " "Found entity 1: rv32" {  } { { "rv32.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/rv32.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637923934555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637923934555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637923934557 ""} { "Info" "ISGN_ENTITY_NAME" "2 decode " "Found entity 2: decode" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637923934557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637923934557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "Decode.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637923934559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637923934559 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoder.sv(93) " "Verilog HDL Instantiation warning at Decoder.sv(93): instance has no name" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 93 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1637923934569 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Decoder " "Elaborating entity \"Decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637923934601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:comb_3 " "Elaborating entity \"decode\" for hierarchy \"decode:comb_3\"" {  } { { "Decoder.sv" "comb_3" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637923934617 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Decoder.sv(160) " "Verilog HDL Case Statement warning at Decoder.sv(160): incomplete case statement has no default case item" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 160 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1637923934620 "|Decoder|decode:comb_3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Decoder.sv(231) " "Verilog HDL Case Statement warning at Decoder.sv(231): incomplete case statement has no default case item" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 231 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1637923934620 "|Decoder|decode:comb_3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Decoder.sv(291) " "Verilog HDL Case Statement warning at Decoder.sv(291): incomplete case statement has no default case item" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 291 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1637923934621 "|Decoder|decode:comb_3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Decoder.sv(329) " "Verilog HDL Case Statement warning at Decoder.sv(329): incomplete case statement has no default case item" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 329 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1637923934621 "|Decoder|decode:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct7 Decoder.sv(425) " "Verilog HDL Always Construct warning at Decoder.sv(425): variable \"funct7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 425 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637923934622 "|Decoder|decode:comb_3"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Decoder.sv(423) " "Verilog HDL Case Statement warning at Decoder.sv(423): case item expression covers a value already covered by a previous case item" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 423 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1637923934622 "|Decoder|decode:comb_3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Decoder.sv(400) " "Verilog HDL Case Statement warning at Decoder.sv(400): incomplete case statement has no default case item" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 400 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1637923934622 "|Decoder|decode:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct7 Decoder.sv(466) " "Verilog HDL Always Construct warning at Decoder.sv(466): variable \"funct7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 466 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637923934623 "|Decoder|decode:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct7 Decoder.sv(546) " "Verilog HDL Always Construct warning at Decoder.sv(546): variable \"funct7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 546 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637923934623 "|Decoder|decode:comb_3"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Decoder.sv(464) " "Verilog HDL Case Statement warning at Decoder.sv(464): case item expression covers a value already covered by a previous case item" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 464 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1637923934624 "|Decoder|decode:comb_3"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Decoder.sv(544) " "Verilog HDL Case Statement warning at Decoder.sv(544): case item expression covers a value already covered by a previous case item" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 544 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1637923934624 "|Decoder|decode:comb_3"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Decoder.sv(398) " "Verilog HDL Case Statement warning at Decoder.sv(398): case item expression covers a value already covered by a previous case item" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 398 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1637923934625 "|Decoder|decode:comb_3"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Decoder.sv(646) " "Verilog HDL Case Statement warning at Decoder.sv(646): case item expression covers a value already covered by a previous case item" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 646 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1637923934625 "|Decoder|decode:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst Decoder.sv(112) " "Verilog HDL Always Construct warning at Decoder.sv(112): inferring latch(es) for variable \"RegDst\", which holds its previous value in one or more paths through the always construct" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637923934626 "|Decoder|decode:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch Decoder.sv(112) " "Verilog HDL Always Construct warning at Decoder.sv(112): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637923934626 "|Decoder|decode:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead Decoder.sv(112) " "Verilog HDL Always Construct warning at Decoder.sv(112): inferring latch(es) for variable \"MemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637923934626 "|Decoder|decode:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg Decoder.sv(112) " "Verilog HDL Always Construct warning at Decoder.sv(112): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637923934627 "|Decoder|decode:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_op Decoder.sv(112) " "Verilog HDL Always Construct warning at Decoder.sv(112): inferring latch(es) for variable \"alu_op\", which holds its previous value in one or more paths through the always construct" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637923934627 "|Decoder|decode:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite Decoder.sv(112) " "Verilog HDL Always Construct warning at Decoder.sv(112): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637923934627 "|Decoder|decode:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc Decoder.sv(112) " "Verilog HDL Always Construct warning at Decoder.sv(112): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637923934627 "|Decoder|decode:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite Decoder.sv(112) " "Verilog HDL Always Construct warning at Decoder.sv(112): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637923934627 "|Decoder|decode:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite Decoder.sv(112) " "Inferred latch for \"RegWrite\" at Decoder.sv(112)" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637923934629 "|Decoder|decode:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc Decoder.sv(112) " "Inferred latch for \"ALUSrc\" at Decoder.sv(112)" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637923934629 "|Decoder|decode:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite Decoder.sv(112) " "Inferred latch for \"MemWrite\" at Decoder.sv(112)" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637923934629 "|Decoder|decode:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[0\] Decoder.sv(112) " "Inferred latch for \"alu_op\[0\]\" at Decoder.sv(112)" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637923934629 "|Decoder|decode:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[1\] Decoder.sv(112) " "Inferred latch for \"alu_op\[1\]\" at Decoder.sv(112)" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637923934630 "|Decoder|decode:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[2\] Decoder.sv(112) " "Inferred latch for \"alu_op\[2\]\" at Decoder.sv(112)" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637923934630 "|Decoder|decode:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[3\] Decoder.sv(112) " "Inferred latch for \"alu_op\[3\]\" at Decoder.sv(112)" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637923934630 "|Decoder|decode:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg Decoder.sv(112) " "Inferred latch for \"MemtoReg\" at Decoder.sv(112)" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637923934630 "|Decoder|decode:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead Decoder.sv(112) " "Inferred latch for \"MemRead\" at Decoder.sv(112)" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637923934630 "|Decoder|decode:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch Decoder.sv(112) " "Inferred latch for \"Branch\" at Decoder.sv(112)" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637923934630 "|Decoder|decode:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst Decoder.sv(112) " "Inferred latch for \"RegDst\" at Decoder.sv(112)" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637923934630 "|Decoder|decode:comb_3"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1637923935032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode:comb_3\|alu_op\[0\] " "Latch decode:comb_3\|alu_op\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a\[0\] " "Ports D and ENA on the latch are fed by the same signal a\[0\]" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 89 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637923935037 ""}  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637923935037 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "c\[1\] GND " "Pin \"c\[1\]\" is stuck at GND" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637923935051 "|Decoder|c[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[2\] GND " "Pin \"c\[2\]\" is stuck at GND" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637923935051 "|Decoder|c[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[3\] GND " "Pin \"c\[3\]\" is stuck at GND" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637923935051 "|Decoder|c[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637923935051 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637923935132 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637923935419 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637923935419 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[7\] " "No output dependent on input pin \"a\[7\]\"" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637923935455 "|Decoder|a[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[8\] " "No output dependent on input pin \"a\[8\]\"" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637923935455 "|Decoder|a[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[9\] " "No output dependent on input pin \"a\[9\]\"" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637923935455 "|Decoder|a[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[10\] " "No output dependent on input pin \"a\[10\]\"" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637923935455 "|Decoder|a[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[11\] " "No output dependent on input pin \"a\[11\]\"" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637923935455 "|Decoder|a[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[15\] " "No output dependent on input pin \"a\[15\]\"" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637923935455 "|Decoder|a[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[16\] " "No output dependent on input pin \"a\[16\]\"" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637923935455 "|Decoder|a[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[17\] " "No output dependent on input pin \"a\[17\]\"" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637923935455 "|Decoder|a[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[18\] " "No output dependent on input pin \"a\[18\]\"" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637923935455 "|Decoder|a[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[19\] " "No output dependent on input pin \"a\[19\]\"" {  } { { "Decoder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637923935455 "|Decoder|a[19]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1637923935455 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637923935455 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637923935455 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637923935455 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637923935455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637923935476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 26 17:52:15 2021 " "Processing ended: Fri Nov 26 17:52:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637923935476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637923935476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637923935476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637923935476 ""}
