/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [22:0] _03_;
  wire [10:0] _04_;
  reg [2:0] _05_;
  wire [25:0] _06_;
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [12:0] celloutsig_0_20z;
  wire [11:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [18:0] celloutsig_0_26z;
  wire [6:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_51z;
  wire [2:0] celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = ~(celloutsig_0_3z | celloutsig_0_4z[0]);
  assign celloutsig_0_2z = ~celloutsig_0_0z[4];
  assign celloutsig_0_5z = ~((celloutsig_0_0z[1] | celloutsig_0_3z) & (celloutsig_0_3z | celloutsig_0_1z));
  assign celloutsig_0_9z = ~((celloutsig_0_3z | celloutsig_0_8z[2]) & (celloutsig_0_1z | celloutsig_0_1z));
  assign celloutsig_1_16z = celloutsig_1_9z[2] | ~(celloutsig_1_9z[4]);
  assign celloutsig_0_13z = celloutsig_0_11z | ~(celloutsig_0_4z[2]);
  assign celloutsig_0_19z = celloutsig_0_5z | ~(celloutsig_0_2z);
  assign celloutsig_0_38z = celloutsig_0_20z[2] | celloutsig_0_4z[2];
  assign celloutsig_1_17z = _01_ | celloutsig_1_5z;
  assign celloutsig_0_15z = celloutsig_0_3z | celloutsig_0_10z;
  assign celloutsig_0_3z = celloutsig_0_1z | celloutsig_0_0z[4];
  assign celloutsig_1_15z = _02_ ^ celloutsig_1_5z;
  assign celloutsig_0_12z = celloutsig_0_2z ^ celloutsig_0_6z[5];
  assign celloutsig_1_1z = { in_data[148:147], celloutsig_1_0z } + in_data[182:180];
  assign celloutsig_0_28z = { celloutsig_0_23z[4:1], celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_5z } + { celloutsig_0_21z[3:2], celloutsig_0_23z };
  reg [10:0] _22_;
  always_ff @(posedge clkin_data[96], posedge clkin_data[160])
    if (clkin_data[160]) _22_ <= 11'h000;
    else _22_ <= in_data[125:115];
  assign { _02_, _04_[9:2], _01_, _04_[0] } = _22_;
  reg [20:0] _23_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[160])
    if (!clkin_data[160]) _23_ <= 21'h000000;
    else _23_ <= { in_data[150:138], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign _03_[21:1] = _23_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _05_ <= 3'h0;
    else _05_ <= { celloutsig_0_8z[2], celloutsig_0_10z, celloutsig_0_10z };
  reg [25:0] _25_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _25_ <= 26'h0000000;
    else _25_ <= { _05_[1], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_8z, _05_, celloutsig_0_6z[11:1], 1'h1 };
  assign { _06_[25:13], _00_, _06_[11:0] } = _25_;
  assign celloutsig_1_7z = _03_[17:4] / { 1'h1, _04_[4], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_24z = { celloutsig_0_0z[9:2], celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_9z } == { celloutsig_0_6z[9:8], celloutsig_0_4z, _05_, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_36z = celloutsig_0_28z > { celloutsig_0_0z[8], _05_, celloutsig_0_4z };
  assign celloutsig_1_19z = { _04_[9:2], _01_, celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_15z } > _03_[15:4];
  assign celloutsig_1_0z = in_data[155:147] && in_data[110:102];
  assign celloutsig_0_37z = ! { celloutsig_0_26z[18:17], celloutsig_0_1z };
  assign celloutsig_1_18z = { celloutsig_1_6z[6:2], celloutsig_1_16z, celloutsig_1_17z } < in_data[182:176];
  assign celloutsig_0_20z = { celloutsig_0_8z[3:0], celloutsig_0_1z, celloutsig_0_15z, _05_, celloutsig_0_4z, celloutsig_0_9z } % { 1'h1, celloutsig_0_6z[10:1], 1'h1, celloutsig_0_19z };
  assign celloutsig_0_10z = celloutsig_0_8z != { celloutsig_0_7z[10:7], celloutsig_0_3z };
  assign celloutsig_0_11z = { celloutsig_0_0z[3:0], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_10z } != { in_data[27:18], celloutsig_0_8z };
  assign celloutsig_0_22z = { _06_[8:1], celloutsig_0_13z } != in_data[13:5];
  assign celloutsig_1_5z = & in_data[135:122];
  assign celloutsig_0_1z = & celloutsig_0_0z;
  assign celloutsig_1_6z = in_data[190:184] >> _03_[21:15];
  assign celloutsig_0_8z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z } >> { celloutsig_0_4z[2:1], celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[35:26] >> in_data[39:30];
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z } >> { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_9z = _03_[7:3] >> { celloutsig_1_7z[9:6], celloutsig_1_0z };
  assign celloutsig_0_51z = { celloutsig_0_28z[6:1], celloutsig_0_3z, celloutsig_0_37z, celloutsig_0_38z } ~^ { in_data[12:6], celloutsig_0_36z, celloutsig_0_5z };
  assign celloutsig_0_52z = celloutsig_0_4z ~^ { celloutsig_0_0z[9:8], celloutsig_0_30z };
  assign celloutsig_0_7z = { celloutsig_0_2z, celloutsig_0_0z } ~^ { in_data[81:78], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_21z = { _06_[13], _00_, _06_[11:3], celloutsig_0_9z } ~^ { _06_[22:13], _00_, celloutsig_0_19z };
  assign celloutsig_0_23z = { celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_4z } ~^ in_data[64:60];
  assign celloutsig_0_26z = { in_data[18:5], celloutsig_0_15z, celloutsig_0_24z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_13z } ~^ { celloutsig_0_12z, _05_, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_1z, _05_, celloutsig_0_23z };
  assign { celloutsig_0_6z[3:2], celloutsig_0_6z[4], celloutsig_0_6z[1], celloutsig_0_6z[11:5] } = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z[9:3] } ~^ { celloutsig_0_0z[2:1], celloutsig_0_0z[3], celloutsig_0_0z[0], celloutsig_0_5z, celloutsig_0_0z[9:4] };
  assign _03_[22] = celloutsig_1_5z;
  assign { _04_[10], _04_[1] } = { _02_, _01_ };
  assign _06_[12] = _00_;
  assign celloutsig_0_6z[0] = 1'h1;
  assign { out_data[128], out_data[96], out_data[40:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
