Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Dec  9 23:31:54 2025
| Host         : VectorWorpla running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  254         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (254)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (558)
5. checking no_input_delay (6)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (254)
--------------------------
 There are 221 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: u0/clk_out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/clk_20ms_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (558)
--------------------------------------------------
 There are 558 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  580          inf        0.000                      0                  580           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           580 Endpoints
Min Delay           580 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u2/cnt_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            u2/unit_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.339ns  (logic 7.783ns (33.348%)  route 15.556ns (66.652%))
  Logic Levels:           29  (CARRY4=15 FDSE=1 LUT2=2 LUT3=2 LUT4=3 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDSE                         0.000     0.000 r  u2/cnt_reg[3]/C
    SLICE_X3Y19          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  u2/cnt_reg[3]/Q
                         net (fo=21, routed)          1.976     2.432    u2/cnt_reg_n_0_[3]
    SLICE_X6Y16          LUT2 (Prop_lut2_I0_O)        0.152     2.584 r  u2/sigma1__0_carry_i_2/O
                         net (fo=2, routed)           0.859     3.444    u2/sigma1__0_carry_i_2_n_0
    SLICE_X6Y16          LUT4 (Prop_lut4_I3_O)        0.348     3.792 r  u2/sigma1__0_carry_i_5/O
                         net (fo=1, routed)           0.000     3.792    u2/sigma1__0_carry_i_5_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.172 r  u2/sigma1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.172    u2/sigma1__0_carry_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.289 r  u2/sigma1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.289    u2/sigma1__0_carry__0_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.406 r  u2/sigma1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.406    u2/sigma1__0_carry__1_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.721 r  u2/sigma1__0_carry__2/O[3]
                         net (fo=3, routed)           1.294     6.015    u2/sigma1__0_carry__2_n_4
    SLICE_X5Y18          LUT3 (Prop_lut3_I0_O)        0.335     6.350 f  u2/sigma1__103_carry__2_i_10/O
                         net (fo=2, routed)           1.201     7.551    u2/sigma1__103_carry__2_i_10_n_0
    SLICE_X8Y18          LUT5 (Prop_lut5_I3_O)        0.332     7.883 r  u2/sigma1__103_carry__2_i_2/O
                         net (fo=2, routed)           0.817     8.700    u2/sigma1__103_carry__2_i_2_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.824 r  u2/sigma1__103_carry__2_i_6/O
                         net (fo=1, routed)           0.000     8.824    u2/sigma1__103_carry__2_i_6_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.222 r  u2/sigma1__103_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.222    u2/sigma1__103_carry__2_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.336 r  u2/sigma1__103_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.336    u2/sigma1__103_carry__3_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.450 r  u2/sigma1__103_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.450    u2/sigma1__103_carry__4_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.564 r  u2/sigma1__103_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.564    u2/sigma1__103_carry__5_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.877 r  u2/sigma1__103_carry__6/O[3]
                         net (fo=27, routed)          1.099    10.976    u2/sigma1__103_carry__6_n_4
    SLICE_X10Y24         LUT2 (Prop_lut2_I1_O)        0.332    11.308 r  u2/sigma1__224_carry__0_i_2/O
                         net (fo=2, routed)           0.859    12.167    u2/sigma1__224_carry__0_i_2_n_0
    SLICE_X10Y24         LUT4 (Prop_lut4_I3_O)        0.348    12.515 r  u2/sigma1__224_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.515    u2/sigma1__224_carry__0_i_4_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.895 r  u2/sigma1__224_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.904    u2/sigma1__224_carry__0_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.021 r  u2/sigma1__224_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.021    u2/sigma1__224_carry__1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.138 r  u2/sigma1__224_carry__2/CO[3]
                         net (fo=5, routed)           1.842    14.980    u2/sigma1__224_carry__2_n_0
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.146    15.126 r  u2/sigma1__269_carry__3_i_9/O
                         net (fo=1, routed)           0.819    15.945    u2/sigma1__269_carry__3_i_9_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.328    16.273 r  u2/sigma1__269_carry__3_i_7/O
                         net (fo=1, routed)           0.000    16.273    u2/sigma1__269_carry__3_i_7_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.823 r  u2/sigma1__269_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.823    u2/sigma1__269_carry__3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.045 r  u2/sigma1__269_carry__4/O[0]
                         net (fo=6, routed)           1.276    18.321    u2/sigma1__269_carry__4_n_7
    SLICE_X8Y31          LUT4 (Prop_lut4_I2_O)        0.299    18.620 r  u2/sigma1__330_carry__5_i_2/O
                         net (fo=1, routed)           0.000    18.620    u2/sigma1__330_carry__5_i_2_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.984 f  u2/sigma1__330_carry__5/CO[0]
                         net (fo=5, routed)           1.528    20.512    u2/sigma1__330_carry__5_n_3
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.367    20.879 r  u2/sigma[1]_i_3/O
                         net (fo=6, routed)           0.825    21.703    u2/sigma[1]_i_3_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I3_O)        0.153    21.856 r  u2/sigma[1]_i_2/O
                         net (fo=4, routed)           1.152    23.008    u2/sigma[1]_i_2_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I0_O)        0.331    23.339 r  u2/unit[2]_i_1/O
                         net (fo=1, routed)           0.000    23.339    u2/unit[2]_i_1_n_0
    SLICE_X6Y26          FDRE                                         r  u2/unit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/cnt_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            u2/sigma_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.240ns  (logic 7.783ns (33.489%)  route 15.457ns (66.511%))
  Logic Levels:           29  (CARRY4=15 FDSE=1 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDSE                         0.000     0.000 r  u2/cnt_reg[3]/C
    SLICE_X3Y19          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  u2/cnt_reg[3]/Q
                         net (fo=21, routed)          1.976     2.432    u2/cnt_reg_n_0_[3]
    SLICE_X6Y16          LUT2 (Prop_lut2_I0_O)        0.152     2.584 r  u2/sigma1__0_carry_i_2/O
                         net (fo=2, routed)           0.859     3.444    u2/sigma1__0_carry_i_2_n_0
    SLICE_X6Y16          LUT4 (Prop_lut4_I3_O)        0.348     3.792 r  u2/sigma1__0_carry_i_5/O
                         net (fo=1, routed)           0.000     3.792    u2/sigma1__0_carry_i_5_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.172 r  u2/sigma1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.172    u2/sigma1__0_carry_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.289 r  u2/sigma1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.289    u2/sigma1__0_carry__0_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.406 r  u2/sigma1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.406    u2/sigma1__0_carry__1_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.721 r  u2/sigma1__0_carry__2/O[3]
                         net (fo=3, routed)           1.294     6.015    u2/sigma1__0_carry__2_n_4
    SLICE_X5Y18          LUT3 (Prop_lut3_I0_O)        0.335     6.350 f  u2/sigma1__103_carry__2_i_10/O
                         net (fo=2, routed)           1.201     7.551    u2/sigma1__103_carry__2_i_10_n_0
    SLICE_X8Y18          LUT5 (Prop_lut5_I3_O)        0.332     7.883 r  u2/sigma1__103_carry__2_i_2/O
                         net (fo=2, routed)           0.817     8.700    u2/sigma1__103_carry__2_i_2_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.824 r  u2/sigma1__103_carry__2_i_6/O
                         net (fo=1, routed)           0.000     8.824    u2/sigma1__103_carry__2_i_6_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.222 r  u2/sigma1__103_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.222    u2/sigma1__103_carry__2_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.336 r  u2/sigma1__103_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.336    u2/sigma1__103_carry__3_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.450 r  u2/sigma1__103_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.450    u2/sigma1__103_carry__4_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.564 r  u2/sigma1__103_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.564    u2/sigma1__103_carry__5_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.877 r  u2/sigma1__103_carry__6/O[3]
                         net (fo=27, routed)          1.099    10.976    u2/sigma1__103_carry__6_n_4
    SLICE_X10Y24         LUT2 (Prop_lut2_I1_O)        0.332    11.308 r  u2/sigma1__224_carry__0_i_2/O
                         net (fo=2, routed)           0.859    12.167    u2/sigma1__224_carry__0_i_2_n_0
    SLICE_X10Y24         LUT4 (Prop_lut4_I3_O)        0.348    12.515 r  u2/sigma1__224_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.515    u2/sigma1__224_carry__0_i_4_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.895 r  u2/sigma1__224_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.904    u2/sigma1__224_carry__0_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.021 r  u2/sigma1__224_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.021    u2/sigma1__224_carry__1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.138 r  u2/sigma1__224_carry__2/CO[3]
                         net (fo=5, routed)           1.842    14.980    u2/sigma1__224_carry__2_n_0
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.146    15.126 r  u2/sigma1__269_carry__3_i_9/O
                         net (fo=1, routed)           0.819    15.945    u2/sigma1__269_carry__3_i_9_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.328    16.273 r  u2/sigma1__269_carry__3_i_7/O
                         net (fo=1, routed)           0.000    16.273    u2/sigma1__269_carry__3_i_7_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.823 r  u2/sigma1__269_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.823    u2/sigma1__269_carry__3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.045 r  u2/sigma1__269_carry__4/O[0]
                         net (fo=6, routed)           1.276    18.321    u2/sigma1__269_carry__4_n_7
    SLICE_X8Y31          LUT4 (Prop_lut4_I2_O)        0.299    18.620 r  u2/sigma1__330_carry__5_i_2/O
                         net (fo=1, routed)           0.000    18.620    u2/sigma1__330_carry__5_i_2_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.984 f  u2/sigma1__330_carry__5/CO[0]
                         net (fo=5, routed)           1.528    20.512    u2/sigma1__330_carry__5_n_3
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.367    20.879 r  u2/sigma[1]_i_3/O
                         net (fo=6, routed)           0.825    21.703    u2/sigma[1]_i_3_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I3_O)        0.153    21.856 r  u2/sigma[1]_i_2/O
                         net (fo=4, routed)           0.722    22.578    u2/sigma[1]_i_2_n_0
    SLICE_X1Y26          LUT3 (Prop_lut3_I0_O)        0.331    22.909 r  u2/sigma[1]_i_1/O
                         net (fo=1, routed)           0.331    23.240    u2/sigma[1]_i_1_n_0
    SLICE_X1Y28          FDSE                                         r  u2/sigma_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/cnt_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            u2/sigma_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.989ns  (logic 7.547ns (32.828%)  route 15.442ns (67.172%))
  Logic Levels:           29  (CARRY4=15 FDSE=1 LUT2=2 LUT3=2 LUT4=3 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDSE                         0.000     0.000 r  u2/cnt_reg[3]/C
    SLICE_X3Y19          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  u2/cnt_reg[3]/Q
                         net (fo=21, routed)          1.976     2.432    u2/cnt_reg_n_0_[3]
    SLICE_X6Y16          LUT2 (Prop_lut2_I0_O)        0.152     2.584 r  u2/sigma1__0_carry_i_2/O
                         net (fo=2, routed)           0.859     3.444    u2/sigma1__0_carry_i_2_n_0
    SLICE_X6Y16          LUT4 (Prop_lut4_I3_O)        0.348     3.792 r  u2/sigma1__0_carry_i_5/O
                         net (fo=1, routed)           0.000     3.792    u2/sigma1__0_carry_i_5_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.172 r  u2/sigma1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.172    u2/sigma1__0_carry_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.289 r  u2/sigma1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.289    u2/sigma1__0_carry__0_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.406 r  u2/sigma1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.406    u2/sigma1__0_carry__1_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.721 r  u2/sigma1__0_carry__2/O[3]
                         net (fo=3, routed)           1.294     6.015    u2/sigma1__0_carry__2_n_4
    SLICE_X5Y18          LUT3 (Prop_lut3_I0_O)        0.335     6.350 f  u2/sigma1__103_carry__2_i_10/O
                         net (fo=2, routed)           1.201     7.551    u2/sigma1__103_carry__2_i_10_n_0
    SLICE_X8Y18          LUT5 (Prop_lut5_I3_O)        0.332     7.883 r  u2/sigma1__103_carry__2_i_2/O
                         net (fo=2, routed)           0.817     8.700    u2/sigma1__103_carry__2_i_2_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.824 r  u2/sigma1__103_carry__2_i_6/O
                         net (fo=1, routed)           0.000     8.824    u2/sigma1__103_carry__2_i_6_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.222 r  u2/sigma1__103_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.222    u2/sigma1__103_carry__2_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.336 r  u2/sigma1__103_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.336    u2/sigma1__103_carry__3_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.450 r  u2/sigma1__103_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.450    u2/sigma1__103_carry__4_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.564 r  u2/sigma1__103_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.564    u2/sigma1__103_carry__5_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.877 r  u2/sigma1__103_carry__6/O[3]
                         net (fo=27, routed)          1.099    10.976    u2/sigma1__103_carry__6_n_4
    SLICE_X10Y24         LUT2 (Prop_lut2_I1_O)        0.332    11.308 r  u2/sigma1__224_carry__0_i_2/O
                         net (fo=2, routed)           0.859    12.167    u2/sigma1__224_carry__0_i_2_n_0
    SLICE_X10Y24         LUT4 (Prop_lut4_I3_O)        0.348    12.515 r  u2/sigma1__224_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.515    u2/sigma1__224_carry__0_i_4_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.895 r  u2/sigma1__224_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.904    u2/sigma1__224_carry__0_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.021 r  u2/sigma1__224_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.021    u2/sigma1__224_carry__1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.138 r  u2/sigma1__224_carry__2/CO[3]
                         net (fo=5, routed)           1.842    14.980    u2/sigma1__224_carry__2_n_0
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.146    15.126 r  u2/sigma1__269_carry__3_i_9/O
                         net (fo=1, routed)           0.819    15.945    u2/sigma1__269_carry__3_i_9_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.328    16.273 r  u2/sigma1__269_carry__3_i_7/O
                         net (fo=1, routed)           0.000    16.273    u2/sigma1__269_carry__3_i_7_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.823 r  u2/sigma1__269_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.823    u2/sigma1__269_carry__3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.045 r  u2/sigma1__269_carry__4/O[0]
                         net (fo=6, routed)           1.276    18.321    u2/sigma1__269_carry__4_n_7
    SLICE_X8Y31          LUT4 (Prop_lut4_I2_O)        0.299    18.620 r  u2/sigma1__330_carry__5_i_2/O
                         net (fo=1, routed)           0.000    18.620    u2/sigma1__330_carry__5_i_2_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.984 r  u2/sigma1__330_carry__5/CO[0]
                         net (fo=5, routed)           1.530    20.514    u2/sigma1__330_carry__5_n_3
    SLICE_X7Y27          LUT6 (Prop_lut6_I3_O)        0.367    20.881 r  u2/unit[2]_i_2/O
                         net (fo=7, routed)           0.922    21.803    u2/unit[2]_i_2_n_0
    SLICE_X6Y26          LUT5 (Prop_lut5_I0_O)        0.124    21.927 r  u2/sigma[0]_i_3/O
                         net (fo=2, routed)           0.939    22.865    u2/sigma[0]_i_3_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I2_O)        0.124    22.989 r  u2/sigma[0]_i_1/O
                         net (fo=1, routed)           0.000    22.989    u2/sigma[0]_i_1_n_0
    SLICE_X5Y27          FDSE                                         r  u2/sigma_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/cnt_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            u2/unit_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.927ns  (logic 7.783ns (33.947%)  route 15.144ns (66.053%))
  Logic Levels:           29  (CARRY4=15 FDSE=1 LUT2=2 LUT3=2 LUT4=3 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDSE                         0.000     0.000 r  u2/cnt_reg[3]/C
    SLICE_X3Y19          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  u2/cnt_reg[3]/Q
                         net (fo=21, routed)          1.976     2.432    u2/cnt_reg_n_0_[3]
    SLICE_X6Y16          LUT2 (Prop_lut2_I0_O)        0.152     2.584 r  u2/sigma1__0_carry_i_2/O
                         net (fo=2, routed)           0.859     3.444    u2/sigma1__0_carry_i_2_n_0
    SLICE_X6Y16          LUT4 (Prop_lut4_I3_O)        0.348     3.792 r  u2/sigma1__0_carry_i_5/O
                         net (fo=1, routed)           0.000     3.792    u2/sigma1__0_carry_i_5_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.172 r  u2/sigma1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.172    u2/sigma1__0_carry_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.289 r  u2/sigma1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.289    u2/sigma1__0_carry__0_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.406 r  u2/sigma1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.406    u2/sigma1__0_carry__1_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.721 r  u2/sigma1__0_carry__2/O[3]
                         net (fo=3, routed)           1.294     6.015    u2/sigma1__0_carry__2_n_4
    SLICE_X5Y18          LUT3 (Prop_lut3_I0_O)        0.335     6.350 f  u2/sigma1__103_carry__2_i_10/O
                         net (fo=2, routed)           1.201     7.551    u2/sigma1__103_carry__2_i_10_n_0
    SLICE_X8Y18          LUT5 (Prop_lut5_I3_O)        0.332     7.883 r  u2/sigma1__103_carry__2_i_2/O
                         net (fo=2, routed)           0.817     8.700    u2/sigma1__103_carry__2_i_2_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.824 r  u2/sigma1__103_carry__2_i_6/O
                         net (fo=1, routed)           0.000     8.824    u2/sigma1__103_carry__2_i_6_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.222 r  u2/sigma1__103_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.222    u2/sigma1__103_carry__2_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.336 r  u2/sigma1__103_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.336    u2/sigma1__103_carry__3_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.450 r  u2/sigma1__103_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.450    u2/sigma1__103_carry__4_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.564 r  u2/sigma1__103_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.564    u2/sigma1__103_carry__5_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.877 r  u2/sigma1__103_carry__6/O[3]
                         net (fo=27, routed)          1.099    10.976    u2/sigma1__103_carry__6_n_4
    SLICE_X10Y24         LUT2 (Prop_lut2_I1_O)        0.332    11.308 r  u2/sigma1__224_carry__0_i_2/O
                         net (fo=2, routed)           0.859    12.167    u2/sigma1__224_carry__0_i_2_n_0
    SLICE_X10Y24         LUT4 (Prop_lut4_I3_O)        0.348    12.515 r  u2/sigma1__224_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.515    u2/sigma1__224_carry__0_i_4_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.895 r  u2/sigma1__224_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.904    u2/sigma1__224_carry__0_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.021 r  u2/sigma1__224_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.021    u2/sigma1__224_carry__1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.138 r  u2/sigma1__224_carry__2/CO[3]
                         net (fo=5, routed)           1.842    14.980    u2/sigma1__224_carry__2_n_0
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.146    15.126 r  u2/sigma1__269_carry__3_i_9/O
                         net (fo=1, routed)           0.819    15.945    u2/sigma1__269_carry__3_i_9_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.328    16.273 r  u2/sigma1__269_carry__3_i_7/O
                         net (fo=1, routed)           0.000    16.273    u2/sigma1__269_carry__3_i_7_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.823 r  u2/sigma1__269_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.823    u2/sigma1__269_carry__3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.045 r  u2/sigma1__269_carry__4/O[0]
                         net (fo=6, routed)           1.276    18.321    u2/sigma1__269_carry__4_n_7
    SLICE_X8Y31          LUT4 (Prop_lut4_I2_O)        0.299    18.620 r  u2/sigma1__330_carry__5_i_2/O
                         net (fo=1, routed)           0.000    18.620    u2/sigma1__330_carry__5_i_2_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.984 f  u2/sigma1__330_carry__5/CO[0]
                         net (fo=5, routed)           1.528    20.512    u2/sigma1__330_carry__5_n_3
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.367    20.879 r  u2/sigma[1]_i_3/O
                         net (fo=6, routed)           0.825    21.703    u2/sigma[1]_i_3_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I3_O)        0.153    21.856 r  u2/sigma[1]_i_2/O
                         net (fo=4, routed)           0.739    22.596    u2/sigma[1]_i_2_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.331    22.927 r  u2/unit[1]_i_1/O
                         net (fo=1, routed)           0.000    22.927    u2/unit[1]_i_1_n_0
    SLICE_X5Y26          FDRE                                         r  u2/unit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/cnt_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            u2/unit_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.635ns  (logic 7.547ns (33.342%)  route 15.088ns (66.658%))
  Logic Levels:           29  (CARRY4=15 FDSE=1 LUT2=2 LUT3=2 LUT4=3 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDSE                         0.000     0.000 r  u2/cnt_reg[3]/C
    SLICE_X3Y19          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  u2/cnt_reg[3]/Q
                         net (fo=21, routed)          1.976     2.432    u2/cnt_reg_n_0_[3]
    SLICE_X6Y16          LUT2 (Prop_lut2_I0_O)        0.152     2.584 r  u2/sigma1__0_carry_i_2/O
                         net (fo=2, routed)           0.859     3.444    u2/sigma1__0_carry_i_2_n_0
    SLICE_X6Y16          LUT4 (Prop_lut4_I3_O)        0.348     3.792 r  u2/sigma1__0_carry_i_5/O
                         net (fo=1, routed)           0.000     3.792    u2/sigma1__0_carry_i_5_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.172 r  u2/sigma1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.172    u2/sigma1__0_carry_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.289 r  u2/sigma1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.289    u2/sigma1__0_carry__0_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.406 r  u2/sigma1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.406    u2/sigma1__0_carry__1_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.721 r  u2/sigma1__0_carry__2/O[3]
                         net (fo=3, routed)           1.294     6.015    u2/sigma1__0_carry__2_n_4
    SLICE_X5Y18          LUT3 (Prop_lut3_I0_O)        0.335     6.350 f  u2/sigma1__103_carry__2_i_10/O
                         net (fo=2, routed)           1.201     7.551    u2/sigma1__103_carry__2_i_10_n_0
    SLICE_X8Y18          LUT5 (Prop_lut5_I3_O)        0.332     7.883 r  u2/sigma1__103_carry__2_i_2/O
                         net (fo=2, routed)           0.817     8.700    u2/sigma1__103_carry__2_i_2_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.824 r  u2/sigma1__103_carry__2_i_6/O
                         net (fo=1, routed)           0.000     8.824    u2/sigma1__103_carry__2_i_6_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.222 r  u2/sigma1__103_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.222    u2/sigma1__103_carry__2_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.336 r  u2/sigma1__103_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.336    u2/sigma1__103_carry__3_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.450 r  u2/sigma1__103_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.450    u2/sigma1__103_carry__4_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.564 r  u2/sigma1__103_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.564    u2/sigma1__103_carry__5_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.877 r  u2/sigma1__103_carry__6/O[3]
                         net (fo=27, routed)          1.099    10.976    u2/sigma1__103_carry__6_n_4
    SLICE_X10Y24         LUT2 (Prop_lut2_I1_O)        0.332    11.308 r  u2/sigma1__224_carry__0_i_2/O
                         net (fo=2, routed)           0.859    12.167    u2/sigma1__224_carry__0_i_2_n_0
    SLICE_X10Y24         LUT4 (Prop_lut4_I3_O)        0.348    12.515 r  u2/sigma1__224_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.515    u2/sigma1__224_carry__0_i_4_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.895 r  u2/sigma1__224_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.904    u2/sigma1__224_carry__0_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.021 r  u2/sigma1__224_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.021    u2/sigma1__224_carry__1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.138 r  u2/sigma1__224_carry__2/CO[3]
                         net (fo=5, routed)           1.842    14.980    u2/sigma1__224_carry__2_n_0
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.146    15.126 r  u2/sigma1__269_carry__3_i_9/O
                         net (fo=1, routed)           0.819    15.945    u2/sigma1__269_carry__3_i_9_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.328    16.273 r  u2/sigma1__269_carry__3_i_7/O
                         net (fo=1, routed)           0.000    16.273    u2/sigma1__269_carry__3_i_7_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.823 r  u2/sigma1__269_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.823    u2/sigma1__269_carry__3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.045 r  u2/sigma1__269_carry__4/O[0]
                         net (fo=6, routed)           1.276    18.321    u2/sigma1__269_carry__4_n_7
    SLICE_X8Y31          LUT4 (Prop_lut4_I2_O)        0.299    18.620 r  u2/sigma1__330_carry__5_i_2/O
                         net (fo=1, routed)           0.000    18.620    u2/sigma1__330_carry__5_i_2_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.984 f  u2/sigma1__330_carry__5/CO[0]
                         net (fo=5, routed)           1.528    20.512    u2/sigma1__330_carry__5_n_3
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.367    20.879 r  u2/sigma[1]_i_3/O
                         net (fo=6, routed)           0.839    21.717    u2/sigma[1]_i_3_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I5_O)        0.124    21.841 r  u2/unit[3]_i_4/O
                         net (fo=1, routed)           0.670    22.511    u2/unit[3]_i_4_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I3_O)        0.124    22.635 r  u2/unit[3]_i_1/O
                         net (fo=1, routed)           0.000    22.635    u2/unit[3]_i_1_n_0
    SLICE_X6Y27          FDSE                                         r  u2/unit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/cnt_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            u2/unit_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.693ns  (logic 7.299ns (35.273%)  route 13.394ns (64.727%))
  Logic Levels:           27  (CARRY4=15 FDSE=1 LUT2=2 LUT3=2 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDSE                         0.000     0.000 r  u2/cnt_reg[3]/C
    SLICE_X3Y19          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  u2/cnt_reg[3]/Q
                         net (fo=21, routed)          1.976     2.432    u2/cnt_reg_n_0_[3]
    SLICE_X6Y16          LUT2 (Prop_lut2_I0_O)        0.152     2.584 r  u2/sigma1__0_carry_i_2/O
                         net (fo=2, routed)           0.859     3.444    u2/sigma1__0_carry_i_2_n_0
    SLICE_X6Y16          LUT4 (Prop_lut4_I3_O)        0.348     3.792 r  u2/sigma1__0_carry_i_5/O
                         net (fo=1, routed)           0.000     3.792    u2/sigma1__0_carry_i_5_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.172 r  u2/sigma1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.172    u2/sigma1__0_carry_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.289 r  u2/sigma1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.289    u2/sigma1__0_carry__0_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.406 r  u2/sigma1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.406    u2/sigma1__0_carry__1_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.721 r  u2/sigma1__0_carry__2/O[3]
                         net (fo=3, routed)           1.294     6.015    u2/sigma1__0_carry__2_n_4
    SLICE_X5Y18          LUT3 (Prop_lut3_I0_O)        0.335     6.350 f  u2/sigma1__103_carry__2_i_10/O
                         net (fo=2, routed)           1.201     7.551    u2/sigma1__103_carry__2_i_10_n_0
    SLICE_X8Y18          LUT5 (Prop_lut5_I3_O)        0.332     7.883 r  u2/sigma1__103_carry__2_i_2/O
                         net (fo=2, routed)           0.817     8.700    u2/sigma1__103_carry__2_i_2_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.824 r  u2/sigma1__103_carry__2_i_6/O
                         net (fo=1, routed)           0.000     8.824    u2/sigma1__103_carry__2_i_6_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.222 r  u2/sigma1__103_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.222    u2/sigma1__103_carry__2_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.336 r  u2/sigma1__103_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.336    u2/sigma1__103_carry__3_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.450 r  u2/sigma1__103_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.450    u2/sigma1__103_carry__4_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.564 r  u2/sigma1__103_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.564    u2/sigma1__103_carry__5_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.877 r  u2/sigma1__103_carry__6/O[3]
                         net (fo=27, routed)          1.099    10.976    u2/sigma1__103_carry__6_n_4
    SLICE_X10Y24         LUT2 (Prop_lut2_I1_O)        0.332    11.308 r  u2/sigma1__224_carry__0_i_2/O
                         net (fo=2, routed)           0.859    12.167    u2/sigma1__224_carry__0_i_2_n_0
    SLICE_X10Y24         LUT4 (Prop_lut4_I3_O)        0.348    12.515 r  u2/sigma1__224_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.515    u2/sigma1__224_carry__0_i_4_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.895 r  u2/sigma1__224_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.904    u2/sigma1__224_carry__0_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.021 r  u2/sigma1__224_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.021    u2/sigma1__224_carry__1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.138 r  u2/sigma1__224_carry__2/CO[3]
                         net (fo=5, routed)           1.842    14.980    u2/sigma1__224_carry__2_n_0
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.146    15.126 r  u2/sigma1__269_carry__3_i_9/O
                         net (fo=1, routed)           0.819    15.945    u2/sigma1__269_carry__3_i_9_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.328    16.273 r  u2/sigma1__269_carry__3_i_7/O
                         net (fo=1, routed)           0.000    16.273    u2/sigma1__269_carry__3_i_7_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.823 r  u2/sigma1__269_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.823    u2/sigma1__269_carry__3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.045 r  u2/sigma1__269_carry__4/O[0]
                         net (fo=6, routed)           1.276    18.321    u2/sigma1__269_carry__4_n_7
    SLICE_X8Y31          LUT4 (Prop_lut4_I2_O)        0.299    18.620 r  u2/sigma1__330_carry__5_i_2/O
                         net (fo=1, routed)           0.000    18.620    u2/sigma1__330_carry__5_i_2_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.984 r  u2/sigma1__330_carry__5/CO[0]
                         net (fo=5, routed)           1.342    20.326    u2/sigma1__330_carry__5_n_3
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.367    20.693 r  u2/unit[0]_i_1/O
                         net (fo=1, routed)           0.000    20.693    u2/unit[0]_i_1_n_0
    SLICE_X6Y27          FDSE                                         r  u2/unit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            u3/data_segsx_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.883ns  (logic 1.637ns (20.768%)  route 6.246ns (79.232%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    T9                   IBUF (Prop_ibuf_I_O)         1.513     1.513 r  en_IBUF_inst/O
                         net (fo=117, routed)         5.326     6.839    u3/en_IBUF
    SLICE_X2Y28          LUT2 (Prop_lut2_I1_O)        0.124     6.963 r  u3/data_segfx[2]_i_1/O
                         net (fo=10, routed)          0.920     7.883    u3/data_segfx[2]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  u3/data_segsx_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            u3/data_segsx_reg[7]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.883ns  (logic 1.637ns (20.768%)  route 6.246ns (79.232%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    T9                   IBUF (Prop_ibuf_I_O)         1.513     1.513 r  en_IBUF_inst/O
                         net (fo=117, routed)         5.326     6.839    u3/en_IBUF
    SLICE_X2Y28          LUT2 (Prop_lut2_I1_O)        0.124     6.963 r  u3/data_segfx[2]_i_1/O
                         net (fo=10, routed)          0.920     7.883    u3/data_segfx[2]_i_1_n_0
    SLICE_X3Y27          FDSE                                         r  u3/data_segsx_reg[7]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            u3/data_segtime1_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.604ns  (logic 1.637ns (21.529%)  route 5.967ns (78.471%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    T9                   IBUF (Prop_ibuf_I_O)         1.513     1.513 r  en_IBUF_inst/O
                         net (fo=117, routed)         5.326     6.839    u3/en_IBUF
    SLICE_X2Y28          LUT2 (Prop_lut2_I1_O)        0.124     6.963 r  u3/data_segfx[2]_i_1/O
                         net (fo=10, routed)          0.642     7.604    u3/data_segfx[2]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  u3/data_segtime1_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            u3/data_segsx_reg[3]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.551ns  (logic 1.637ns (21.681%)  route 5.914ns (78.319%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    T9                   IBUF (Prop_ibuf_I_O)         1.513     1.513 r  en_IBUF_inst/O
                         net (fo=117, routed)         5.326     6.839    u3/en_IBUF
    SLICE_X2Y28          LUT2 (Prop_lut2_I1_O)        0.124     6.963 r  u3/data_segfx[2]_i_1/O
                         net (fo=10, routed)          0.588     7.551    u3/data_segfx[2]_i_1_n_0
    SLICE_X2Y28          FDSE                                         r  u3/data_segsx_reg[3]/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u2/FSM_sequential_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u2/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  u2/FSM_sequential_next_state_reg[0]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u2/FSM_sequential_next_state_reg[0]/Q
                         net (fo=1, routed)           0.112     0.253    u2/next_state[0]
    SLICE_X1Y20          FDRE                                         r  u2/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/btn0_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/btn1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.459%)  route 0.128ns (47.541%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE                         0.000     0.000 r  u1/btn0_reg[2]/C
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/btn0_reg[2]/Q
                         net (fo=3, routed)           0.128     0.269    u1/btn0[2]
    SLICE_X1Y16          FDRE                                         r  u1/btn1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/data_segtime1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u6/data_seg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE                         0.000     0.000 r  u3/data_segtime1_reg[1]/C
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u3/data_segtime1_reg[1]/Q
                         net (fo=1, routed)           0.082     0.246    u6/data_seg_reg[7]_1[0]
    SLICE_X3Y28          LUT6 (Prop_lut6_I2_O)        0.045     0.291 r  u6/data_seg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.291    u6/p_0_in[1]
    SLICE_X3Y28          FDRE                                         r  u6/data_seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u0/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  u0/cnt_reg[0]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u0/cnt_reg[0]/Q
                         net (fo=4, routed)           0.108     0.249    u0/cnt[0]
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.045     0.294 r  u0/clk_out_i_1/O
                         net (fo=1, routed)           0.000     0.294    u0/clk_out_i_1_n_0
    SLICE_X1Y13          FDRE                                         r  u0/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/data_segfx_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u6/data_seg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE                         0.000     0.000 r  u3/data_segfx_reg[2]/C
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  u3/data_segfx_reg[2]/Q
                         net (fo=1, routed)           0.059     0.207    u6/data_seg_reg[3]_0[1]
    SLICE_X2Y27          LUT6 (Prop_lut6_I1_O)        0.098     0.305 r  u6/data_seg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.305    u6/p_0_in[2]
    SLICE_X2Y27          FDRE                                         r  u6/data_seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/btn0_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/btn1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.481%)  route 0.169ns (54.519%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE                         0.000     0.000 r  u1/btn0_reg[3]/C
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/btn0_reg[3]/Q
                         net (fo=3, routed)           0.169     0.310    u1/btn0[3]
    SLICE_X0Y19          FDRE                                         r  u1/btn1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/sx_d_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/FSM_sequential_seq_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE                         0.000     0.000 r  u5/sx_d_reg[0]/C
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  u5/sx_d_reg[0]/Q
                         net (fo=2, routed)           0.074     0.222    u5/sx_d[0]
    SLICE_X60Y35         LUT6 (Prop_lut6_I1_O)        0.098     0.320 r  u5/FSM_sequential_seq_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.320    u5/FSM_sequential_seq_state[0]_i_1_n_0
    SLICE_X60Y35         FDRE                                         r  u5/FSM_sequential_seq_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/sigma_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            u3/data_segtime1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.878%)  route 0.180ns (56.122%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDSE                         0.000     0.000 r  u2/sigma_reg[1]/C
    SLICE_X1Y28          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  u2/sigma_reg[1]/Q
                         net (fo=4, routed)           0.180     0.321    u3/data_segtime1_reg[1]_0[1]
    SLICE_X2Y28          FDRE                                         r  u3/data_segtime1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/pos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/led_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.567%)  route 0.137ns (42.433%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE                         0.000     0.000 r  u4/pos_reg[2]/C
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u4/pos_reg[2]/Q
                         net (fo=7, routed)           0.137     0.278    u4/pos[2]
    SLICE_X65Y35         LUT5 (Prop_lut5_I4_O)        0.045     0.323 r  u4/led[0]_i_1/O
                         net (fo=1, routed)           0.000     0.323    u4/led[0]_i_1_n_0
    SLICE_X65Y35         FDRE                                         r  u4/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/btn1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/btn2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.598%)  route 0.182ns (56.402%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  u1/btn1_reg[2]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/btn1_reg[2]/Q
                         net (fo=3, routed)           0.182     0.323    u1/btn1[2]
    SLICE_X1Y16          FDRE                                         r  u1/btn2_reg[2]/D
  -------------------------------------------------------------------    -------------------





