{"vcs1":{"timestamp_begin":1736687645.132348342, "rt":0.62, "ut":0.10, "st":0.11}}
{"vcselab":{"timestamp_begin":1736687645.818446006, "rt":0.52, "ut":0.13, "st":0.05}}
{"link":{"timestamp_begin":1736687646.391274833, "rt":0.33, "ut":0.08, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1736687644.917288348}
{"VCS_COMP_START_TIME": 1736687644.917288348}
{"VCS_COMP_END_TIME": 1736687647.433682557}
{"VCS_USER_OPTIONS": "-sverilog -R -full64 test.sv"}
{"vcs1": {"peak_mem": 346828}}
{"vcselab": {"peak_mem": 217268}}
