m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Projects/Quartus/visual_processing_unit/software/nios2_processor/obj/default/runtime/sim/mentor
vbackground_fifo_reader
Z1 !s110 1750202059
!i10b 1
!s100 X[b02PU`dH>>oc3@_:63S3
IY;Jo=mgPOcWgC@dM]:bKb0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1750200452
8C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/background_fifo_reader.v
FC:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/background_fifo_reader.v
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1750202059.000000
!s107 C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/background_fifo_reader.v|
!s90 -reportprogress|300|C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/background_fifo_reader.v|-work|composer|
!i113 1
Z6 o-work composer
Z7 tCvgOpt 0
vcomposer
R1
!i10b 1
!s100 OnP<Id@5A5zedPXWGFXT_2
I6ddC<GV2?n9OVbTn2;;Y;0
R2
R0
R3
8C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v
FC:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v|
!s90 -reportprogress|300|C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v|-work|composer|
!i113 1
R6
R7
vcomposer_ctrl
R1
!i10b 1
!s100 Oi>2?kP3[j2Z]znlG=P`X3
IlG4?mjORfl[<M:oo96bAQ3
R2
R0
R3
8C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer_ctrl.v
FC:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer_ctrl.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer_ctrl.v|
!s90 -reportprogress|300|C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer_ctrl.v|-work|composer|
!i113 1
R6
R7
vpixel_composer
R1
!i10b 1
!s100 P9XX?OnK9A=aZ74Q1b_E_1
I:La2]?MX@N3o4Lc3mX;:>2
R2
R0
R3
8C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/pixel_composer.v
FC:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/pixel_composer.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/pixel_composer.v|
!s90 -reportprogress|300|C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/pixel_composer.v|-work|composer|
!i113 1
R6
R7
vpixel_counter
R1
!i10b 1
!s100 UC_FM8E]3]12M@Lo<N;JS3
Ie_?GAO]<XQ<;n?R<1Bd`X1
R2
R0
R3
8C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/pixel_counter.v
FC:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/pixel_counter.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/pixel_counter.v|
!s90 -reportprogress|300|C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/pixel_counter.v|-work|composer|
!i113 1
R6
R7
vsprite_pixel_fetcher
R1
!i10b 1
!s100 jhIUNR_`4QNS`WRmYn?6L3
I2=@eUWd@7igClESDEb5=53
R2
R0
R3
8C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/sprite_pixel_fetcher.v
FC:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/sprite_pixel_fetcher.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/sprite_pixel_fetcher.v|
!s90 -reportprogress|300|C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/sprite_pixel_fetcher.v|-work|composer|
!i113 1
R6
R7
vsprite_rom_4port
R1
!i10b 1
!s100 jaNMcCfZb_9J50[@]U:^70
IUdLh2@[WPCD9d=fo_b8Di0
R2
R0
R3
8C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/sprite_rom_4port.v
FC:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/sprite_rom_4port.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/sprite_rom_4port.v|
!s90 -reportprogress|300|C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/sprite_rom_4port.v|-work|composer|
!i113 1
R6
R7
vsprite_visibility_checker
R1
!i10b 1
!s100 4`d>I6e0YZRT:eh@ImCki3
IhnM1oDd^?gm0i>j[4Y>Bm2
R2
R0
R3
8C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/sprite_visibility_checker.v
FC:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/sprite_visibility_checker.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/sprite_visibility_checker.v|
!s90 -reportprogress|300|C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/sprite_visibility_checker.v|-work|composer|
!i113 1
R6
R7
vtop4_sprite_selector
R1
!i10b 1
!s100 5G^M@OZmM<zTz0gzhHk:=3
IjRiC7Fl5>i_j^YBQYFE<B1
R2
R0
R3
8C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/top4_sprite_selector.v
FC:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/top4_sprite_selector.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/top4_sprite_selector.v|
!s90 -reportprogress|300|C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/top4_sprite_selector.v|-work|composer|
!i113 1
R6
R7
