info x 157 510 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VHDL
col x 18460 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
radix x 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 flasher
term mark 18331 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;

var add 3 0 0 226 104 0 18460 20 10 10 2 2 0 0 0 0 clockInstd_logicRISING_EDGEclock
var add 1 5 0 100 102 0 18460 20 10 10 2 2 0 0 0 0 addrInstd_logic_vectorRISING_EDGEclock
var add 8 0 0 98 109 0 18460 20 10 10 2 2 0 0 0 0 nwrInstd_logicRISING_EDGEclock
var add 7 0 0 98 108 0 18460 20 10 10 2 2 0 0 0 0 nrdInstd_logicRISING_EDGEclock
var add 9 0 0 98 110 0 18460 20 10 10 2 2 0 0 0 0 trigInstd_logicRISING_EDGEclock
var add 4 0 0 98 105 0 18460 20 10 10 2 2 0 0 0 0 ID0Instd_logicRISING_EDGEclock
var add 5 0 0 98 106 0 18460 20 10 10 2 2 0 0 0 0 ID1Instd_logicRISING_EDGEclock
var add 6 0 0 98 107 0 18460 20 10 10 2 2 0 0 0 0 ID2Instd_logicRISING_EDGEclock
var add 2 0 0 98 103 0 18460 20 10 10 2 2 0 0 0 0 AuxResetInstd_logicRISING_EDGEclock
var add 28 0 0 98 129 0 18460 20 10 10 2 2 0 0 0 0 SCLKOutstd_logicRISING_EDGEclock
var add 27 0 0 98 128 0 18460 20 10 10 2 2 0 0 0 0 nCSOutstd_logicRISING_EDGEclock
var add 22 0 0 98 123 0 18460 20 10 10 2 2 0 0 0 0 MOSIOutstd_logicRISING_EDGEclock
var add 10 0 0 98 111 0 18460 20 10 10 2 2 0 0 0 0 attnOutstd_logicRISING_EDGEclock
var add 11 0 0 98 112 0 18460 20 10 10 2 2 0 0 0 0 DCDCENOutstd_logicRISING_EDGEclock
var add 12 0 0 98 113 0 18460 20 10 10 2 2 0 0 0 0 DCDCONOutstd_logicRISING_EDGEclock
var add 13 7 0 100 114 0 18460 20 10 10 2 2 0 0 0 0 DPOutstd_logic_vectorRISING_EDGEclock
var add 16 0 0 98 117 0 18460 20 10 10 2 2 0 0 0 0 ENMUXAOutstd_logicRISING_EDGEclock
var add 17 0 0 98 118 0 18460 20 10 10 2 2 0 0 0 0 ENMUXBOutstd_logicRISING_EDGEclock
var add 18 0 0 98 119 0 18460 20 10 10 2 2 0 0 0 0 ENMUXCOutstd_logicRISING_EDGEclock
var add 19 0 0 98 120 0 18460 20 10 10 2 2 0 0 0 0 ENMUXFOutstd_logicRISING_EDGEclock
var add 20 11 0 100 121 0 18460 20 10 10 2 2 0 0 0 0 LOutstd_logic_vectorRISING_EDGEclock
var add 21 0 0 98 122 0 18460 20 10 10 2 2 0 0 0 0 LE_DPOutstd_logicRISING_EDGEclock
var add 23 0 0 98 124 0 18460 20 10 10 2 2 0 0 0 0 MUX0Outstd_logicRISING_EDGEclock
var add 24 0 0 98 125 0 18460 20 10 10 2 2 0 0 0 0 MUX1Outstd_logicRISING_EDGEclock
var add 25 0 0 98 126 0 18460 20 10 10 2 2 0 0 0 0 MUX2Outstd_logicRISING_EDGEclock
var add 26 0 0 98 127 0 18460 20 10 10 2 2 0 0 0 0 MUX3Outstd_logicRISING_EDGEclock
var add 29 0 0 98 130 0 18460 20 10 10 2 2 0 0 0 0 SDMUXOutstd_logicRISING_EDGEclock
var add 30 0 0 98 131 0 18460 20 10 10 2 2 0 0 0 0 TRIGGEROutstd_logicRISING_EDGEclock
var add 14 0 0 98 115 0 18460 20 10 10 2 2 0 0 0 0 dumbnwrOutstd_logicRISING_EDGEclock
var add 15 0 0 98 116 0 18460 20 10 10 2 2 0 0 0 0 dumb0Outstd_logicRISING_EDGEclock
var add 31 7 0 100 132 0 18460 20 10 10 2 2 0 0 0 0 dataInOutstd_logic_vectorRISING_EDGEclock
var add 32 0 0 98 133 0 18460 20 10 10 2 2 0 0 0 0 OneWInOutstd_logicRISING_EDGEclock
vdone xxx 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
npos xxx 95 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cell fill 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ZZZZZZ
cell fill 2 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 000001
cell fill 2 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 000001
cell fill 2 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 000001
cell fill 2 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ZZZZZZ
cell fill 2 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ZZZZZZ
cell fill 2 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 000100
cell fill 2 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 000100
cell fill 2 36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 000100
cell fill 2 40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 000100
cell fill 2 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 000100
cell fill 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 11 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 31 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ZZZZZZZZ
cell fill 31 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10101010
cell fill 31 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10101010
cell fill 31 36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10101010
cell fill 31 40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10101010
cell fill 31 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10101010
time info 50 50 2 2 10 10 1 1 0 0 0 0 0 0 0 0 nsclock
font save -13 0 400 18 0 0 0 0 0 0 0 0 0 0 0 0 Times New Roman
src mod 0 4196799006 29670457 0 0 0 0 0 0 0 0 0 0 0 0 0 flasher.vhf
utd true 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
com add 1 1 0 63 32 0 -67 0 0 0 0 0 0 0 0 0 Waveform created by
HDL Bencher 6.1i
Source = flasher.vhf
Wed May 12 14:54:52 2004
type info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RAM_CTRLBITDOWNTO
type info -2147483647 2147483647 0 0 0 0 0 0 0 0 0 0 0 0 0 0 integerINTEGERTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STD_ULOGIC_VECTORVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit_VectorVECTORDOWNTO
type info 19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPT_BUSVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STD_LOGIC_VECTORVECTORDOWNTO
type info 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 mybyteVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 unsignedVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 FIR_CTRLVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STD_ULOGICBITDOWNTO
type info -2147483647 2147483647 2 0 0 0 0 0 0 0 0 0 0 0 0 0 characterINTEGERTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BUS_WWVECTORDOWNTO
type info 31 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 byteVECTORDOWNTO
type info 31 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 qqBITDOWNTO
type info 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 memvVECTORDOWNTO
type info 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 machine_cycle_statesBITDOWNTO
type info 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logic_vevtorBITDOWNTO
type info 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logicBITDOWNTO
type info 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LPARA_RECBITDOWNTO
type info 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1BITDOWNTO
type info 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 vlbit_1dBITDOWNTO
type info 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RAM_READ_STRATUSBITDOWNTO
type info 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 sizeVECTORDOWNTO
type info 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BitBITDOWNTO
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `FWIDTH32
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `N5
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `C_WRITE4
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `C_P_CHRG2
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `C_L_MODE0
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `BR00
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 c_unsigned0
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 440
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 c_no_override0
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `F_ASSERT2
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPT_DATA_WIDTH20
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `F_DEASSERT4
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `C_REFRSH1
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `state_delay6
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `s33
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `LOG2_MAX_CLOCK_FACTOR4
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 sep_did10
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `BITS_PER_CHAR8
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `s11
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 c_clear0
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 AD_BUS_WIDTH32
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `C_ACTIVE3
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `IF01
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `s00
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `C_NOP7
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 AD_WIDTH0
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `D10
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `FDEPTH4
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 c_override0
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 c_signed0
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `RES5
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 width4
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `C_READ5
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `s22
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `IF23
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `TEMPLATE_BITS134
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 numaddr3
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `s44
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `Q25
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `IF12
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `F_IDLE1
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `TCKO0
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STREAM_ADRS_WIDTH9
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `OD4
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 c_reg0
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LINE_num8
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `DATA_WIDTH15
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REF_CUNT_WIDTH0
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 c_add0
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `FCWIDTH2
opt vhdl87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
NumClocks x 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
clock_1 name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 clock
Zoom_level x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5.06250000000000
