<stg><name>avgpool</name>


<trans_list>

<trans id="95" from="1" to="2">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="2" to="3">
<condition id="22">
<or_exp><and_exp><literal name="exitcond35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="3" to="7">
<condition id="23">
<or_exp><and_exp><literal name="exitcond34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="3" to="4">
<condition id="25">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="4" to="5">
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="4" to="3">
<condition id="32">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="5" to="6">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="6" to="4">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="7" to="2">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %co = phi i10 [ 0, %0 ], [ %co_35, %_ifconv1 ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond35 = icmp eq i10 %co, -512

]]></Node>
<StgValue><ssdm name="exitcond35"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %co_35 = add i10 %co, 1

]]></Node>
<StgValue><ssdm name="co_35"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond35, label %2, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %tmp = zext i10 %co to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  %tmp_660 = trunc i10 %co to i3

]]></Node>
<StgValue><ssdm name="tmp_660"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:2  %newIndex = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %co, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:3  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %newIndex, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="9">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:4  %tmp_755_cast = zext i9 %tmp_s to i10

]]></Node>
<StgValue><ssdm name="tmp_755_cast"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:5  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.loopexit:0  %p_Val2_s = phi i8 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %p_Val2_73, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit:1  %h = phi i3 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %h_32, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:2  %exitcond34 = icmp eq i3 %h, -4

]]></Node>
<StgValue><ssdm name="exitcond34"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty_212 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_212"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:4  %h_32 = add i3 %h, 1

]]></Node>
<StgValue><ssdm name="h_32"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %exitcond34, label %_ifconv1, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="3">
<![CDATA[
.preheader.preheader:0  %tmp_cast = zext i3 %h to i10

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:1  %tmp_598 = add i10 %tmp_cast, %tmp_755_cast

]]></Node>
<StgValue><ssdm name="tmp_598"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader.preheader:2  %tmp_759_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_598, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_759_cast"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:3  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="8">
<![CDATA[
_ifconv1:0  %tmp_tr = sext i8 %p_Val2_s to i9

]]></Node>
<StgValue><ssdm name="tmp_tr"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:2  %p_neg = sub i9 0, %tmp_tr

]]></Node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:3  %tmp_597 = call i5 @_ssdm_op_PartSelect.i5.i9.i32.i32(i9 %p_neg, i32 4, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_597"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0  %p_Val2_73 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

]]></Node>
<StgValue><ssdm name="p_Val2_73"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:1  %w = phi i3 [ 0, %.preheader.preheader ], [ %w_36, %_ifconv ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:2  %exitcond = icmp eq i3 %w, -4

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_213 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_213"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:4  %w_36 = add i3 %w, 1

]]></Node>
<StgValue><ssdm name="w_36"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %.loopexit.loopexit, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="3">
<![CDATA[
_ifconv:0  %tmp_293_cast = zext i3 %w to i12

]]></Node>
<StgValue><ssdm name="tmp_293_cast"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:1  %tmp_599 = add i12 %tmp_759_cast, %tmp_293_cast

]]></Node>
<StgValue><ssdm name="tmp_599"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:2  %tmp_760_cast = zext i12 %tmp_599 to i64

]]></Node>
<StgValue><ssdm name="tmp_760_cast"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:3  %conv_last_output_V_7 = getelementptr [1024 x i8]* @conv_last_output_V_7, i64 0, i64 %tmp_760_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %conv_last_output_V_0 = getelementptr [1024 x i8]* @conv_last_output_V_0, i64 0, i64 %tmp_760_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:5  %conv_last_output_V_5 = getelementptr [1024 x i8]* @conv_last_output_V_5, i64 0, i64 %tmp_760_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:6  %conv_last_output_V_6 = getelementptr [1024 x i8]* @conv_last_output_V_6, i64 0, i64 %tmp_760_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:7  %conv_last_output_V_1 = getelementptr [1024 x i8]* @conv_last_output_V_1, i64 0, i64 %tmp_760_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:8  %conv_last_output_V_4 = getelementptr [1024 x i8]* @conv_last_output_V_4, i64 0, i64 %tmp_760_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:9  %conv_last_output_V_2 = getelementptr [1024 x i8]* @conv_last_output_V_2, i64 0, i64 %tmp_760_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:10  %conv_last_output_V_3 = getelementptr [1024 x i8]* @conv_last_output_V_3, i64 0, i64 %tmp_760_cast

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:12  %conv_last_output_V_0_6 = load i8* %conv_last_output_V_0, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0_6"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:13  %conv_last_output_V_1_6 = load i8* %conv_last_output_V_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1_6"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:14  %conv_last_output_V_2_6 = load i8* %conv_last_output_V_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2_6"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:15  %conv_last_output_V_3_6 = load i8* %conv_last_output_V_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3_6"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:16  %conv_last_output_V_4_6 = load i8* %conv_last_output_V_4, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4_6"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:17  %conv_last_output_V_5_6 = load i8* %conv_last_output_V_5, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5_6"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:18  %conv_last_output_V_6_6 = load i8* %conv_last_output_V_6, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6_6"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:19  %conv_last_output_V_7_6 = load i8* %conv_last_output_V_7, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7_6"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:11  %tmp_294 = sext i8 %p_Val2_73 to i9

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:12  %conv_last_output_V_0_6 = load i8* %conv_last_output_V_0, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_0_6"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:13  %conv_last_output_V_1_6 = load i8* %conv_last_output_V_1, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_1_6"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:14  %conv_last_output_V_2_6 = load i8* %conv_last_output_V_2, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_2_6"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:15  %conv_last_output_V_3_6 = load i8* %conv_last_output_V_3, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_3_6"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:16  %conv_last_output_V_4_6 = load i8* %conv_last_output_V_4, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_4_6"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:17  %conv_last_output_V_5_6 = load i8* %conv_last_output_V_5, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_5_6"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:18  %conv_last_output_V_6_6 = load i8* %conv_last_output_V_6, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_6_6"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:19  %conv_last_output_V_7_6 = load i8* %conv_last_output_V_7, align 1

]]></Node>
<StgValue><ssdm name="conv_last_output_V_7_6"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
_ifconv:20  %p_Val2_74 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %conv_last_output_V_0_6, i8 %conv_last_output_V_1_6, i8 %conv_last_output_V_2_6, i8 %conv_last_output_V_3_6, i8 %conv_last_output_V_4_6, i8 %conv_last_output_V_5_6, i8 %conv_last_output_V_6_6, i8 %conv_last_output_V_7_6, i3 %tmp_660)

]]></Node>
<StgValue><ssdm name="p_Val2_74"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:21  %tmp_295 = sext i8 %p_Val2_74 to i9

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:22  %p_Val2_75 = add i9 %tmp_294, %tmp_295

]]></Node>
<StgValue><ssdm name="p_Val2_75"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:23  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_75, i32 8)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:24  %p_Val2_76 = add i8 %p_Val2_74, %p_Val2_73

]]></Node>
<StgValue><ssdm name="p_Val2_76"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:25  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_76, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="75" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:26  %tmp_296 = xor i1 %newsignbit, true

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:27  %underflow = and i1 %isneg, %tmp_296

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:28  %brmerge_i_i_i = xor i1 %isneg, %newsignbit

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:29  %isneg_not = xor i1 %isneg, true

]]></Node>
<StgValue><ssdm name="isneg_not"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:30  %brmerge = or i1 %newsignbit, %isneg_not

]]></Node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:31  %p_Val2_100_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_76

]]></Node>
<StgValue><ssdm name="p_Val2_100_mux"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:32  %p_Val2_1 = select i1 %underflow, i8 -128, i8 %p_Val2_76

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:33  %sum_V = select i1 %brmerge, i8 %p_Val2_100_mux, i8 %p_Val2_1

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:34  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:1  %tmp_661 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_s, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_661"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="5">
<![CDATA[
_ifconv1:4  %p_lshr_cast = zext i5 %tmp_597 to i6

]]></Node>
<StgValue><ssdm name="p_lshr_cast"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv1:5  %p_neg_t = sub i6 0, %p_lshr_cast

]]></Node>
<StgValue><ssdm name="p_neg_t"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:6  %tmp_89 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %p_Val2_s, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="4">
<![CDATA[
_ifconv1:7  %tmp_90 = sext i4 %tmp_89 to i5

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="5">
<![CDATA[
_ifconv1:8  %p_lshr_f_cast = zext i5 %tmp_90 to i6

]]></Node>
<StgValue><ssdm name="p_lshr_f_cast"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv1:9  %tmp_91 = select i1 %tmp_661, i6 %p_neg_t, i6 %p_lshr_f_cast

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="6">
<![CDATA[
_ifconv1:10  %p_Val2_72 = sext i6 %tmp_91 to i8

]]></Node>
<StgValue><ssdm name="p_Val2_72"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:11  %output_V_addr = getelementptr [512 x i8]* %output_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv1:12  store i8 %p_Val2_72, i8* %output_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:13  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
