// Seed: 3558300694
module module_0 (
    input wire id_0,
    output supply0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input supply0 id_4,
    input wire id_5
);
  logic [1 'b0 : 1] id_7, id_8, id_9;
  wire id_10;
  assign module_1.id_3 = 0;
  wire id_11;
endmodule
module module_1 #(
    parameter id_0  = 32'd92,
    parameter id_14 = 32'd52
) (
    input wor _id_0,
    input wire id_1,
    input supply1 id_2,
    output tri id_3,
    output supply0 id_4,
    input supply1 id_5,
    input wor id_6,
    input supply0 id_7,
    input wor id_8,
    input tri0 id_9,
    output tri1 id_10,
    output tri0 id_11,
    input wire id_12,
    output supply0 id_13,
    input tri1 _id_14,
    input wand id_15,
    input supply1 id_16,
    input tri id_17,
    input uwire id_18,
    output tri0 id_19
    , id_23,
    input wand id_20,
    output tri0 id_21
);
  logic [id_0 : id_14] id_24;
  ;
  module_0 modCall_1 (
      id_9,
      id_11,
      id_8,
      id_20,
      id_9,
      id_20
  );
endmodule
