# Synopsys Constraint Checker, version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Mon Mar 31 15:34:38 2025


##### DESIGN INFO #######################################################

Top View:                "cemf_module_64ch_main"
Constraint File(s):      "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc"




##### SUMMARY ############################################################

Found 0 issues in 0 out of 1 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                                       Ending                                                         |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                         clock                                                          |     62.500           |     62.500           |     No paths         |     62.500                           
System                                                         cemf_module_64ch_main|scl                                      |     1000.000         |     No paths         |     1000.000         |     No paths                         
System                                                         serializer_mod_129s_0_1_2_3|current_state_derived_clock[2]     |     No paths         |     62.500           |     No paths         |     No paths                         
clock                                                          System                                                         |     62.500           |     No paths         |     No paths         |     62.500                           
clock                                                          clock                                                          |     62.500           |     62.500           |     31.250           |     31.250                           
clock                                                          cemf_module_64ch_main|scl                                      |     No paths         |     No paths         |     Diff grp         |     No paths                         
clock                                                          serializer_mod_129s_0_1_2_3|current_state_derived_clock[2]     |     No paths         |     No paths         |     31.250           |     No paths                         
clock                                                          cemf_module_64ch_fsm_average_Z1|c_state_derived_clock[16]      |     62.500           |     No paths         |     No paths         |     No paths                         
cemf_module_64ch_main|scl                                      System                                                         |     1000.000         |     No paths         |     No paths         |     No paths                         
cemf_module_64ch_main|scl                                      clock                                                          |     Diff grp         |     No paths         |     No paths         |     Diff grp                         
cemf_module_64ch_main|scl                                      cemf_module_64ch_main|scl                                      |     1000.000         |     1000.000         |     500.000          |     500.000                          
serializer_mod_129s_0_1_2_3|current_state_derived_clock[2]     clock                                                          |     62.500           |     No paths         |     No paths         |     No paths                         
cemf_module_64ch_fsm_average_Z1|c_state_derived_clock[16]      clock                                                          |     No paths         |     No paths         |     No paths         |     31.250                           
=========================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:cemf_signal
p:csb0
p:csb1
p:dout0
p:dout1
p:elec_config_out
p:enable_config
p:frame_sync
p:intb0
p:intb1
p:mcu_data
p:next_sequence
p:rst_n
p:s0
p:s1
p:s2
p:s3
p:sda (bidir end point)
p:sda (bidir start point)
p:sdin0
p:sdin1
p:serial_out_testing
p:start0
p:start1
p:stop0
p:stop1
p:stop_fpga2
p:sync_50hz
p:trigger0
p:trigger1


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
