v1
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|osc,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pll_top:inst7|altpll:altpll_inst3|pll_altpll:auto_generated|wire_pll1_clk[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pll_top:inst7|altpll:altpll_inst3|pll_altpll:auto_generated|wire_pll1_clk[1],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pll_top:inst7|altpll:altpll_inst3|pll_altpll:auto_generated|wire_pll1_clk[2],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pll_top:inst7|altpll:altpll_inst3|pll_altpll:auto_generated|wire_pll1_clk[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|dout_regA[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|dout_regA[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|dout_regA[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|din_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[15][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[6][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[7][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[14][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[9][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[0][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[8][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[1][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[13][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[4][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[5][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[12][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[11][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[2][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[10][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[3][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[31][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[25][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[27][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[29][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[22][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[16][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[18][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[20][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[30][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[24][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[28][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[26][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[23][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[17][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[19][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[21][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|dout_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|dout_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[15][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[6][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[14][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[7][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[9][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[0][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[1][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[8][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[13][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[4][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[12][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[5][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[11][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[2][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[3][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[10][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[31][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[25][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[29][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[27][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[22][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[16][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[18][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[20][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[23][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[17][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[21][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[19][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[30][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[24][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[26][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[28][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|din_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[31][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[25][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[29][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[27][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[22][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[20][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[23][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[21][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[19][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[24][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[26][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[28][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[12][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[13][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[0][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[7][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[4][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[5][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[6][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[8][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[9][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|din_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[31][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[19][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[27][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[23][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[28][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[16][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[20][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[24][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[30][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[18][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[26][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[22][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[29][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[17][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[21][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[25][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[15][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[3][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[11][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[7][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[12][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[0][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[4][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[8][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[13][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[1][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[5][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[9][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[14][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[2][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[10][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[6][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|dout_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[30][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[30][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[30][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[30][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[30][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[30][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[30][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[30][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[30][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[30][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[30][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[30][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[30][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[30][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[30][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[15][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[9][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[13][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[11][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[6][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[0][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[4][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[2][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[7][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[1][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[5][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[3][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[14][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[8][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[10][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[12][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[31][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[22][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[23][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[30][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[25][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[16][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[24][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[17][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[29][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[20][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[21][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[28][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[27][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[18][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[26][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[19][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|dout_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|dout_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[15][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[9][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[11][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[13][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[6][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[0][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[2][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[4][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[14][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[8][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[12][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[10][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[7][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[1][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[3][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[5][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[31][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[22][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[30][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[23][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[25][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[16][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[17][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[24][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[29][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[20][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[28][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[21][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[27][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[18][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[19][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[26][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[31][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[22][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[30][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[23][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[25][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[24][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[29][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[20][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[28][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[21][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[27][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[19][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[26][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[12][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[13][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[0][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[7][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[4][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[6][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[5][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[8][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[9][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[31][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[19][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[27][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[23][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[28][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[16][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[20][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[24][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[30][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[18][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[26][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[22][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[29][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[17][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[21][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[25][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[15][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[3][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[11][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[7][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[12][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[0][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[8][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[4][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[13][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[1][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[5][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[9][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[14][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[2][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[10][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[6][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|dout_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[8][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|dout_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|dout_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|dout_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[8][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[8][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[27][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[7][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[7][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[8][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|din_regA[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|din_regA[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|din_regA[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|din_regA[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|din_regA[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|din_regA[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[31][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[31][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[31][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[31][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[31][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[31][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[31][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[31][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[31][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[31][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|din_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|din_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|din_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|din_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|din_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|din_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|din_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|din_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|din_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|din_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|din_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[18][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[18][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[18][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[7][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[18][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[18][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[18][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[18][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[18][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[18][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[18][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[18][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[18][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[18][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[18][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[18][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[7][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[14][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[14][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[14][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[11][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[11][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[11][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[11][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[14][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[14][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[14][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[14][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[14][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[11][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[11][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[7][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[5][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[5][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[5][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[5][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[5][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[5][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[5][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[10][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[10][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[10][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[10][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[10][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[5][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[6][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[5][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[6][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[10][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[10][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[10][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[10][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[10][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[10][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[10][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[11][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[11][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[6][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[11][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[10][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[10][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[10][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[10][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[11][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[6][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[11][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[11][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[11][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[11][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[11][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[11][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[18][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[17][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[17][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[17][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[15][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[14][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[15][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[14][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[17][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[7][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[16][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[16][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[16][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[15][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[15][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[16][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[17][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[15][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[16][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[7][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[17][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[14][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[16][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[15][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[17][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[14][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[15][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[16][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[17][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[7][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[16][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[15][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[17][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[15][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[16][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[17][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[17][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[14][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[16][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[7][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[17][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[15][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[16][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[15][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[7][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[14][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[15][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[16][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[7][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[15][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[16][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[17][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[17][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[14][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[16][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[15][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[17][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[14][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[15][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[16][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[17][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[15][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[16][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[7][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[4][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[4][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[4][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[4][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[4][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[4][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[4][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[4][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|din_regA[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[3][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[3][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[3][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|din_regA[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[10][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[29][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[30][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[29][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[30][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[29][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[30][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[29][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[30][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[29][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[30][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[29][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[30][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[29][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[30][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[29][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[30][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[29][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[30][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[29][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[30][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[29][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[30][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[29][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[30][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[10][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[3][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|din_regA[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[3][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[3][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|din_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|din_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|din_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|din_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|din_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|din_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|din_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|din_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|din_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|din_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|din_regA[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[4][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[6][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[6][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[6][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[4][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[6][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[4][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[6][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[4][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[6][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[4][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[6][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[4][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[6][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[4][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[0][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[6][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[4][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[6][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|din_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|din_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|din_regA[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|din_regA[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|din_regA[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|din_regA[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|din_regA[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|din_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|din_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|din_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|din_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|din_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|din_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|din_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|din_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|din_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[3][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[26][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|inst_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|inst_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|inst_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|inst_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|inst_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|inst_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|inst_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|inst_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|inst_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|inst_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mcfg32wm_fsm:fsm|state[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mcfg32wm_fsm:fsm|state[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mcfg32wm_fsm:fsm|state[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mcfg32wm_fsm:fsm|state[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mcfg32wm_fsm:fsm|state[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mcfg32wm_fsm:fsm|state[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|inst_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|inst_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|inst_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|inst_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|inst_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|inst_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|din_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[26][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[26][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[23][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[23][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[23][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[23][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[23][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[23][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[12][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[13][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[19][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[19][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[19][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[19][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[19][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[19][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|COMPILE_REV_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|COMPILE_REV_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|COMPILE_REV_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|COMPILE_REV_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|COMPILE_REV_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|COMPILE_REV_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|COMPILE_REV_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|COMPILE_REV_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|dout_regA[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|dout_regA[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|dout_regA[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|dout_regA[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|dout_regA[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|dout_regA[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|dout_regA[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|dout_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|dout_regA[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|dout_regA[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|dout_regA[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|dout_regA[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|dout_regA[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|dout_regA[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[8][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[9][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[12][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[13][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[24][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[25][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[22][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[23][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[6][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[7][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[18][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[19][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|dout_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[31][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[27][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[28][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[16][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[24][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[20][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[30][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[18][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[22][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[29][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[17][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[21][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[25][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[15][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[12][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[14][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[13][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[6][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[11][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[10][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[9][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|hw_ver_int[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[31][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[28][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[30][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[29][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[19][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[16][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[18][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[17][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[23][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[20][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[22][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[21][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[27][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[24][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[26][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[25][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|dout_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[15][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[11][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[7][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[12][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[8][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[14][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[10][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[13][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[9][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[25][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[27][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[29][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[22][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[20][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[23][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[19][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[21][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[24][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[28][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[26][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[9][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[8][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[13][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[12][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|dout_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[15][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[12][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[13][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[14][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[7][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[6][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[31][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[28][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[19][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[16][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[18][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[17][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[27][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[24][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[26][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[25][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[23][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[20][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[22][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[21][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[11][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[8][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[10][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[9][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|dout_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[31][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[28][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[30][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[29][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[16][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[18][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[17][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[27][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[24][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[25][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[20][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[22][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[21][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|hw_ver_int[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[15][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[11][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[7][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[12][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[8][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[14][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[10][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[6][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[13][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[9][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[31][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[19][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[27][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[23][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[28][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[16][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[24][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[20][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[30][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[18][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[26][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[22][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[29][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[17][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[25][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[21][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[15][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[12][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[14][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[13][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[11][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[8][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[10][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[9][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[7][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|dout_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[25][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[29][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[27][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[22][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[20][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[23][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[21][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[19][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[24][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[26][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[28][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[9][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[8][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[13][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[12][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|dout_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[15][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[12][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[14][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[13][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[7][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[6][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[11][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[8][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[10][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[9][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[31][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[19][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[27][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[23][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[28][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[16][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[24][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[20][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[18][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[26][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[22][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[17][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[25][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[21][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|dout_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[31][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[21][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[29][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[23][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[26][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[16][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[18][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[24][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[30][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[20][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[28][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[22][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[27][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[17][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[25][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[15][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[10][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[14][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[11][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[5][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[4][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[13][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[8][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[12][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[9][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[7][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[6][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[31][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[28][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[30][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[29][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[19][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[16][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[18][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[17][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[27][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[24][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[26][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[25][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[23][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[20][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[22][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[21][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|dout_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[15][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[14][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[7][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[9][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[8][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[11][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[10][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[13][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[12][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[5][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[25][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[27][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[29][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[22][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[20][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[23][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[19][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[21][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[24][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[28][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[26][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[9][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[8][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[13][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[12][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[31][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[10][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[11][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[14][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[15][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[26][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[27][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[20][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[21][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[4][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[5][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[16][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[17][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[22][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[23][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[6][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[7][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[18][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[19][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[28][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[8][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[9][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[12][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[13][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[24][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[25][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|dout_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|dout_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[31][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[21][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[23][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[29][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[26][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[16][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[24][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[18][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[30][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[20][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[22][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[28][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[27][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[17][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[25][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[15][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[10][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[14][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[11][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[5][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[4][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[7][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[6][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[13][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[8][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[12][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[9][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|bom_ver_int[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[31][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[21][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[23][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[29][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[26][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[16][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[24][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[18][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[30][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[20][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[22][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[28][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[27][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[17][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[25][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[19][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[15][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[10][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[14][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[11][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[5][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[7][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[13][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[8][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[12][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[9][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|dout_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[25][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[29][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[27][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[22][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[20][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[23][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[21][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[19][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[24][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[26][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[28][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[12][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[13][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[6][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[8][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[9][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[31][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[21][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[23][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[26][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[16][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[18][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[24][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[20][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[28][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[22][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[27][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[17][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[19][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[25][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|dout_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[15][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[10][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[14][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[11][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[5][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[4][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[13][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[8][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[12][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[9][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[7][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[6][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|dout_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[31][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[21][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[29][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[23][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[26][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[16][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[24][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[18][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[30][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[20][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[28][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[22][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[27][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[17][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[25][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|bom_ver_int[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[15][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[10][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[14][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[11][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[5][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[4][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[13][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[8][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[12][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[9][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[7][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[6][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[31][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[21][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[29][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[23][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[26][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[16][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[24][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[18][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[30][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[20][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[28][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[22][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[27][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[17][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[19][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[25][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|dout_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[15][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[10][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[14][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[11][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[5][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[13][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[8][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[12][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[9][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[7][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[22][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[23][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[25][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[24][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[29][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[20][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[28][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[21][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[27][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[19][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[26][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[12][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[13][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[8][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[9][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[6][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[31][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[21][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[23][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[26][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[16][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[24][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[18][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[20][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[28][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[22][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[27][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[17][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[25][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[19][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[15][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[10][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[14][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[11][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[5][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[4][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[13][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[8][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[12][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[9][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[7][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[6][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|dout_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|dout_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[31][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[25][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[29][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[27][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[22][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[16][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[20][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[18][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[30][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[24][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[28][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[26][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[23][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[17][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[21][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[15][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[5][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[13][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[7][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[10][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[8][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[14][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[4][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[12][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[6][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[11][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[9][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[3][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|bom_ver_int[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[31][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[21][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[29][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[23][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[26][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[16][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[24][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[18][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[30][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[20][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[28][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[22][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[27][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[17][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[25][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[19][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[15][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[9][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[13][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[11][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[14][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[8][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[12][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[10][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[7][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[5][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[3][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|dout_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[25][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[27][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[29][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[22][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[20][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[24][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[28][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[26][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[23][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[19][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[21][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[12][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[13][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[6][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[8][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[9][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[31][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[21][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[23][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[26][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[16][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[24][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[18][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[20][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[28][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[22][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[27][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[17][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[25][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[19][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|dout_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[15][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[3][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[7][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[11][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[12][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[8][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[4][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[14][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[6][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[10][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[13][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[9][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[5][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|dout_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[15][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[9][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[13][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[11][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[14][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[8][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[10][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[12][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[7][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[5][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[6][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[4][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[31][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[22][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[23][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[30][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[25][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[16][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[24][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[17][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[29][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[20][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[21][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[28][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[27][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[18][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[26][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[19][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[31][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[19][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[23][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[27][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[28][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[16][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[24][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[20][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[30][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[18][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[22][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[26][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[29][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[17][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[25][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[21][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|dout_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[15][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[9][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[13][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[11][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[14][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[8][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[12][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[10][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[7][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[5][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[3][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[22][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[23][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[25][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[24][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[29][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[20][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[28][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[21][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[27][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[19][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[26][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[12][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[13][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[3][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[8][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[9][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[6][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[31][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[21][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[23][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[26][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[16][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[24][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[18][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[20][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[28][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[22][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[27][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[17][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[25][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[19][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[15][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[3][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[7][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[11][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[12][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[4][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[8][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[14][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[6][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[10][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[13][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[5][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[9][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|dout_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[15][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[6][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[7][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[14][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[9][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[0][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[13][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[4][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[5][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[12][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[11][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[2][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[10][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[3][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[31][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[25][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[27][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[29][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[22][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[16][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[18][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[20][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[30][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[24][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[28][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[26][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[17][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[19][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[21][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[31][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[25][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[29][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[27][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[22][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[16][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[20][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[18][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[30][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[24][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[28][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[26][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[23][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[17][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[21][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[19][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[15][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[3][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[11][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[7][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[12][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[8][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[13][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[5][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[9][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[14][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[2][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[10][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|dout_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[25][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[29][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[27][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[22][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[20][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[23][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[21][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[19][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[24][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[26][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[28][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[12][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[13][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[0][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[6][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[8][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[9][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[31][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[19][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[27][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[23][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[28][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[16][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[20][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[24][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[18][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[26][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[22][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[17][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[21][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[25][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[15][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[3][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[11][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[7][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[12][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[0][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[4][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[8][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[13][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[5][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[9][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[14][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[2][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[10][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[6][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|dout_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[15][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[9][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[11][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[13][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[6][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[2][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[4][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[14][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[12][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[7][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[1][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[3][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[5][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[31][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[22][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[30][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[25][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[16][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[17][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[24][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[29][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[20][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[28][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[21][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[27][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[18][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[19][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[26][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|dout_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[31][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[19][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[27][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[23][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[28][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[16][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[20][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[24][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[30][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[18][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[26][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[22][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[29][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[17][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[21][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[25][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|dout_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[15][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[3][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[11][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[7][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[12][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[8][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[13][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[1][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[5][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[9][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[14][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[2][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[10][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|din_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[22][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[23][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[25][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[24][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[29][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[20][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[21][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[28][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[27][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[26][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[19][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[12][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[13][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[8][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[9][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[6][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[31][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[19][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[27][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[23][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[28][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[16][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[20][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[24][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[18][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[26][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[22][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[17][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[21][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[25][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[15][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[3][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[11][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[7][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[12][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[4][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[8][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[13][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[1][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[5][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[9][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[14][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[2][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[10][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[6][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|dout_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[15][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[6][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[7][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[14][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[9][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[8][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[1][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[13][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[4][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[5][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[12][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[11][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[2][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[10][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[3][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[31][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[25][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[27][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[29][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[22][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[16][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[18][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[20][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[30][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[24][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[28][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[26][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[23][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[17][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[19][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[21][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|dout_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|dout_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[15][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[6][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[14][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[7][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[9][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[1][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[8][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[13][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[4][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[12][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[5][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[11][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[2][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[3][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[10][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[31][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[25][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[29][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[27][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[22][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[16][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[18][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[20][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[23][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[17][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[21][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[19][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[30][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[24][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[26][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[28][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|din_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[31][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[25][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[29][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[27][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[22][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[20][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[23][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[21][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[19][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[24][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[26][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[28][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[12][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[13][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[7][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[4][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[6][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[8][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[9][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[31][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[19][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[27][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[23][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[28][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[16][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[20][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[24][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[18][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[26][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[22][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[17][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[21][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[25][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[15][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[3][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[11][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[7][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[12][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[4][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[8][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[13][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[1][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[5][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[9][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[14][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[2][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[10][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[6][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|dout_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[15][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[9][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[13][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[11][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[6][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[0][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[2][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[4][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[7][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[1][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[5][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[3][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[14][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[8][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[10][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[12][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[31][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[22][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[23][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[30][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[25][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[16][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[24][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[17][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[29][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[20][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[21][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[28][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[27][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[18][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[26][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[19][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|dout_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|dout_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[15][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[9][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[11][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[13][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[6][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[0][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[2][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[4][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[14][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[8][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[12][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[10][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[7][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[1][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[3][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[5][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[31][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[22][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[30][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[23][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[25][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[16][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[17][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[24][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[29][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[20][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[28][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[21][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[27][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[18][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[19][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[26][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|din_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[31][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[22][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[23][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[25][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[24][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[29][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[20][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[28][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[21][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[27][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[19][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[26][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[12][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[13][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[0][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[3][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[8][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[9][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[7][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[4][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[6][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[5][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|din_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[31][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[19][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[27][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[23][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[28][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[16][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[20][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[24][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[18][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[26][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[22][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[17][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[21][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[25][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[15][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[3][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[11][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[7][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[12][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[0][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[4][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[8][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[13][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[1][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[5][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[9][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[14][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[2][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[10][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[6][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|dout_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[15][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[6][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[14][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[7][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[9][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[0][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[1][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[8][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[13][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[4][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[12][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[5][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[11][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[2][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[3][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[10][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[31][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[25][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[29][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[27][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[22][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[16][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[18][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[20][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[17][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[21][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[19][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[30][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[24][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[26][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[28][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|dout_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|dout_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[15][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[6][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[7][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[14][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[9][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[0][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[8][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[1][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[13][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[4][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[5][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[12][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[11][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[2][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[10][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[3][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[31][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[25][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[27][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[29][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[22][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[16][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[18][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[20][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[30][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[24][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[28][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[26][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[23][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[17][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[19][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[21][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|din_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[31][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[25][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[27][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[29][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[22][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[20][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[24][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[28][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[26][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[23][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[19][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[21][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[12][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[13][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[0][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[3][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[7][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[4][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[5][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[6][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[8][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[9][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|din_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[31][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[19][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[27][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[23][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[28][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[16][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[20][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[24][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[30][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[18][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[26][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[22][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[29][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[17][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[21][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[25][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[15][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[3][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[11][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[7][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[12][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[0][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[4][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[8][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[13][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[1][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[5][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[9][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[14][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[2][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[10][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[6][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|dout_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[9][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|din_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[15][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[9][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[11][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[13][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[6][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[0][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[2][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[4][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[14][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[8][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[12][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[10][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[7][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[1][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[3][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[5][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[31][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[22][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[30][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[25][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[16][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[17][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[24][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[29][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[20][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[28][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[21][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[27][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[18][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[19][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[26][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|dout_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|dout_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[15][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[9][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[13][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[11][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[6][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[0][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[2][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[4][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[7][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[1][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[5][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[3][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[14][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[8][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[10][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[12][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[31][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[22][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[23][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[30][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[25][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[16][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[24][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[17][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[29][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[20][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[21][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[28][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[27][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[18][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[26][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[19][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|din_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[31][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[22][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[23][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[25][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[24][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[29][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[20][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[21][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[28][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[27][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[26][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[19][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[12][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[13][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[0][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[7][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[4][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[6][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[5][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[8][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[9][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|din_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[31][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[19][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[27][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[23][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[28][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[16][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[20][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[24][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[30][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[18][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[26][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[22][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[29][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[17][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[21][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[25][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[15][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[3][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[11][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[7][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[12][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[0][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[4][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[8][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[13][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[1][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[5][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[9][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[14][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[2][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[10][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[6][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|dout_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[31][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[28][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[29][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[30][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[19][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[16][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[18][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[17][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[24][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[25][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[23][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[20][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[21][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[22][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|hw_ver_int[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[15][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[11][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[12][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[4][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[13][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[14][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,fpgacfg:inst25|mem[6][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[31][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[25][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[29][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[27][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[22][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[16][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[20][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[18][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[30][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[24][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[28][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[26][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[23][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[17][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[21][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[19][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[15][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[14][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[7][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[9][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[8][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[5][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[11][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[10][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,periphcfg:inst3|mem[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[25][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[29][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[27][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[22][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[20][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[24][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[26][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[28][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[23][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[21][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[19][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[9][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[8][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[13][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[12][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,pllcfg_top:inst9|pllcfg:pllcfg_inst|mem[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[31][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[10][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[11][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[14][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[15][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[26][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[27][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[20][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[21][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[4][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[5][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[16][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[17][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,tstcfg:inst39|mem[28][0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,nios_cpu:inst10|fpga_spi_SCLK,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pll_top:inst7|c1_mux,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pll_top:inst7|c0_mux,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pll_top:inst7|c2_mux,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pll_top:inst7|c3_mux,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,nios_cpu:inst10|lms_ctr:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|dual_boot_int_clk,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,altera_internal_jtag~TCKUTAP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a1~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a1~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a2~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a2~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a2~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a2~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a3~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a3~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a3~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a3~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a3~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a3~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a3~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a3~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a3~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a3~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a4~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a4~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a4~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a4~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a4~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a4~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a4~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a4~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a4~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a4~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a5~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a5~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a5~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a5~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a5~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a5~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a5~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a5~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a5~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a5~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a6~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a6~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a6~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a6~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a6~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a6~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a6~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a6~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a6~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a6~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a7~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a7~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a7~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a7~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a7~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a7~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a7~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a7~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a7~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a7~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a7~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a7~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a8~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a8~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a8~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a8~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a8~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a8~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a8~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a8~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a8~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a8~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a8~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a8~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a8~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a8~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a8~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a8~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a9~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a9~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a9~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a9~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a9~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a9~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a9~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a9~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a9~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a9~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a9~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a9~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a9~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a9~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a9~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a9~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a10~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a10~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a10~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a10~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a10~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a10~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a10~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a10~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a10~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a10~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a10~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a11~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a11~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a11~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a11~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a11~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a11~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a11~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a11~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a11~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a11~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a11~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a11~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a11~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a11~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a11~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a11~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a11~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a11~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a11~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a11~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a11~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a11~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a12~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a12~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a12~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a12~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a12~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a12~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a12~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a12~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a12~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a12~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a12~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a12~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a12~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a12~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a12~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a12~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a12~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a12~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a12~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a12~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a12~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a12~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a12~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a12~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a13~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a13~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a13~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a13~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a13~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a13~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a13~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a13~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a13~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a13~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a13~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a13~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a13~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a13~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a13~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a13~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a13~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a13~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a13~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a13~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a13~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a13~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a13~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a13~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a14~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a14~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a14~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a14~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a14~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a14~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a14~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a14~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a14~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a14~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a14~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a14~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a14~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a14~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a14~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a14~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a14~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a14~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a14~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a14~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a14~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a14~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a14~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a14~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a15~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a15~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a15~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a15~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a15~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a15~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a15~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a15~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a15~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a15~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a15~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a15~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a15~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a15~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a15~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a15~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a15~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a15~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a15~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a15~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a15~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a15~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a15~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a15~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a15~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a15~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a15~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a15~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a15~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a15~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a16~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a16~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a16~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a16~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a16~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a16~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a16~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a16~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a16~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a16~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a16~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a16~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a16~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a16~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a16~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a16~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a16~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a16~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a16~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a16~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a16~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a16~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a16~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a16~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a16~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a16~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a16~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a16~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a16~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a16~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a17~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a17~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a17~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a17~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a17~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a17~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a17~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a17~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a17~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a17~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a17~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a17~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a17~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a17~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a17~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a17~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a17~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a17~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a17~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a17~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a17~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a17~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a17~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a17~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a17~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a17~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a17~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a17~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a17~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a17~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a18~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a18~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a18~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a18~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a18~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a18~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a18~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a18~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a18~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a18~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a18~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a18~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a18~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a18~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a18~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a18~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a18~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a18~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a18~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a18~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a18~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a18~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a18~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a18~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a18~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a18~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a18~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a18~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a18~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a18~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a20~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a20~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a20~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a20~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a20~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a20~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a20~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a20~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a20~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a20~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a20~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a20~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a20~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a20~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a20~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a20~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a20~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a20~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a20~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a20~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a20~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a20~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a20~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a20~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a20~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a20~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a20~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a20~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a20~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a20~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a21~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a21~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a21~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a21~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a21~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a21~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a21~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a21~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a21~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a21~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a21~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a21~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a21~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a21~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a21~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a21~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a21~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a21~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a21~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a21~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a21~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a21~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a21~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a21~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a21~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a21~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a21~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a21~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a21~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a21~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src2[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src2[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src2[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src2[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src2[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src2[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src2[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src2[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src2[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_DUMMY,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_writedata[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|data_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_read_valid_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a0~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a2~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a2~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a2~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a2~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a10~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a10~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a10~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a10~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a10~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a10~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a10~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a10~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a10~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a10~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a10~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_result[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr15|cntr_gqn:auto_generated|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr15|cntr_gqn:auto_generated|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr15|cntr_gqn:auto_generated|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr15|cntr_gqn:auto_generated|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr15|cntr_gqn:auto_generated|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|altsyncram:altsyncram4|altsyncram_lcj3:auto_generated|ram_block1a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|altsyncram:altsyncram4|altsyncram_lcj3:auto_generated|ram_block1a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|altsyncram:altsyncram4|altsyncram_lcj3:auto_generated|ram_block1a0~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|altsyncram:altsyncram4|altsyncram_lcj3:auto_generated|ram_block1a0~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|altsyncram:altsyncram4|altsyncram_lcj3:auto_generated|ram_block1a0~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|altsyncram:altsyncram4|altsyncram_lcj3:auto_generated|ram_block1a0~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|altsyncram:altsyncram4|altsyncram_lcj3:auto_generated|ram_block1a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|altsyncram:altsyncram4|altsyncram_lcj3:auto_generated|ram_block1a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|altsyncram:altsyncram4|altsyncram_lcj3:auto_generated|ram_block1a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|altsyncram:altsyncram4|altsyncram_lcj3:auto_generated|ram_block1a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|altsyncram:altsyncram4|altsyncram_lcj3:auto_generated|ram_block1a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|altsyncram:altsyncram4|altsyncram_lcj3:auto_generated|ram_block1a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|altsyncram:altsyncram4|altsyncram_lcj3:auto_generated|q_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_SETUP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_RESET,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_ERROR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_result[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_result[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_result[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_result[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_result[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_result[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_result[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_result[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_result[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_result[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_result[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_result[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_result[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_result[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_result[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_result[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_result[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_result[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_result[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_ctrl_st,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_middle[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_middle[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_middle[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_middle[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_middle[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_middle[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_middle[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_middle[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_middle[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_middle[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|check_phase_done_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|check_phase_done_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|check_phase_done_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|check_phase_done_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|wait_after_ph_shift_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a28~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a28~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a28~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a28~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a28~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a28~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a28~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a28~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a28~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a28~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a28~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a28~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a28~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a28~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a28~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a28~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a28~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a28~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a28~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a28~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|q_b[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a28~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a27~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a27~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a27~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a27~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a27~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a27~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a27~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a27~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a27~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a27~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a27~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a27~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a27~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a27~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a27~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a27~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a27~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a27~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a27~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a27~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|q_b[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a27~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a25~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a25~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a25~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a25~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a25~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a25~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a25~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a25~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a25~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a25~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a25~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a25~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a25~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a25~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a25~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a25~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a25~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a25~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a25~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a25~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|q_b[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a25~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a24~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a24~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a24~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a24~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a24~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a24~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a24~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a24~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a24~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a24~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a24~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a24~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a24~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a24~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a24~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a24~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a24~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a24~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a24~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a24~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|q_b[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a24~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a23~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a23~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a23~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a23~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a23~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a23~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a23~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a23~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a23~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a23~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a23~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a23~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a23~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a23~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a23~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a23~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a23~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a23~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a23~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a23~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|q_b[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a23~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a26~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a26~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a26~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a26~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a26~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a26~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a26~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a26~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a26~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a26~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a26~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a26~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a26~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a26~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a26~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a26~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a26~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a26~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a26~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a26~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|q_b[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a26~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a22~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a22~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a22~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a22~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a22~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a22~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a22~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a22~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a22~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a22~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a22~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a22~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a22~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a22~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a22~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a22~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a22~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a22~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a22~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a22~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|q_b[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a22~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonDReg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonDReg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonDReg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonDReg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonDReg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a1~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a1~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a1~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a1~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a1~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a1~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a1~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|q_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a3~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a3~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a3~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a3~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a3~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a3~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a3~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a3~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a3~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a3~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|q_b[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a3~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a4~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a4~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a4~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a4~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a4~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a4~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a4~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a4~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a4~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a4~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|q_b[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a4~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a5~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a5~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a5~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a5~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a5~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a5~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a5~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a5~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a5~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a5~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|q_b[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a5~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a6~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a6~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a6~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a6~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a6~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a6~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a6~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a6~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a6~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a6~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|q_b[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a6~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a7~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a7~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a7~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a7~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a7~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a7~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a7~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a7~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a7~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a7~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a7~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|q_b[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a7~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a8~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a8~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a8~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a8~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a8~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a8~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a8~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a8~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a8~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a8~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a8~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a8~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a8~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|q_b[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a8~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a9~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a9~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a9~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a9~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a9~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a9~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a9~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a9~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a9~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a9~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a9~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a9~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a9~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|q_b[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a9~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a11~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a11~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a11~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a11~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a11~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a11~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a11~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a11~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a11~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a11~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a11~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a11~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a11~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a11~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a11~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a11~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|q_b[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a11~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a12~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a12~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a12~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a12~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a12~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a12~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a12~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a12~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a12~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a12~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a12~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a12~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a12~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a12~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a12~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a12~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a12~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|q_b[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a12~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a17~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a17~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a17~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a17~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a17~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a17~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a17~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a17~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a17~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a17~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a17~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a17~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a17~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|q_a[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a13~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a13~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a13~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a13~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a13~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a13~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a13~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a13~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a13~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a13~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a13~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a13~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a13~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a13~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a13~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a13~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a13~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|q_b[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a13~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a18~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a18~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a18~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a18~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a18~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a18~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a18~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a18~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a18~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a18~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a18~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a18~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a18~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|q_a[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a14~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a14~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a14~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a14~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a14~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a14~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a14~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a14~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a14~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a14~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a14~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a14~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a14~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a14~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a14~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a14~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a14~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|q_b[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a14~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a19~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a19~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a19~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a19~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a19~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a19~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a19~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a19~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a19~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a19~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a19~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a19~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a19~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|q_a[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a15~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a15~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a15~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a15~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a15~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a15~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a15~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a15~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a15~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a15~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a15~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a15~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a15~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a15~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a15~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a15~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a15~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a15~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a15~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a15~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|q_b[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a15~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a20~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a20~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a20~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a20~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a20~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a20~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a20~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a20~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a20~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a20~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a20~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a20~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a20~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|q_a[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a16~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a16~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a16~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a16~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a16~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a16~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a16~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a16~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a16~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a16~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a16~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a16~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a16~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a16~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a16~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a16~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a16~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a16~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a16~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a16~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|q_b[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a16~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a17~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a17~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a17~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a17~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a17~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a17~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a17~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a17~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a17~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a17~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a17~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a17~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a17~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a17~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a17~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a17~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a17~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a17~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a17~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a17~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|q_b[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a17~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a22~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a22~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a22~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a22~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a22~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a22~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a22~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a22~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a22~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a22~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a22~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a22~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a22~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|q_a[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a18~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a18~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a18~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a18~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a18~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a18~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a18~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a18~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a18~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a18~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a18~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a18~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a18~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a18~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a18~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a18~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a18~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a18~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a18~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a18~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|q_b[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a18~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a23~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a23~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a23~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a23~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a23~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a23~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a23~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a23~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a23~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a23~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a23~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a23~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a23~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|q_a[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a19~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a19~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a19~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a19~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a19~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a19~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a19~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a19~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a19~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a19~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a19~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a19~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a19~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a19~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a19~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a19~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a19~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a19~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a19~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a19~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|q_b[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a19~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a24~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a24~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a24~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a24~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a24~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a24~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a24~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a24~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a24~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a24~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a24~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a24~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a24~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|q_a[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a20~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a20~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a20~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a20~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a20~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a20~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a20~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a20~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a20~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a20~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a20~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a20~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a20~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a20~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a20~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a20~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a20~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a20~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a20~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a20~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|q_b[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a20~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a25~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a25~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a25~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a25~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a25~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a25~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a25~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a25~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a25~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a25~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a25~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a25~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a25~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|q_a[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a21~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a21~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a21~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a21~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a21~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a21~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a21~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a21~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a21~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a21~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a21~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a21~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a21~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|q_a[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a21~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a21~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a21~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a21~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a21~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a21~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a21~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a21~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a21~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a21~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a21~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a21~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a21~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a21~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a21~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a21~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a21~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a21~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a21~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a21~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|q_b[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a21~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_result[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a30~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a30~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a30~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a30~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a30~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a30~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a30~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a30~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a30~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a30~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a30~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a30~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a30~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a30~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a30~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|q_a[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a14~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a14~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a14~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a14~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a14~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a14~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a14~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a14~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a14~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a14~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|q_a[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a5~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a5~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a5~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a5~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a5~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|q_a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a15~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a15~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a15~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a15~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a15~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a15~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a15~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a15~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a15~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a15~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a15~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a15~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a15~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|q_a[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a16~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a16~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a16~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a16~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a16~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a16~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a16~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a16~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a16~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a16~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a16~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a16~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a16~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|q_a[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a31~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a31~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a31~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a31~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a31~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a31~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a31~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a31~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a31~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a31~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a31~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a31~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a31~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a31~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a31~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|q_a[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a0~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a0~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a0~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a0~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a0~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a0~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a0~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|q_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a4~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a4~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a4~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a4~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a4~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|q_a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a3~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a3~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a3~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a3~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a3~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|q_a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a2~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a2~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a2~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a2~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a2~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|q_a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a2~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a2~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a2~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a2~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a2~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a2~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a2~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a2~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a2~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|q_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a2~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_control_access,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a10~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a10~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a10~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a10~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a10~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a10~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a10~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a10~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a10~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a10~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a10~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a10~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a10~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a10~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a10~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a10~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|q_b[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a10~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_result[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a29~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a29~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a29~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a29~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a29~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a29~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a29~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a29~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a29~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a29~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a29~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a29~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a29~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a29~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a29~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|q_a[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_result[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_reverse[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_reverse[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_reverse[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_reverse[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_reverse[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_reverse[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_reverse[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_reverse[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_reverse[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_reverse[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|check_phase_done_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|check_phase_done_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|check_phase_done_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|check_phase_done_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|wait_after_ph_shift_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|wait_after_ph_shift_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|wait_after_ph_shift_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|wait_after_ph_shift_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|wait_after_ph_shift_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|wait_after_ph_shift_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|wait_after_ph_shift_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_result[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a28~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a28~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a28~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a28~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a28~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a28~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a28~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a28~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a28~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a28~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a28~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a28~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a28~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a28~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a28~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|q_a[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_result[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a27~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a27~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a27~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a27~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a27~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a27~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a27~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a27~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a27~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a27~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a27~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a27~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a27~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a27~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a27~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|q_a[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_result[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a25~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a25~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a25~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a25~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a25~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a25~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a25~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a25~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a25~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a25~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a25~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a25~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a25~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a25~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a25~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|q_a[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a24~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a24~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a24~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a24~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a24~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a24~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a24~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a24~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a24~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a24~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a24~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a24~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a24~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a24~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a24~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|q_a[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a23~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a23~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a23~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a23~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a23~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a23~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a23~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a23~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a23~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a23~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a23~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a23~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a23~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a23~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a23~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|q_a[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_result[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a26~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a26~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a26~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a26~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a26~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a26~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a26~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a26~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a26~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a26~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a26~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a26~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a26~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a26~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a26~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|q_a[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a22~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a22~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a22~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a22~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a22~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a22~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a22~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a22~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a22~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a22~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a22~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a22~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a22~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a22~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a22~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|q_a[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a6~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a6~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a6~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a6~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a6~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|q_a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a7~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a7~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a7~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a7~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a7~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|q_a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a11~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a11~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a11~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a11~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a11~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a11~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a11~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a11~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a11~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|q_a[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a12~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a12~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a12~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a12~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a12~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a12~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a12~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a12~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a12~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a12~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|q_a[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a9~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a9~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a9~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a9~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a9~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a9~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|q_a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a10~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a10~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a10~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a10~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a10~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a10~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a10~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a10~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a10~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|q_a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a8~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a8~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a8~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a8~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a8~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a8~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|q_a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|irq_flag,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a13~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a13~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a13~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a13~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a13~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a13~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a13~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a13~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a13~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a13~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|q_a[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_result[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a1~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a1~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a1~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a1~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a1~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a1~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a1~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|q_a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a3~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a3~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a3~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a3~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a3~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a3~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a3~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|q_a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a4~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a4~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a4~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a4~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a4~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a4~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a4~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|q_a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a5~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a5~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a5~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a5~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a5~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a5~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a5~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|q_a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a6~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a6~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a6~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a6~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a6~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a6~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a6~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|q_a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a7~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a7~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a7~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a7~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a7~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a7~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a7~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|q_a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a8~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a8~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a8~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a8~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a8~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a8~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a8~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a8~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|q_a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a9~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a9~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a9~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a9~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a9~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a9~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a9~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a9~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|q_a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a11~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a11~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a11~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a11~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a11~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a11~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a11~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a11~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a11~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a11~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a11~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|q_a[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a12~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a12~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a12~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a12~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a12~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a12~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a12~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a12~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a12~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a12~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a12~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a12~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|q_a[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a13~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a13~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a13~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a13~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a13~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a13~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a13~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a13~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a13~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a13~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a13~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a13~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|q_a[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a14~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a14~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a14~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a14~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a14~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a14~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a14~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a14~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a14~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a14~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a14~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a14~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|q_a[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a15~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a15~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a15~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a15~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a15~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a15~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a15~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a15~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a15~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a15~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a15~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a15~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a15~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a15~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a15~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|q_a[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a16~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a16~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a16~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a16~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a16~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a16~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a16~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a16~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a16~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a16~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a16~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a16~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a16~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a16~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a16~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|q_a[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a17~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a17~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a17~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a17~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a17~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a17~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a17~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a17~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a17~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a17~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a17~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a17~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a17~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a17~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a17~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|q_a[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a18~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a18~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a18~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a18~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a18~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a18~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a18~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a18~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a18~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a18~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a18~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a18~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a18~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a18~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a18~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|q_a[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a19~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a19~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a19~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a19~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a19~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a19~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a19~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a19~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a19~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a19~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a19~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a19~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a19~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a19~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a19~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|q_a[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a20~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a20~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a20~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a20~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a20~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a20~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a20~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a20~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a20~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a20~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a20~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a20~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a20~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a20~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a20~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|q_a[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a21~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a21~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a21~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a21~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a21~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a21~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a21~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a21~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a21~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a21~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a21~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a21~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a21~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a21~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a21~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|q_a[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|cr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_writedata[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_writedata[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a1~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a1~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a1~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a1~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a1~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|q_a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonDReg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a0~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a0~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a0~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a0~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a0~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a0~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a0~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|q_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|readdata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a2~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a2~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a2~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a2~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a2~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a2~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a2~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|q_a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a10~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a10~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a10~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a10~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a10~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a10~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a10~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a10~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a10~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a10~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|ram_block1a10~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mi81:auto_generated|q_a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_result[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr14|cntr_jqn:auto_generated|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr14|cntr_jqn:auto_generated|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr14|cntr_jqn:auto_generated|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr14|cntr_jqn:auto_generated|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr14|cntr_jqn:auto_generated|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr14|cntr_jqn:auto_generated|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr14|cntr_jqn:auto_generated|counter_reg_bit[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr14|cntr_jqn:auto_generated|counter_reg_bit[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|phase_step_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|phase_step_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|phase_step_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|phase_step_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|ps_disable_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|ps_disable_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a1~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a1~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a1~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a1~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a1~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a1~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a1~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|q_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a2~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a2~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a2~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a2~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a2~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a2~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a2~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a2~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a2~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|q_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a2~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a3~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a3~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a3~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a3~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a3~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a3~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a3~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a3~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a3~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a3~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|q_b[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a3~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a4~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a4~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a4~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a4~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a4~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a4~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a4~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a4~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a4~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a4~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|q_b[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a4~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a5~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a5~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a5~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a5~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a5~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a5~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a5~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a5~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a5~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a5~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|q_b[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a5~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|ps_disable_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_byte2_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_byte2_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|wb_inta_o,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_result[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_byte1_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_byte1_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_byte1_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_byte1_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_byte1_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_byte1_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_byte1_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_byte2_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_byte2_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_byte2_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_byte2_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_byte2_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_byte2_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a23~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a23~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a23~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a23~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a23~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a23~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a23~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a23~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a23~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a23~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a23~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a23~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a23~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a23~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a23~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a24~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a24~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a24~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a24~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a24~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a24~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a24~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a24~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a24~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a24~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a24~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a24~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a24~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a24~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a24~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a25~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a25~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a25~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a25~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a25~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a25~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a25~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a25~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a25~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a25~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a25~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a25~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a25~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a25~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a25~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a26~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a26~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a26~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a26~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a26~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a26~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a26~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a26~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a26~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a26~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a26~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a26~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a26~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a26~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a26~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a27~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a27~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a27~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a27~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a27~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a27~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a27~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a27~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a27~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a27~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a27~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a27~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a27~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a27~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a27~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a28~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a28~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a28~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a28~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a28~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a28~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a28~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a28~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a28~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a28~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a28~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a28~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a28~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a28~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a28~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a29~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a29~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a29~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a29~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a29~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a29~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a29~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a29~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a29~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a29~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a29~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a29~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a29~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a29~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a29~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a30~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a30~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a30~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a30~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a30~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a30~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a30~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a30~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a30~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a30~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a30~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a30~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a30~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a30~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a30~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a30~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a30~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a30~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a30~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a30~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a30~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a30~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a30~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a30~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a30~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a30~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a30~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a30~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a30~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a30~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a31~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a31~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a31~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a31~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a31~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a31~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a31~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a31~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a31~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a31~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a31~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a31~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a31~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a31~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a31~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_writedata[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_writedata[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_writedata[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_writedata[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_writedata[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a31~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a31~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a31~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a31~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a31~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a31~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a31~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a31~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a31~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a31~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a31~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a31~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a31~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a31~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a31~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_ardin_align_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_ardin_align_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a0~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a0~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a0~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a0~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a0~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a0~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a0~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|q_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a6~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a6~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a6~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a6~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a6~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a6~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a6~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a6~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a6~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a6~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|q_b[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a6~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a7~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a7~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a7~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a7~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a7~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a7~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a7~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a7~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a7~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a7~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a7~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|q_b[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a7~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a8~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a8~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a8~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a8~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a8~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a8~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a8~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a8~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a8~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a8~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a8~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a8~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a8~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|q_b[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a8~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a9~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a9~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a9~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a9~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a9~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a9~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a9~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a9~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a9~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a9~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a9~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a9~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a9~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|q_b[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a9~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a10~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a10~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a10~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a10~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a10~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a10~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a10~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a10~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a10~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a10~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a10~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a10~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a10~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a10~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a10~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a10~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|q_b[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a10~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a11~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a11~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a11~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a11~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a11~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a11~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a11~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a11~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a11~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a11~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a11~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a11~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a11~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a11~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a11~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a11~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|q_b[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a11~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a12~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a12~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a12~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a12~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a12~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a12~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a12~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a12~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a12~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a12~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a12~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a12~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a12~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a12~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a12~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a12~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a12~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|q_b[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a12~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a13~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a13~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a13~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a13~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a13~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a13~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a13~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a13~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a13~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a13~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a13~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a13~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a13~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a13~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a13~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a13~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a13~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|q_b[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a13~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a14~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a14~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a14~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a14~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a14~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a14~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a14~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a14~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a14~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a14~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a14~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a14~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a14~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a14~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a14~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a14~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a14~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|q_b[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a14~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a15~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a15~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a15~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a15~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a15~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a15~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a15~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a15~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a15~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a15~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a15~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a15~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a15~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a15~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a15~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a15~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a15~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a15~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a15~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a15~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|q_b[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a15~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a16~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a16~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a16~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a16~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a16~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a16~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a16~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a16~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a16~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a16~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a16~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a16~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a16~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a16~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a16~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a16~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a16~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a16~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a16~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a16~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|q_b[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a16~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a17~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a17~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a17~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a17~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a17~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a17~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a17~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a17~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a17~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a17~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a17~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a17~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a17~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a17~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a17~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a17~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a17~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a17~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a17~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a17~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|q_b[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a17~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a18~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a18~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a18~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a18~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a18~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a18~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a18~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a18~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a18~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a18~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a18~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a18~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a18~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a18~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a18~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a18~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a18~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a18~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a18~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a18~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|q_b[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a18~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a19~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a19~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a19~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a19~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a19~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a19~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a19~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a19~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a19~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a19~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a19~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a19~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a19~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a19~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a19~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a19~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a19~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a19~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a19~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a19~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|q_b[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a19~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a20~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a20~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a20~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a20~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a20~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a20~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a20~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a20~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a20~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a20~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a20~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a20~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a20~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a20~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a20~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a20~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a20~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a20~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a20~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a20~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|q_b[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a20~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a21~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a21~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a21~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a21~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a21~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a21~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a21~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a21~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a21~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a21~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a21~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a21~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a21~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a21~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a21~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a21~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a21~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a21~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a21~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a21~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|q_b[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a21~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a22~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a22~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a22~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a22~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a22~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a22~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a22~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a22~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a22~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a22~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a22~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a22~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a22~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a22~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a22~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a22~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a22~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a22~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a22~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a22~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|q_b[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a22~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a23~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a23~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a23~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a23~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a23~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a23~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a23~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a23~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a23~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a23~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a23~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a23~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a23~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a23~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a23~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a23~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a23~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a23~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a23~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a23~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|q_b[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a23~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a24~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a24~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a24~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a24~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a24~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a24~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a24~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a24~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a24~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a24~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a24~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a24~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a24~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a24~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a24~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a24~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a24~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a24~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a24~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a24~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|q_b[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a24~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a25~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a25~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a25~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a25~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a25~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a25~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a25~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a25~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a25~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a25~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a25~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a25~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a25~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a25~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a25~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a25~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a25~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a25~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a25~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a25~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|q_b[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a25~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a26~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a26~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a26~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a26~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a26~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a26~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a26~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a26~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a26~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a26~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a26~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a26~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a26~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a26~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a26~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a26~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a26~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a26~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a26~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a26~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|q_b[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a26~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a27~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a27~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a27~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a27~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a27~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a27~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a27~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a27~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a27~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a27~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a27~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a27~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a27~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a27~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a27~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a27~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a27~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a27~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a27~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a27~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|q_b[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a27~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a28~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a28~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a28~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a28~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a28~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a28~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a28~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a28~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a28~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a28~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a28~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a28~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a28~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a28~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a28~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a28~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a28~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a28~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a28~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a28~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|q_b[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a28~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a29~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a29~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a29~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a29~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a29~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a29~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a29~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a29~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a29~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a29~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a29~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a29~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a29~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a29~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a29~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a29~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a29~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a29~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a29~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a29~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|q_b[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a29~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a30~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a30~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a30~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a30~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a30~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a30~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a30~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a30~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a30~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a30~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a30~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a30~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a30~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a30~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a30~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a30~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a30~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a30~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a30~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a30~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|q_b[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a30~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a31~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a31~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a31~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a31~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a31~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a31~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a31~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a31~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a31~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a31~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a31~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a31~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a31~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a31~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a31~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a31~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a31~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a31~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a31~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a31~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|q_b[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|altsyncram_v241:fifo_ram|ram_block5a31~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a0~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a0~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a0~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a0~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a0~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|q_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonDReg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_byte1_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a29~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a29~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a29~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a29~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a29~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a29~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a29~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a29~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a29~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a29~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a29~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a29~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a29~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a29~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a29~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_result[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr13|cntr_hqn:auto_generated|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr13|cntr_hqn:auto_generated|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr13|cntr_hqn:auto_generated|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr13|cntr_hqn:auto_generated|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr13|cntr_hqn:auto_generated|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr13|cntr_hqn:auto_generated|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr16|cntr_stn:auto_generated|counter_reg_bit[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr12|cntr_stn:auto_generated|counter_reg_bit[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr2|cntr_0kn:auto_generated|counter_reg_bit[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr16|cntr_stn:auto_generated|counter_reg_bit[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr12|cntr_stn:auto_generated|counter_reg_bit[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr2|cntr_0kn:auto_generated|counter_reg_bit[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr16|cntr_stn:auto_generated|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr12|cntr_stn:auto_generated|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr2|cntr_0kn:auto_generated|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr16|cntr_stn:auto_generated|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr12|cntr_stn:auto_generated|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr2|cntr_0kn:auto_generated|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr16|cntr_stn:auto_generated|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr12|cntr_stn:auto_generated|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr2|cntr_0kn:auto_generated|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr16|cntr_stn:auto_generated|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr12|cntr_stn:auto_generated|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr2|cntr_0kn:auto_generated|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr16|cntr_stn:auto_generated|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr12|cntr_stn:auto_generated|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr2|cntr_0kn:auto_generated|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr16|cntr_stn:auto_generated|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr12|cntr_stn:auto_generated|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|lpm_counter:cntr2|cntr_0kn:auto_generated|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|phase_step_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|phase_step_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|phase_step_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|phase_step_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|current_phase_step_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|current_phase_step_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|current_phase_step_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|current_phase_step_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|current_phase_step_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|current_phase_step_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|current_phase_step_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|current_phase_step_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|current_phase_step_cnt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|current_phase_step_cnt[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|ps_disable_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|ps_disable_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|ps_disable_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|ps_disable_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|ps_disable_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a22~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a22~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a22~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a22~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a22~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a22~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a22~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a22~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a22~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a22~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a22~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a22~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a22~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a22~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a22~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a28~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a28~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a28~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a28~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a28~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a28~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a28~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a28~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a28~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a28~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a28~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a28~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a28~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a28~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a28~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a27~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a27~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a27~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a27~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a27~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a27~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a27~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a27~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a27~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a27~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a27~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a27~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a27~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a27~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a27~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a25~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a25~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a25~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a25~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a25~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a25~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a25~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a25~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a25~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a25~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a25~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a25~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a25~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a25~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a25~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a24~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a24~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a24~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a24~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a24~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a24~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a24~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a24~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a24~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a24~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a24~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a24~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a24~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a24~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a24~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a23~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a23~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a23~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a23~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a23~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a23~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a23~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a23~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a23~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a23~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a23~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a23~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a23~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a23~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a23~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a26~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a26~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a26~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a26~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a26~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a26~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a26~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a26~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a26~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a26~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a26~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a26~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a26~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a26~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a26~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a22~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a22~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a22~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a22~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a22~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a22~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a22~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a22~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a22~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a22~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a22~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a22~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a22~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a22~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|q_b[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a22~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug|jtag_break,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_shift_rot_result[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a0~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src1[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src2[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src1[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src2[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src1[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src2[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src1[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src2[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src1[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src2[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src1[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src2[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_readdatavalid_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_wait,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_wait,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state.ERASE_STATE_ERROR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_WRITE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|enable_arclk_sync_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|altpll:altpll_inst3|pll_altpll:auto_generated|wire_pll1_phasedone,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_sector_addr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_sector_addr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_sector_addr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state.ERASE_STATE_WAIT_BUSY,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_WAIT_BUSY,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,clock_test:inst30|singl_clk_with_ref_test:LML_CLK_test|cnt_clk0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,clock_test:inst30|singl_clk_with_ref_test:LML_CLK_test|cnt_clk0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,clock_test:inst30|singl_clk_with_ref_test:LML_CLK_test|cnt_clk0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,clock_test:inst30|singl_clk_with_ref_test:LML_CLK_test|cnt_clk0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,clock_test:inst30|singl_clk_with_ref_test:LML_CLK_test|cnt_clk0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,clock_test:inst30|singl_clk_with_ref_test:LML_CLK_test|cnt_clk0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,clock_test:inst30|singl_clk_with_ref_test:LML_CLK_test|cnt_clk0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,clock_test:inst30|singl_clk_with_ref_test:LML_CLK_test|cnt_clk0[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,clock_test:inst30|singl_clk_with_ref_test:LML_CLK_test|cnt_clk0[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,clock_test:inst30|singl_clk_with_ref_test:LML_CLK_test|cnt_clk0[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,clock_test:inst30|singl_clk_with_ref_test:LML_CLK_test|cnt_clk0[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,clock_test:inst30|singl_clk_with_ref_test:LML_CLK_test|cnt_clk0[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,clock_test:inst30|singl_clk_with_ref_test:LML_CLK_test|cnt_clk0[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,clock_test:inst30|singl_clk_with_ref_test:LML_CLK_test|cnt_clk0[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,clock_test:inst30|singl_clk_with_ref_test:LML_CLK_test|cnt_clk0[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_max[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_max[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_max[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_max[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_max[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_max[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_max[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_max[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_max[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_max[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_tx:the_lms_ctr_uart_tx|baud_rate_counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_tx:the_lms_ctr_uart_tx|baud_rate_counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_tx:the_lms_ctr_uart_tx|baud_rate_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_tx:the_lms_ctr_uart_tx|baud_rate_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_tx:the_lms_ctr_uart_tx|baud_rate_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_tx:the_lms_ctr_uart_tx|baud_rate_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_tx:the_lms_ctr_uart_tx|baud_rate_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_tx:the_lms_ctr_uart_tx|baud_rate_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_tx:the_lms_ctr_uart_tx|baud_rate_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sta_condition,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_diff[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_diff[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_diff[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_diff[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_diff[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_diff[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_diff[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_diff[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_diff[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|al,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|busy,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonDReg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a31~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a31~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a31~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a31~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a31~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a31~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a31~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a31~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a31~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a31~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a31~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a31~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a31~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|q_a[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a30~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a30~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a30~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a30~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a30~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a30~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a30~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a30~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a30~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a30~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a30~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a30~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a30~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|q_a[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a29~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a29~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a29~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a29~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a29~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a29~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a29~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a29~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a29~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a29~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a29~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a29~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a29~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|q_a[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a28~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a28~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a28~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a28~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a28~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a28~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a28~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a28~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a28~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a28~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a28~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a28~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a28~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|q_a[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a27~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a27~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a27~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a27~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a27~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a27~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a27~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a27~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a27~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a27~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a27~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a27~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a27~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|q_a[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a30~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a30~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a30~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a30~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a30~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a30~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a30~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a30~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a30~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a30~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a30~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a30~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a30~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a30~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a30~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a30~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a30~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a30~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a30~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a30~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|q_b[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a30~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonDReg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonDReg[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a31~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a31~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a31~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a31~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a31~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a31~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a31~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a31~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a31~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a31~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a31~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a31~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a31~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a31~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a31~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a31~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a31~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a31~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a31~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a31~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|q_b[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a31~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonDReg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a26~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a26~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a26~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a26~porta_bytena_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a26~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a26~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a26~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a26~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a26~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a26~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a26~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a26~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ram_block1a26~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|q_a[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a29~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a29~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a29~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a29~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a29~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a29~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a29~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a29~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a29~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a29~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a29~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a29~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a29~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a29~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a29~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a29~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a29~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a29~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a29~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a29~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|q_b[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|altsyncram_8a61:fifo_ram|ram_block11a29~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,clock_test:inst30|singl_clk_with_ref_test:LML_CLK_test|cnt_clk0_en_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,clock_test:inst30|singl_clk_with_ref_test:LML_CLK_test|cnt_clk0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg|dffs[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg|dffs[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break|break_readreg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break|break_readreg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break|break_readreg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break|break_readreg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break|break_readreg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break|break_readreg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break|break_readreg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break|break_readreg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break|break_readreg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break|break_readreg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg|dffs[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break|break_readreg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|a_graycounter_jg6:rdptr_g1p|sub_parity7a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|a_graycounter_jg6:rdptr_g1p|sub_parity7a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|a_graycounter_jg6:rdptr_g1p|sub_parity7a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|sync_reg:sync_reg0|sync_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|smpl_cmp_en_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break|break_readreg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|baud_rate_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|baud_rate_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|baud_rate_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|baud_rate_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|baud_rate_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|baud_rate_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|baud_rate_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|baud_rate_counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|baud_rate_counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|delayed_unxsync_rxdxx1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|tx_holding_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|MISO_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|tx_holding_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|tx_holding_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|MISO_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|spi_slave_select_holding_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|spi_slave_select_holding_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|spi_slave_select_holding_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|spi_slave_select_holding_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|spi_slave_select_holding_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|spi_slave_select_holding_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|spi_slave_select_holding_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|spi_slave_select_holding_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|spi_slave_select_holding_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|spi_slave_select_holding_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|spi_slave_select_holding_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|spi_slave_select_holding_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|spi_slave_select_holding_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|spi_slave_select_holding_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|spi_slave_select_holding_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|spi_slave_select_holding_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|spi_slave_select_holding_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|ack_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|spi_slave_select_holding_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|spi_slave_select_holding_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|spi_slave_select_holding_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|spi_slave_select_holding_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|spi_slave_select_holding_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|spi_slave_select_holding_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|spi_slave_select_holding_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|spi_slave_select_holding_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|spi_slave_select_holding_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|spi_slave_select_holding_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|spi_slave_select_holding_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|spi_slave_select_holding_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|spi_slave_select_holding_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|spi_slave_select_holding_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|spi_slave_select_holding_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|spi_slave_select_holding_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|spi_slave_select_holding_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|spi_slave_select_holding_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|spi_slave_select_holding_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|spi_slave_select_holding_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|spi_slave_select_holding_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|writedata[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|writedata[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|writedata[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|writedata[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|writedata[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg|dffs[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|a_graycounter_fub:wrptr_g1p|sub_parity10a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|a_graycounter_fub:wrptr_g1p|sub_parity10a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|a_graycounter_fub:wrptr_g1p|sub_parity10a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break|break_readreg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|tx_holding_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|spi_slave_select_holding_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|spi_slave_select_holding_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|spi_slave_select_holding_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|writedata[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|spi_slave_select_holding_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|spi_slave_select_holding_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|spi_slave_select_holding_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|a_graycounter_jg6:rdptr_g1p|parity6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|tx_holding_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug|resetrequest,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|tx_holding_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|config_ctrl:config_ctrl_inst0|state_r.w1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|sync_reg:sync_reg0|sync_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_min[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_min[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_min[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_min[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_min[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_min[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_min[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_min[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_min[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_min[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break|break_readreg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break|break_readreg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|baud_clk_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|do_start_rx,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_tx:the_lms_ctr_uart_tx|baud_clk_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|spi_slave_select_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|spi_slave_select_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|rx_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_regs:the_lms_ctr_uart_regs|tx_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|cr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|tip,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|txr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|ctr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|spi_slave_select_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|spi_slave_select_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|spi_slave_select_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|rx_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_regs:the_lms_ctr_uart_regs|tx_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|ctr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|txr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_timeout,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_sp_pass_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|spi_slave_select_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|rx_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_regs:the_lms_ctr_uart_regs|tx_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|ctr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|txr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_timeout,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_se_pass_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|spi_slave_select_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|spi_slave_select_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|spi_slave_select_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|spi_slave_select_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|rx_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_regs:the_lms_ctr_uart_regs|tx_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|ctr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|txr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|spi_slave_select_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|spi_slave_select_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|spi_slave_select_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|spi_slave_select_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|rx_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_regs:the_lms_ctr_uart_regs|tx_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|spi_slave_select_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|spi_slave_select_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|spi_slave_select_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|rx_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_regs:the_lms_ctr_uart_regs|tx_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|rxack,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|spi_slave_select_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|spi_slave_select_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|spi_slave_select_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|spi_slave_select_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|spi_slave_select_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|spi_slave_select_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_regs:the_lms_ctr_uart_regs|control_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|spi_slave_select_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|spi_slave_select_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|spi_slave_select_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|spi_slave_select_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|spi_slave_select_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|spi_slave_select_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|writedata[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|spi_slave_select_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|spi_slave_select_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|spi_slave_select_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|writedata[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|spi_slave_select_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|spi_slave_select_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|spi_slave_select_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|writedata[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|spi_slave_select_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|spi_slave_select_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|spi_slave_select_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|writedata[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|writedata[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonDReg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|writedata[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonDReg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|writedata[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|byteenable[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|writedata[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|writedata[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonDReg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|writedata[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonDReg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|writedata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|writedata[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonDReg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|byteenable[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|writedata[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonDReg[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break|break_readreg[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonDReg[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break|break_readreg[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonDReg[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break|break_readreg[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonDReg[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break|break_readreg[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break|break_readreg[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonDReg[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break|break_readreg[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonDReg[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break|break_readreg[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug|resetlatch,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonDReg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break|break_readreg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg|dffs[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|txr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|delayed_wrptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|delayed_wrptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|delayed_wrptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|delayed_wrptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|delayed_wrptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|delayed_wrptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|delayed_wrptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|delayed_wrptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|delayed_wrptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|a_graycounter_fub:wrptr_g1p|parity9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonDReg[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break|break_readreg[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break|break_readreg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|tx_holding_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|shift_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|rx_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_regs:the_lms_ctr_uart_regs|control_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_regs:the_lms_ctr_uart_regs|tx_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|ctr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|txr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|spi_slave_select_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|rx_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_regs:the_lms_ctr_uart_regs|tx_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|ctr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|txr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|cr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|spi_slave_select_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|spi_slave_select_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|spi_slave_select_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|spi_slave_select_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|spi_slave_select_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|a_graycounter_jg6:rdptr_g1p|counter5a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|a_graycounter_jg6:rdptr_g1p|counter5a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|a_graycounter_jg6:rdptr_g1p|counter5a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|a_graycounter_jg6:rdptr_g1p|counter5a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|a_graycounter_jg6:rdptr_g1p|counter5a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|a_graycounter_jg6:rdptr_g1p|counter5a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|a_graycounter_jg6:rdptr_g1p|counter5a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|a_graycounter_jg6:rdptr_g1p|counter5a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|a_graycounter_jg6:rdptr_g1p|counter5a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0|fiford_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|shift_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|tx_holding_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|tx_holding_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|shift_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|rdptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|rdptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|rdptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|rdptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|rdptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|rdptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|rdptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|rdptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_utn1:auto_generated|rdptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|config_ctrl:config_ctrl_inst0|state_r.w0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|config_ctrl:config_ctrl_inst0|state_r.idle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|config_ctrl:config_ctrl_inst0|fall_r[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|config_ctrl:config_ctrl_inst0|fall_r[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|reset_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg3|sync_reg0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg3|sync_reg0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg3|sync_reg0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg3|sync_reg0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg3|sync_reg0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg3|sync_reg0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg3|sync_reg0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg3|sync_reg0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg3|sync_reg0[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg3|sync_reg0[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_byteenable[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|writedata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonDReg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|writedata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonDReg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|writedata[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonDReg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|writedata[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|writedata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|writedata[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|writedata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonDReg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break|break_readreg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break|break_readreg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|cr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_tx:the_lms_ctr_uart_tx|do_load_shifter,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|delayed_unxrx_in_processxx3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_tx:the_lms_ctr_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_tx:the_lms_ctr_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_tx:the_lms_ctr_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_tx:the_lms_ctr_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_tx:the_lms_ctr_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_tx:the_lms_ctr_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_tx:the_lms_ctr_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_tx:the_lms_ctr_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_tx:the_lms_ctr_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_tx:the_lms_ctr_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|end_begintransfer,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|endofpacketvalue_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|endofpacketvalue_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|endofpacketvalue_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|endofpacketvalue_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|endofpacketvalue_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|endofpacketvalue_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|endofpacketvalue_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|endofpacketvalue_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|rx_holding_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|rx_holding_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|endofpacketvalue_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|endofpacketvalue_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|rx_holding_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|rx_holding_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|endofpacketvalue_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|endofpacketvalue_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|rx_holding_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|rx_holding_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|endofpacketvalue_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|endofpacketvalue_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|rx_holding_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|rx_holding_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|endofpacketvalue_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|endofpacketvalue_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|rd_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|data_rd_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|endofpacketvalue_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|endofpacketvalue_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|endofpacketvalue_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|endofpacketvalue_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|endofpacketvalue_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|endofpacketvalue_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|endofpacketvalue_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|endofpacketvalue_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|rx_holding_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|rx_holding_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|endofpacketvalue_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|endofpacketvalue_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|rx_holding_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|rx_holding_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|endofpacketvalue_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|endofpacketvalue_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|rx_holding_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|rx_holding_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|endofpacketvalue_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|endofpacketvalue_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|rx_holding_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|rx_holding_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|endofpacketvalue_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|endofpacketvalue_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|rd_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|data_rd_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|endofpacketvalue_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|endofpacketvalue_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|endofpacketvalue_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|endofpacketvalue_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|endofpacketvalue_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|endofpacketvalue_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|endofpacketvalue_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|endofpacketvalue_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|rx_holding_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|rx_holding_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|endofpacketvalue_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|endofpacketvalue_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|rx_holding_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|rx_holding_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|endofpacketvalue_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|endofpacketvalue_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|rx_holding_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|rx_holding_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|endofpacketvalue_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|endofpacketvalue_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|rx_holding_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|rx_holding_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|endofpacketvalue_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|endofpacketvalue_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|rd_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|data_rd_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|byteenable[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|writedata[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonDReg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|data_to_cpu[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|data_to_cpu[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|data_to_cpu[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_lms_ctr_gpio:lms_ctr_gpio|data_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_leds:leds|data_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_regs:the_lms_ctr_uart_regs|readdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|wb_dat_o[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0|status_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|data_to_cpu[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|data_to_cpu[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|data_to_cpu[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_lms_ctr_gpio:lms_ctr_gpio|data_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_leds:leds|data_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_regs:the_lms_ctr_uart_regs|readdata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|wb_dat_o[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|csr_status_w_pass,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|data_to_cpu[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_leds:leds|data_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_regs:the_lms_ctr_uart_regs|readdata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|wb_dat_o[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|csr_status_e_pass,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|data_to_cpu[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|data_to_cpu[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|data_to_cpu[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|data_to_cpu[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_regs:the_lms_ctr_uart_regs|readdata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_leds:leds|data_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|wb_dat_o[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|data_to_cpu[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|data_to_cpu[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|data_to_cpu[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|data_to_cpu[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_regs:the_lms_ctr_uart_regs|readdata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_leds:leds|data_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|wb_dat_o[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|data_to_cpu[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|data_to_cpu[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|data_to_cpu[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_regs:the_lms_ctr_uart_regs|readdata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_leds:leds|data_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|wb_dat_o[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|data_to_cpu[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|data_to_cpu[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|data_to_cpu[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_regs:the_lms_ctr_uart_regs|readdata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|data_to_cpu[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|data_to_cpu[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|data_to_cpu[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_regs:the_lms_ctr_uart_regs|readdata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|data_to_cpu[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|data_to_cpu[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|data_to_cpu[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|data_to_cpu[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|data_to_cpu[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|data_to_cpu[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|data_to_cpu[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|data_to_cpu[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|data_to_cpu[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|data_to_cpu[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|data_to_cpu[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|data_to_cpu[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|data_to_cpu[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|data_to_cpu[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|data_to_cpu[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|readdata[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|readdata[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|readdata[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|readdata[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|readdata[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_byteenable[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|av_readdata_pre[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|av_readdata_pre[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonDReg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break|break_readreg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg|dffs[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|av_readdata_pre[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|av_readdata_pre[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|shift,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|ld,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|txr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|prer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|prer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|prer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|prer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|prer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|prer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|prer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|prer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|prer[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|prer[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|prer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|prer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|prer[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|prer[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|prer[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|prer[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|cr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|cr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|cr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|cr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|sync2_uir,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|sync2_udr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonDReg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break|break_readreg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|tx_holding_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|shift_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|data_to_cpu[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_regs:the_lms_ctr_uart_regs|readdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_leds:leds|data_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|wb_dat_o[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|data_to_cpu[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|data_to_cpu[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0|status_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug|monitor_go,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug|monitor_error,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|data_to_cpu[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_byteenable[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_regs:the_lms_ctr_uart_regs|readdata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_lms_ctr_gpio:lms_ctr_gpio|data_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_leds:leds|data_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_switch:switch|readdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|wb_dat_o[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|data_to_cpu[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|data_to_cpu[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|readdata[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|data_to_cpu[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|data_to_cpu[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|data_to_cpu[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_byteenable[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_early_rst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|av_readdata_pre[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_ctrl_shift_logical,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_ctrl_rot_right,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|shift_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|tx_holding_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|tx_holding_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|shift_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|config_ctrl:config_ctrl_inst0|state_r.s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|reconfig_counter_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|config_ctrl:config_ctrl_inst0|state_r.s0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|idle_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[143],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[131],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[139],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[135],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[140],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[128],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[132],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[136],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[142],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[130],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[134],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[138],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[141],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[129],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[137],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[133],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[127],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[119],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[123],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[79],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[75],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[111],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[99],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[107],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[103],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[95],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[83],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[87],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[91],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[124],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[92],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[108],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[112],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[64],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[96],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[80],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[116],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[68],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[84],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[100],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[120],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[72],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[104],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[88],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[125],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[93],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[113],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[65],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[97],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[81],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[121],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[73],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[105],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[117],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[101],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[126],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[78],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[94],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[110],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[114],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[66],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[98],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[82],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[118],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[86],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[102],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[122],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[74],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[106],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg0[90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg2|sync_reg0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg2|sync_reg0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg2|sync_reg0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg2|sync_reg0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg2|sync_reg0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg2|sync_reg0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg2|sync_reg0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg2|sync_reg0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg2|sync_reg0[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg2|sync_reg0[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|current_state.end_phase,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg1|sync_reg0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg1|sync_reg0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg1|sync_reg0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|sync_reg:sync_reg10|sync_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg3|sync_reg1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg3|sync_reg1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg3|sync_reg1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg3|sync_reg1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg3|sync_reg1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg3|sync_reg1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg3|sync_reg1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg3|sync_reg1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg3|sync_reg1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg3|sync_reg1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|sync_reg:sync_reg6|sync_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|prep_phase_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|prep_phase_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|prep_phase_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|prep_phase_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|current_state.wait_after_ph_shift,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|current_state.wait_pll_lock,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|av_readdata_pre[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|av_readdata_pre[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|av_readdata_pre[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|av_readdata_pre[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|av_readdata_pre[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|av_readdata_pre[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|av_readdata_pre[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|av_readdata_pre[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|av_readdata_pre[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|av_readdata_pre[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|av_readdata_pre[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|av_readdata_pre[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|av_readdata_pre[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|ctr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|writedata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_tx:the_lms_ctr_uart_tx|tx_ready,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_regs:the_lms_ctr_uart_regs|control_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_regs:the_lms_ctr_uart_regs|control_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_regs:the_lms_ctr_uart_regs|control_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|rx_char_ready,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|framing_error,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_regs:the_lms_ctr_uart_regs|control_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_regs:the_lms_ctr_uart_regs|control_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_regs:the_lms_ctr_uart_regs|control_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|rx_overrun,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_rx:the_lms_ctr_uart_rx|break_detect,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_tx:the_lms_ctr_uart_tx|tx_shift_empty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_regs:the_lms_ctr_uart_regs|control_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_regs:the_lms_ctr_uart_regs|control_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_tx:the_lms_ctr_uart_tx|tx_overrun,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|writedata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|iTRDY_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|iROE_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|EOP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|RRDY,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|iRRDY_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|iEOP_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|iTOE_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|ROE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|iE_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|TOE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|writedata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|iTRDY_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|iROE_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|EOP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|RRDY,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|iRRDY_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|iEOP_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|iTOE_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|ROE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|iE_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|TOE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|writedata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|iTRDY_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|iROE_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|EOP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|RRDY,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|iRRDY_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|iEOP_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|iTOE_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|ROE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|iE_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|TOE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_avalon_reg:the_lms_ctr_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_spi_spi_control_port_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_spi_spi_control_port_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_spi_spi_control_port_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lms_ctr_gpio_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_0_avalon_slave_0_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dual_boot_0_avalon_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_spi_spi_control_port_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_spi_spi_control_port_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_spi_spi_control_port_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lms_ctr_gpio_s1_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_0_avalon_slave_0_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dual_boot_0_avalon_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_spi_spi_control_port_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_0_avalon_slave_0_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dual_boot_0_avalon_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_spi_spi_control_port_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_spi_spi_control_port_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_spi_spi_control_port_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_spi_spi_control_port_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_0_avalon_slave_0_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_spi_spi_control_port_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dual_boot_0_avalon_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_spi_spi_control_port_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_spi_spi_control_port_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_spi_spi_control_port_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_0_avalon_slave_0_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dual_boot_0_avalon_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_spi_spi_control_port_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_spi_spi_control_port_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_spi_spi_control_port_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_0_avalon_slave_0_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dual_boot_0_avalon_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_spi_spi_control_port_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_spi_spi_control_port_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_spi_spi_control_port_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dual_boot_0_avalon_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_spi_spi_control_port_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_spi_spi_control_port_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_spi_spi_control_port_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dual_boot_0_avalon_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_spi_spi_control_port_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_spi_spi_control_port_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_spi_spi_control_port_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dual_boot_0_avalon_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_spi_spi_control_port_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_spi_spi_control_port_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_spi_spi_control_port_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dual_boot_0_avalon_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|readdata[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_spi_spi_control_port_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_spi_spi_control_port_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_spi_spi_control_port_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dual_boot_0_avalon_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|readdata[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_spi_spi_control_port_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_spi_spi_control_port_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_spi_spi_control_port_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dual_boot_0_avalon_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|readdata[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_spi_spi_control_port_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_spi_spi_control_port_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_spi_spi_control_port_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dual_boot_0_avalon_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|readdata[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dual_boot_0_avalon_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|readdata[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|readdata[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|av_readdata_pre[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|av_readdata_pre[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|readdata[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|av_readdata_pre[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|av_readdata_pre[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|readdata[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|readdata[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|av_readdata_pre[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|av_readdata_pre[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_alu_result[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_byte3_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|readdata[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|readdata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|readdata[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|readdata[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_busy_scan,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_busy_scan,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg|dffs[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_alu_result[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_byte3_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_ctrl_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|ctr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dscl_oen,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_writedata[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|avfifo:av_fifo_int_0|coe_fifo_rst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|wrptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|wrptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|wrptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|wrptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|wrptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|wrptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|wrptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|wrptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0rn1:auto_generated|wrptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|jtag_rd,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|byteenable[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|address[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|address[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|address[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|address[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|address[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|address[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|address[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|address[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|writedata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_early_rst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|debugaccess,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|jtag_ram_wr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jxuir,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break|break_readreg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|tx_holding_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|shift_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_spi_spi_control_port_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lms_ctr_gpio_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_0_avalon_slave_0_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_spi_spi_control_port_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_spi_spi_control_port_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dual_boot_0_avalon_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|readdata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|readdata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|readdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|readdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_spi_spi_control_port_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lms_ctr_gpio_s1_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_0_avalon_slave_0_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_spi_spi_control_port_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_spi_spi_control_port_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dual_boot_0_avalon_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_ctrl_ld_signed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_spi_spi_control_port_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_spi_spi_control_port_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_spi_spi_control_port_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dual_boot_0_avalon_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_alu_result[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_byte3_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|shift_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|tx_holding_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|tx_holding_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|shift_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|ps_cnt_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|ps_cnt_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|ps_cnt_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|reconfig_init_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|tmp_seq_ena_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|addr_from_rom[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|addr_from_rom[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|addr_from_rom[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|addr_from_rom[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|addr_from_rom[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|addr_from_rom[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|addr_from_rom[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|addr_from_rom[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|rom_init_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[143],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[131],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[139],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[135],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[140],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[128],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[132],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[136],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[142],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[130],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[134],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[138],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[141],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[129],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[137],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[133],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|config_ctrl:config_ctrl_inst0|addr_r[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[127],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[119],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[123],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[79],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[75],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[111],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[99],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[107],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[103],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[95],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[83],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[87],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[91],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[124],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[92],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[108],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[112],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[64],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[96],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[80],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[116],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[68],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[84],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[100],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[120],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[72],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[104],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[88],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|config_ctrl:config_ctrl_inst0|addr_r[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[125],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[93],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[113],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[65],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[97],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[81],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[121],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[73],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[105],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[117],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[101],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|config_ctrl:config_ctrl_inst0|addr_r[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[126],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[78],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[94],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[110],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[114],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[66],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[98],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[82],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|config_ctrl:config_ctrl_inst0|addr_r[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[118],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[86],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[102],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|config_ctrl:config_ctrl_inst0|addr_r[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[122],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[74],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|config_ctrl:config_ctrl_inst0|addr_r[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[106],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|config_ctrl:config_ctrl_inst0|addr_r[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg0|sync_reg1[90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|config_ctrl:config_ctrl_inst0|addr_r[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg2|sync_reg1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|ps_ctrl_phase_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg2|sync_reg1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|ps_ctrl_phase_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg2|sync_reg1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|ps_ctrl_phase_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg2|sync_reg1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|ps_ctrl_phase_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg2|sync_reg1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|ps_ctrl_phase_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg2|sync_reg1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|ps_ctrl_phase_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg2|sync_reg1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|ps_ctrl_phase_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg2|sync_reg1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|ps_ctrl_phase_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg2|sync_reg1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|ps_ctrl_phase_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg2|sync_reg1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|ps_ctrl_phase_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|current_state.idle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|current_state.check_phase_done,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|current_state.ph_shift,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|sync_reg:sync_reg2|sync_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|ps_updwn_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg1|sync_reg1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg1|sync_reg1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|bus_sync_reg:bus_sync_reg1|sync_reg1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|ps_en_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|sync_reg:sync_reg10|sync_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|ps_step_size_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|ps_step_size_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|ps_step_size_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|ps_step_size_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|ps_step_size_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|ps_step_size_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|ps_step_size_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|ps_step_size_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|ps_step_size_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|ps_step_size_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|sync_reg:sync_reg6|sync_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|current_state.min_found,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|current_state.idle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|current_state.prep_phase,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|current_state.max_found,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|current_state.check_cmp_status,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|sync_reg:sync_reg5|sync_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|ps_en_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|current_state.idle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|ps_ctrl_busy_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|sync_reg:sync_reg4|sync_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|busy_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|ps_status_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_alu_result[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_byte3_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_alu_result[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_byte3_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_alu_result[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_byte3_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_alu_result[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_byte3_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_alu_result[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_alu_result[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_byte3_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_alu_result[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|readdata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|readdata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|readdata[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|readdata[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|readdata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|readdata[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|readdata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_avalon_reg:the_lms_ctr_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug|break_on_reset,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_ctrl_wrctl_inst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_bstatus_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_estatus_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_avalon_reg:the_lms_ctr_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_ienable_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_avalon_reg:the_lms_ctr_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_uart:uart|lms_ctr_uart_regs:the_lms_ctr_uart_regs|irq,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_ienable_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_avalon_reg:the_lms_ctr_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_ienable_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|irq_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_avalon_reg:the_lms_ctr_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_ienable_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|irq_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_avalon_reg:the_lms_ctr_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_ienable_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|irq_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|readdata[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_alu_result[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_control_rd_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_byte0_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_control_rd_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_byte0_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_control_rd_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_byte0_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_byte0_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_byte0_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_byte0_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|D_iw[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|D_iw[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|D_iw[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|D_iw[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|D_iw[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|D_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonAReg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonAReg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonAReg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonAReg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonAReg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonAReg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonAReg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonAReg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonAReg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg|dffs[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_ctrl_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_txd,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug|monitor_ready,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|jtag_rd_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|enable_action_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|ir[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|ir[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk|jdo[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break|break_readreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|tx_holding_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|shift_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|spi_slave_select_holding_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_alu_result[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_control_rd_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_byte0_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_control_rd_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_byte0_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|D_iw[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_dst_regnum[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_dst_regnum[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_dst_regnum[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_dst_regnum[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_dst_regnum[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_wr_dst_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|shift_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|tx_holding_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|tx_holding_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|shift_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|altpll:altpll_inst3|pll_altpll:auto_generated|pll_internal_phasestep_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|altpll:altpll_inst3|pll_altpll:auto_generated|pll_cntr:phasestep_counter|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|altpll:altpll_inst3|pll_altpll:auto_generated|pll_cntr:phasestep_counter|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|cnt_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|cnt_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|cnt_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|configupdate2_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|C4_ena_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|C3_ena_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|C2_ena_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|C1_ena_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|C0_ena_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|reconfig_seq_ena_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|addr_from_rom2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|addr_from_rom2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|addr_from_rom2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|addr_from_rom2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|addr_from_rom2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|addr_from_rom2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|addr_from_rom2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|addr_from_rom2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|rom_second_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|rom_first_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|config_ctrl:config_ctrl_inst0|q_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|rom_second_last_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|rom_last_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|rom_data_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|phase_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|phase_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|phase_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|phase_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|phase_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|phase_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|phase_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|phase_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|phase_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|phase_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|current_state.check_phase_step,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|en_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|ps_ctrl_en_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|sync_reg:sync_reg2|sync_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|ps_ctrl_updwn_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|areset_init_state_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|current_state.rst_pll,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|find_min,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_max_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_max_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_max_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_max_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_max_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_max_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_max_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_max_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_max_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|step_cnt_max_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|current_state.check_max_steps,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|find_max,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|current_state.cmp_smpls,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|sync_reg:sync_reg5|sync_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|sync_reg:sync_reg9|sync_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|sync_reg:sync_reg1|sync_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|current_state.check_mode,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|ps_done_reg_manual_mode,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|sync_reg:sync_reg4|sync_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|current_state.ps_disable,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_ADDR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|wait_for_one_post_bret_inst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|hbreak_pending,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|hbreak_enabled,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_status_reg_pie,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_ipending_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_ipending_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_ipending_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_ipending_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_ipending_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|csr_status_r_pass,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_ctrl_shift_rot_right,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dual_boot_0_avalon_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:av_fifo_int_0_avalon_slave_0_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_spi_spi_control_port_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_0_avalon_slave_0_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_spi_spi_control_port_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_spi_spi_control_port_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|D_iw[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|D_iw[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|D_iw[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_ctrl_src_imm5_shift_rot,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|D_iw[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|D_iw[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|D_iw[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|D_iw[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_ctrl_retaddr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_ctrl_jmp_direct,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|D_iw[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_ctrl_hi_imm16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_ctrl_unsigned_lo_imm16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_ctrl_force_src2_zero,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_src2_use_imm,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|D_iw[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_compare_op[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src1[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src1[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_invert_arith_src_msb,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src2[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_compare_op[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|D_iw[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|D_iw[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|D_iw[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|D_iw[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|read,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|address[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|write,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|lms_ctr_mm_interconnect_0_cmd_mux_005:cmd_mux_006|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|lms_ctr_mm_interconnect_0_cmd_mux_005:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|lms_ctr_mm_interconnect_0_cmd_mux_005:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][82],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][82],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_aligning_data,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_align_cycle[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_align_cycle[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|av_ld_waiting_for_data,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_valid_from_R,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg|dffs[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_readdata_ready,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_ardin_align_backup_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_ardin_align_backup_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|data_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|data_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_input_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_READY,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|MonDReg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break|break_readreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|tx_holding_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|shift_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|data_wr_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|spi_slave_select_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lms_ctr_gpio_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|D_iw[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|D_iw[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|D_iw[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|D_iw[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|D_iw[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src1[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|shift_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|tx_holding_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|data_wr_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|data_wr_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|tx_holding_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|shift_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|altpll:altpll_inst3|pll_altpll:auto_generated|pll_cntr1:pll_internal_phasestep|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|altpll:altpll_inst3|pll_altpll:auto_generated|pll_cntr1:pll_internal_phasestep|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|altpll:altpll_inst3|pll_altpll:auto_generated|pll_cntr1:pll_internal_phasestep|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|altpll:altpll_inst3|pll_altpll:auto_generated|phasedone_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|configupdate3_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|configupdate_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|C4_data_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|C3_data_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|C2_data_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|C1_data_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|C0_data_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|reconfig_seq_data_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|reconfig_post_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|current_state.phase_step,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|updown_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|reconfig_wait_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_reconfig_module:pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component|areset_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|pll_reset_req_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|current_state.end_srch,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|sync_reg:sync_reg9|sync_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|sync_reg:sync_reg1|sync_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|current_state.ps_enable,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_writedata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_writedata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_writedata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_writedata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_writedata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_writedata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_writedata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_writedata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_writedata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_writedata[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_writedata[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_writedata[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_writedata[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_writedata[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_writedata[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_writedata[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_writedata[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_writedata[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_writedata[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_writedata[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_writedata[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|csr_status_busy[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|csr_status_busy[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src1[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src1[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src1[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src1[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src1[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src1[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src1[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|D_iw[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|D_iw[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|D_iw[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|D_iw[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|D_iw[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|D_iw[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|D_iw[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|D_iw[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_ctrl_custom,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_logic_op[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_logic_op[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_ctrl_logic,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_ctrl_shift_rot,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_ctrl_br_cmp,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_ctrl_rd_ctl_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_ctrl_ld,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dual_boot_0_avalon_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dual_boot_0_avalon_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dual_boot_0_avalon_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|reset_n_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:av_fifo_int_0_avalon_slave_0_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_spi_spi_control_port_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_spi_spi_control_port_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_spi_spi_control_port_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_0_avalon_slave_0_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|wb_ack_o,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|lms_ctr_mm_interconnect_0_cmd_mux_005:cmd_mux_006|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_spi_spi_control_port_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_spi_spi_control_port_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_spi_spi_control_port_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_spi_spi_control_port_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_spi_spi_control_port_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_spi_spi_control_port_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator|end_begintransfer,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lms_ctr_gpio_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_0_avalon_slave_0_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dual_boot_0_avalon_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_spi_spi_control_port_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_spi_spi_control_port_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_spi_spi_control_port_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_new_inst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_ctrl_exception,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src2[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src2[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src2[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src2[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src2[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src2[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src2[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_src2[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|E_alu_sub,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_ctrl_br,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_cmp_result,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_ctrl_br_uncond,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_ctrl_uncond_cti_non_br,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|F_pc[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|F_pc[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|F_pc[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|F_pc[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|F_pc[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|F_pc[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|F_pc[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|F_pc[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|F_pc[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|R_ctrl_break,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent|hold_waitrequest,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|waitrequest,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|lms_ctr_mm_interconnect_0_cmd_mux_005:cmd_mux_006|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][82],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][82],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|lms_ctr_mm_interconnect_0_cmd_mux_005:cmd_mux_005|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_wait_neg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_wait_neg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|lms_ctr_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|lms_ctr_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_CLEAR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|is_sector3_writable_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|is_sector2_writable_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|is_sector5_writable_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|is_sector4_writable_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state.ERASE_STATE_ADDR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state.ERASE_STATE_RESET,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_ADDR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg|dffs[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_drshft_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_drclk_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_drclk_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_read_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_FINAL,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|reset_n_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|sync_reg:sync_reg7|sync_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|tx_holding_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|shift_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|slowcount[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|state[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|state[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|state[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|state[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|state[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|wr_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|tx_holding_primed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|spi_slave_select_holding_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lms_ctr_gpio_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lms_ctr_gpio_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lms_ctr_gpio_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_writedata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|state[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|state[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|state[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|state[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|state[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|wr_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|spi_slave_select_holding_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|transaction_primed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|state[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_writedata[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_alu_result[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|wr_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|spi_slave_select_holding_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|tx_holding_primed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|slowcount[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|state[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|state[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|state[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|state[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|shift_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|tx_holding_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|tx_holding_primed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|slowcount[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|tx_holding_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|shift_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|SCLK_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|altpll:altpll_inst3|pll_altpll:auto_generated|internal_phasestep,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|ps_done_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|inst1_ps_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_erase_state[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_erase_state[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_se_neg_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state.ERASE_STATE_IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_alu_result[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_alu_result[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_alu_result[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_alu_result[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_alu_result[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_alu_result[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_alu_result[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_alu_result[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_alu_result[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_alu_result[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_alu_result[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_alu_result[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_alu_result[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_alu_result[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_alu_result[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_alu_result[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_alu_result[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_alu_result[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|W_alu_result[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator|read_accepted,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator|write_accepted,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_read,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|d_write,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|lms_ctr_mm_interconnect_0_cmd_mux_005:cmd_mux_005|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|F_pc[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|F_pc[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|F_pc[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|F_pc[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|F_pc[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|F_pc[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|F_pc[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|F_pc[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|F_pc[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|F_pc[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|F_pc[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_instruction_master_translator|read_accepted,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|i_read,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_mm_interconnect_0:mm_interconnect_0|lms_ctr_mm_interconnect_0_cmd_mux_005:cmd_mux_005|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state.ERASE_STATE_WAIT_DONE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_WAIT_DONE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_drdin_neg_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_drshft_neg_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|sync_reg:sync_reg7|sync_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|shift_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|SCLK_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|SSO_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|transmitting,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|stateZero,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_flash_spi:flash_spi|spi_slave_select_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_lms_ctr_gpio:lms_ctr_gpio|data_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|SSO_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|transmitting,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|delayCounter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|delayCounter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|delayCounter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|spi_slave_select_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_dac_spi:dac_spi|shift_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|lms_ctr_fpga_spi:fpga_spi|shift_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|pll_phasedone_neg_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|time_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|time_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|time_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|time_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|time_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|time_count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|time_count[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|time_count[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|time_count[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|time_count[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|time_count[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|time_count[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|time_count[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|time_count[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|time_count[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|time_count[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|time_count[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|time_count[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|time_count[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|time_count[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|time_count[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|time_count[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|time_count[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|time_count[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|time_count[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|time_count[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|time_count[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|time_count[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|time_count[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|time_count[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|time_count[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|time_count[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,pll_top:inst7|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|pll_phasedone_pos_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,clock_test:inst30|singl_clk_with_ref_test:LML_CLK_test|cnt_clk0[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,clock_test:inst30|singl_clk_with_ref_test:LML_CLK_test|cnt_clk0[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,clock_test:inst30|singl_clk_with_ref_test:LML_CLK_test|cnt_clk0[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,clock_test:inst30|singl_clk_with_ref_test:LML_CLK_test|cnt_clk0[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,clock_test:inst30|singl_clk_with_ref_test:LML_CLK_test|cnt_clk0[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,clock_test:inst30|singl_clk_with_ref_test:LML_CLK_test|cnt_clk0[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,clock_test:inst30|singl_clk_with_ref_test:LML_CLK_test|cnt_clk0[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,clock_test:inst30|singl_clk_with_ref_test:LML_CLK_test|cnt_clk0[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg|dffs[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg|dffs[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg|dffs[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg|dffs[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg|dffs[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg|dffs[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg|dffs[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg|dffs[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg|dffs[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg|dffs[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg|dffs[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg|dffs[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg|dffs[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,clock_test:inst30|singl_clk_with_ref_test:LML_CLK_test|cnt_clk0_en_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg|dffs[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMK_CLK,nios_cpu:inst10|lms_ctr:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg|dffs[7],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,LMK_CLK,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,FT_CLK,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,LMS_MCLK2,pll_top:inst7|altpll:altpll_inst3|pll_altpll:auto_generated|wire_pll1_locked,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,LMS_MCLK2,Global Clock,
IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,PASS,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,INAPPLICABLE,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_UNAVAILABLE_LOC,PASS,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,PASS,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_OCT_VALUE,PASS,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,PASS,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,PASS,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OCT_VALUE,PASS,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,PASS,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,PASS,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,PASS,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,PASS,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,0 such failures found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for One I/O,On Chip Termination and Slew Rate should not be used at the same time.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,CURRENT_DENSITY_FOR_CONSECUTIVE_IO_NOT_EXCEED_CURRENT_VALUE,PASS,IO_000033,Electromigration Checks,Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os.,Critical,0 such failures found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,INAPPLICABLE,IO_000034,SI Related Distance Checks,Single-ended outputs should be 5 LAB row(s) away from a differential I/O.,High,No Differential I/O Standard assignments found.,,I/O,,
IO_RULES,MAX_20_OUTPUTS_ALLOWED_IN_VREFGROUP,INAPPLICABLE,IO_000042,SI Related SSO Limit Checks,No more than 20 outputs are allowed in a VREF group when VREF is being read from.,High,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,DEV_IO_RULE_OCT_DISCLAIMER,,,,,,,,,,
IO_RULES_MATRIX,Pin/Rules,IO_000001;IO_000002;IO_000003;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000009;IO_000010;IO_000011;IO_000012;IO_000013;IO_000014;IO_000015;IO_000018;IO_000019;IO_000020;IO_000021;IO_000022;IO_000023;IO_000024;IO_000026;IO_000027;IO_000045;IO_000046;IO_000047;IO_000033;IO_000034;IO_000042,
IO_RULES_MATRIX,Total Pass,117;51;117;0;0;121;117;0;121;121;21;10;0;7;69;21;10;69;7;0;4;10;31;0;0;0;0;121;0;0,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Inapplicable,4;70;4;121;121;0;4;121;0;0;100;111;121;114;52;100;111;52;114;121;117;111;90;121;121;121;121;0;121;121,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,FPGA_LED_G,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_MCLK1,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_WRn,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FPGA_SPI_SCLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FPGA_SPI_MOSI,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FPGA_SPI_LMS_SS,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FPGA_SPI_DAC_SS,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_RESET,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_ENABLE_IQSEL1,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FPGA_LED_R,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_CORE_LDO_EN,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_TXEN,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_RXEN,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_TXNRX1,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_TXNRX2,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FAN_CTRL,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_FCLK1,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_FCLK2,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,TX_LB_AT,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,TX_LB_SH,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,RFSW_RX_V1,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,RFSW_RX_V2,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,RFSW_TX_V1,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,RFSW_TX_V2,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FPGA_QSPI_FLASH_SS,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FPGA_QSPI_SCLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FPGA_QSPI_IO0,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FPGA_QSPI_IO2,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FPGA_QSPI_IO3,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_DIQ1[11],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_DIQ1[10],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_DIQ1[9],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_DIQ1[8],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_DIQ1[7],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_DIQ1[6],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_DIQ1[5],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_DIQ1[4],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_DIQ1[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_DIQ1[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_DIQ1[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_DIQ1[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FPGA_EGPIO[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FPGA_EGPIO[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_BE[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_BE[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_BE[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_BE[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_D[31],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_D[30],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_D[29],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_D[28],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_D[27],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_D[26],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_D[25],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_D[24],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_D[23],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_D[22],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_D[21],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_D[20],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_D[19],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_D[18],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_D[17],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_D[16],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_D[15],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_D[14],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_D[13],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_D[12],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_D[11],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_D[10],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_D[9],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_D[8],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_D[7],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_D[6],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_D[5],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_D[4],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_D[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_D[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_D[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_D[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FPGA_GPIO[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FPGA_GPIO[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FPGA_GPIO[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FPGA_GPIO[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FPGA_GPIO[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FPGA_GPIO[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FPGA_GPIO[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FPGA_GPIO[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FPGA_I2C_SCL,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FPGA_I2C_SDA,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LM75_OS,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMK_CLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HW_VER[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_RXFn,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_CLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_MCLK2,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FT_TXEn,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FPGA_QSPI_IO1,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FPGA_SPI_MISO,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_ENABLE_IQSEL2,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_DIQ2_D[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_DIQ2_D[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_DIQ2_D[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_DIQ2_D[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_DIQ2_D[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_DIQ2_D[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_DIQ2_D[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_DIQ2_D[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_DIQ2_D[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_DIQ2_D[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_DIQ2_D[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LMS_DIQ2_D[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,BOM_VER[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HW_VER[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HW_VER[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HW_VER[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,BOM_VER[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,BOM_VER[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tms,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tck,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tdi,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tdo,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_SUMMARY,Total I/O Rules,30,
IO_RULES_SUMMARY,Number of I/O Rules Passed,19,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,11,
