#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jan 14 16:07:35 2025
# Process ID: 20132
# Current directory: D:/FPGA_Learning_Journey/Pro/VGA/project/project_1.runs/synth_1
# Command line: vivado.exe -log vga_clk_gen.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_clk_gen.tcl
# Log file: D:/FPGA_Learning_Journey/Pro/VGA/project/project_1.runs/synth_1/vga_clk_gen.vds
# Journal file: D:/FPGA_Learning_Journey/Pro/VGA/project/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source vga_clk_gen.tcl -notrace
