<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : caltiming2</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : caltiming2</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r.html">Component : ALT_IO48_HMC_MMR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[5:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG</a> </td></tr>
<tr>
<td align="left">[11:6] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH</a> </td></tr>
<tr>
<td align="left">[17:12] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID</a> </td></tr>
<tr>
<td align="left">[23:18] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR</a> </td></tr>
<tr>
<td align="left">[29:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP</a> </td></tr>
<tr>
<td align="left">[31:30] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_t_param_rd_to_wr_diff_bg </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpcc9e30360677fe08defc9dda995e5234"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG"></a></p>
<p>Read to write command timing on different bank groups</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga8d33fa50b89778f3ea47968a038db44f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ga8d33fa50b89778f3ea47968a038db44f">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga8d33fa50b89778f3ea47968a038db44f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcfc738416bd329b6fc4fcd3ea6141dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#gafcfc738416bd329b6fc4fcd3ea6141dd">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gafcfc738416bd329b6fc4fcd3ea6141dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf66b2164175188d8e95b6c3e9a9b5d13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#gaf66b2164175188d8e95b6c3e9a9b5d13">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gaf66b2164175188d8e95b6c3e9a9b5d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae262da3eeaf2f01cefbbd60d7030a104"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#gae262da3eeaf2f01cefbbd60d7030a104">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG_SET_MSK</a>&#160;&#160;&#160;0x0000003f</td></tr>
<tr class="separator:gae262da3eeaf2f01cefbbd60d7030a104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac1efe3cbd025f901a7e0bf948f31774"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#gaac1efe3cbd025f901a7e0bf948f31774">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG_CLR_MSK</a>&#160;&#160;&#160;0xffffffc0</td></tr>
<tr class="separator:gaac1efe3cbd025f901a7e0bf948f31774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43b514540ca4c5ddc96ab79c381fa568"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ga43b514540ca4c5ddc96ab79c381fa568">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga43b514540ca4c5ddc96ab79c381fa568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfd2197579416ed0cdc9f1f7ebbf1904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#gacfd2197579416ed0cdc9f1f7ebbf1904">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000003f) &gt;&gt; 0)</td></tr>
<tr class="separator:gacfd2197579416ed0cdc9f1f7ebbf1904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc54437b45e26b4d2d6a854f96f7152a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#gacc54437b45e26b4d2d6a854f96f7152a">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000003f)</td></tr>
<tr class="separator:gacc54437b45e26b4d2d6a854f96f7152a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_t_param_rd_to_pch </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp88da3df91f1770f98a5ccc7260aa7994"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH"></a></p>
<p>Read to precharge command timing</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5e7d5ce57772db6c4e722aebd6771831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ga5e7d5ce57772db6c4e722aebd6771831">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga5e7d5ce57772db6c4e722aebd6771831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac622b25d6b0048a862c947bd48e27783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#gac622b25d6b0048a862c947bd48e27783">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH_MSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gac622b25d6b0048a862c947bd48e27783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc8db09ed60faf5c2fed73393eb23dd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#gabc8db09ed60faf5c2fed73393eb23dd8">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gabc8db09ed60faf5c2fed73393eb23dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b514ab07e62aa485cc472414df475b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ga5b514ab07e62aa485cc472414df475b9">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH_SET_MSK</a>&#160;&#160;&#160;0x00000fc0</td></tr>
<tr class="separator:ga5b514ab07e62aa485cc472414df475b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6f0e410e0fbe2531fb718c6b3e43693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#gae6f0e410e0fbe2531fb718c6b3e43693">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH_CLR_MSK</a>&#160;&#160;&#160;0xfffff03f</td></tr>
<tr class="separator:gae6f0e410e0fbe2531fb718c6b3e43693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad90b70f0ae270d5fc8b0624c7283c480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#gad90b70f0ae270d5fc8b0624c7283c480">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gad90b70f0ae270d5fc8b0624c7283c480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67f5c931b1139114fe249d2f98adeb6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ga67f5c931b1139114fe249d2f98adeb6b">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000fc0) &gt;&gt; 6)</td></tr>
<tr class="separator:ga67f5c931b1139114fe249d2f98adeb6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga938371257203a7b4bd9185189262fbd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ga938371257203a7b4bd9185189262fbd0">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000fc0)</td></tr>
<tr class="separator:ga938371257203a7b4bd9185189262fbd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_t_param_rd_ap_to_valid </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd084ca4d199d96cccd8980edee5db3a5"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID"></a></p>
<p>Read command with autoprecharge to data valid timing</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga581ef8ef33ab0ce6053e947354da0f04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ga581ef8ef33ab0ce6053e947354da0f04">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID_LSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga581ef8ef33ab0ce6053e947354da0f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ab693c2cf2ae8da8015c5728eab6e4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ga9ab693c2cf2ae8da8015c5728eab6e4a">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID_MSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga9ab693c2cf2ae8da8015c5728eab6e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9bbf58f5c2dfc8e866ad4b634bb477f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#gac9bbf58f5c2dfc8e866ad4b634bb477f">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gac9bbf58f5c2dfc8e866ad4b634bb477f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cf193969397de05d8f78855eecc84ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ga7cf193969397de05d8f78855eecc84ed">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID_SET_MSK</a>&#160;&#160;&#160;0x0003f000</td></tr>
<tr class="separator:ga7cf193969397de05d8f78855eecc84ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c670377132c5d54535e4d936447dd26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ga3c670377132c5d54535e4d936447dd26">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID_CLR_MSK</a>&#160;&#160;&#160;0xfffc0fff</td></tr>
<tr class="separator:ga3c670377132c5d54535e4d936447dd26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd2a149d8621370559271aed89d50f71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#gafd2a149d8621370559271aed89d50f71">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gafd2a149d8621370559271aed89d50f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89845e8a581cc9965703b04bb0471bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ga89845e8a581cc9965703b04bb0471bfc">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0003f000) &gt;&gt; 12)</td></tr>
<tr class="separator:ga89845e8a581cc9965703b04bb0471bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e8e63fdc5bf809272201bf0906893b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ga4e8e63fdc5bf809272201bf0906893b9">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x0003f000)</td></tr>
<tr class="separator:ga4e8e63fdc5bf809272201bf0906893b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_t_param_wr_to_wr </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd5851576271e350ec9d89fa0c4d9faca"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR"></a></p>
<p>Write to write command timing on same bank.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gac979f728c84085698a35e247f1abb655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#gac979f728c84085698a35e247f1abb655">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_LSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:gac979f728c84085698a35e247f1abb655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga124654625b8e37803820326b5c44624c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ga124654625b8e37803820326b5c44624c">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_MSB</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:ga124654625b8e37803820326b5c44624c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8641123c5be5043424e7db250ccb527e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ga8641123c5be5043424e7db250ccb527e">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga8641123c5be5043424e7db250ccb527e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3b5879329e1c68066691d9a117f9162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#gad3b5879329e1c68066691d9a117f9162">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_SET_MSK</a>&#160;&#160;&#160;0x00fc0000</td></tr>
<tr class="separator:gad3b5879329e1c68066691d9a117f9162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga822430e322703b63369d9d97ab0c3b59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ga822430e322703b63369d9d97ab0c3b59">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_CLR_MSK</a>&#160;&#160;&#160;0xff03ffff</td></tr>
<tr class="separator:ga822430e322703b63369d9d97ab0c3b59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa284a1e45c0e0330938c40ce24605249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#gaa284a1e45c0e0330938c40ce24605249">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa284a1e45c0e0330938c40ce24605249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50d5b04d861ac89d3b4071b75b6fca7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ga50d5b04d861ac89d3b4071b75b6fca7f">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00fc0000) &gt;&gt; 18)</td></tr>
<tr class="separator:ga50d5b04d861ac89d3b4071b75b6fca7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c0cf9aee424fcf47a4a094a40feefb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ga01c0cf9aee424fcf47a4a094a40feefb">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 18) &amp; 0x00fc0000)</td></tr>
<tr class="separator:ga01c0cf9aee424fcf47a4a094a40feefb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_t_param_wr_to_wr_diff_chip </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2e140b2ad58e6eb521425288aff3e4b6"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP"></a></p>
<p>Write to write command timing on different chips.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaafcc705070e65260e7694fc51a5706d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#gaafcc705070e65260e7694fc51a5706d2">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gaafcc705070e65260e7694fc51a5706d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga639d14ad02e4deb187fcd3c44376c320"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ga639d14ad02e4deb187fcd3c44376c320">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP_MSB</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:ga639d14ad02e4deb187fcd3c44376c320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga864cc68ed2008087950676cd0427a67c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ga864cc68ed2008087950676cd0427a67c">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga864cc68ed2008087950676cd0427a67c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fe3a3c95d879d37fcd967cec4b05803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ga6fe3a3c95d879d37fcd967cec4b05803">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP_SET_MSK</a>&#160;&#160;&#160;0x3f000000</td></tr>
<tr class="separator:ga6fe3a3c95d879d37fcd967cec4b05803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f2a93ce5883fca68443bc13c3b7769d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ga0f2a93ce5883fca68443bc13c3b7769d">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP_CLR_MSK</a>&#160;&#160;&#160;0xc0ffffff</td></tr>
<tr class="separator:ga0f2a93ce5883fca68443bc13c3b7769d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa44676e955f0b4c20e714e6856f1ebf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#gaa44676e955f0b4c20e714e6856f1ebf0">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa44676e955f0b4c20e714e6856f1ebf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8378d273813b911284f4a6fd9f4fedbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ga8378d273813b911284f4a6fd9f4fedbb">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x3f000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga8378d273813b911284f4a6fd9f4fedbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga644576f08d82b4768d77d696b77dcad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ga644576f08d82b4768d77d696b77dcad8">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x3f000000)</td></tr>
<tr class="separator:ga644576f08d82b4768d77d696b77dcad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#struct_a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2__s">ALT_IO48_HMC_MMR_CALTIMING2_s</a></td></tr>
<tr class="separator:struct_a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaad2dd2ae82847e21abfd343a8f4045b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#gaad2dd2ae82847e21abfd343a8f4045b9">ALT_IO48_HMC_MMR_CALTIMING2_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaad2dd2ae82847e21abfd343a8f4045b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aaa94c1adc74650591690ef4f9647a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ga2aaa94c1adc74650591690ef4f9647a1">ALT_IO48_HMC_MMR_CALTIMING2_OFST</a>&#160;&#160;&#160;0x84</td></tr>
<tr class="separator:ga2aaa94c1adc74650591690ef4f9647a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga24270a44adc133572c3b97daa85ee7b8"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#struct_a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2__s">ALT_IO48_HMC_MMR_CALTIMING2_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ga24270a44adc133572c3b97daa85ee7b8">ALT_IO48_HMC_MMR_CALTIMING2_t</a></td></tr>
<tr class="separator:ga24270a44adc133572c3b97daa85ee7b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2__s" id="struct_a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_IO48_HMC_MMR_CALTIMING2_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html">ALT_IO48_HMC_MMR_CALTIMING2</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a03441ce7989c53991598cd288b0e9f29"></a>uint32_t</td>
<td class="fieldname">
cfg_t_param_rd_to_wr_diff_bg: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5e04714875d7d73867b5b3840d6b6a84"></a>uint32_t</td>
<td class="fieldname">
cfg_t_param_rd_to_pch: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a916930e9506ad75485361be568f3f8af"></a>uint32_t</td>
<td class="fieldname">
cfg_t_param_rd_ap_to_valid: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a34505b85921cb7067f727aa0009ce8a6"></a>uint32_t</td>
<td class="fieldname">
cfg_t_param_wr_to_wr: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="adff04e16fda1779a081ef13ecf33cd47"></a>uint32_t</td>
<td class="fieldname">
cfg_t_param_wr_to_wr_diff_chip: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9febbcd088fe4778056cde36a51df4ff"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga8d33fa50b89778f3ea47968a038db44f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafcfc738416bd329b6fc4fcd3ea6141dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf66b2164175188d8e95b6c3e9a9b5d13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae262da3eeaf2f01cefbbd60d7030a104"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG_SET_MSK&#160;&#160;&#160;0x0000003f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaac1efe3cbd025f901a7e0bf948f31774"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG_CLR_MSK&#160;&#160;&#160;0xffffffc0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga43b514540ca4c5ddc96ab79c381fa568"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacfd2197579416ed0cdc9f1f7ebbf1904"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000003f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gacc54437b45e26b4d2d6a854f96f7152a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000003f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_WR_DIFF_BG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5e7d5ce57772db6c4e722aebd6771831"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac622b25d6b0048a862c947bd48e27783"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH_MSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabc8db09ed60faf5c2fed73393eb23dd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5b514ab07e62aa485cc472414df475b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH_SET_MSK&#160;&#160;&#160;0x00000fc0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae6f0e410e0fbe2531fb718c6b3e43693"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH_CLR_MSK&#160;&#160;&#160;0xfffff03f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad90b70f0ae270d5fc8b0624c7283c480"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga67f5c931b1139114fe249d2f98adeb6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000fc0) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga938371257203a7b4bd9185189262fbd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000fc0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_TO_PCH</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga581ef8ef33ab0ce6053e947354da0f04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID_LSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9ab693c2cf2ae8da8015c5728eab6e4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID_MSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac9bbf58f5c2dfc8e866ad4b634bb477f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7cf193969397de05d8f78855eecc84ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID_SET_MSK&#160;&#160;&#160;0x0003f000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3c670377132c5d54535e4d936447dd26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID_CLR_MSK&#160;&#160;&#160;0xfffc0fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafd2a149d8621370559271aed89d50f71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga89845e8a581cc9965703b04bb0471bfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0003f000) &gt;&gt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga4e8e63fdc5bf809272201bf0906893b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x0003f000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_RD_AP_TO_VALID</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac979f728c84085698a35e247f1abb655"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_LSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga124654625b8e37803820326b5c44624c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_MSB&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8641123c5be5043424e7db250ccb527e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad3b5879329e1c68066691d9a117f9162"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_SET_MSK&#160;&#160;&#160;0x00fc0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga822430e322703b63369d9d97ab0c3b59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_CLR_MSK&#160;&#160;&#160;0xff03ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa284a1e45c0e0330938c40ce24605249"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga50d5b04d861ac89d3b4071b75b6fca7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00fc0000) &gt;&gt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga01c0cf9aee424fcf47a4a094a40feefb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 18) &amp; 0x00fc0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaafcc705070e65260e7694fc51a5706d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga639d14ad02e4deb187fcd3c44376c320"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP_MSB&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga864cc68ed2008087950676cd0427a67c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6fe3a3c95d879d37fcd967cec4b05803"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP_SET_MSK&#160;&#160;&#160;0x3f000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0f2a93ce5883fca68443bc13c3b7769d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP_CLR_MSK&#160;&#160;&#160;0xc0ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa44676e955f0b4c20e714e6856f1ebf0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8378d273813b911284f4a6fd9f4fedbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x3f000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga644576f08d82b4768d77d696b77dcad8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x3f000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING2_CFG_T_PARAM_WR_TO_WR_DIFF_CHIP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaad2dd2ae82847e21abfd343a8f4045b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html">ALT_IO48_HMC_MMR_CALTIMING2</a> register. </p>

</div>
</div>
<a class="anchor" id="ga2aaa94c1adc74650591690ef4f9647a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING2_OFST&#160;&#160;&#160;0x84</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html">ALT_IO48_HMC_MMR_CALTIMING2</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga24270a44adc133572c3b97daa85ee7b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#struct_a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2__s">ALT_IO48_HMC_MMR_CALTIMING2_s</a> <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html#ga24270a44adc133572c3b97daa85ee7b8">ALT_IO48_HMC_MMR_CALTIMING2_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g2.html">ALT_IO48_HMC_MMR_CALTIMING2</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:43 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
