
# Messages from "go new"


# Messages from "go analyze"

solution file add ./fir_tb.cpp -exclude true
/INPUTFILES/1
solution file add ./fir.h
/INPUTFILES/2
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
Creating project directory '/home/m112/m112061621/soc_lab2-1/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/Catapult/'. (PRJ-1)
Moving session transcript to file "/home/m112/m112061621/soc_lab2-1/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/catapult.log"
Front End called with arguments: -- /home/m112/m112061621/soc_lab2-1/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/fir.h (CIN-69)
Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 1.67 seconds, memory usage 1483324kB, peak memory usage 1483324kB (SOL-9)

# Messages from "go compile"

# Info: Starting transformation 'compile' on solution 'fir.v1' (SOL-8)
Generating synthesis internal form... (CIN-3)
Found top design routine 'fir' specified by directive (CIN-52)
Inlining member function 'fir::fir' on object '' (CIN-64)
Synthesizing method 'fir::run' (CIN-13)
Inlining member function 'fir::run' on object '' (CIN-64)
Inlining routine 'operator>><19, true>' (CIN-14)
Optimizing block '/fir' ... (CIN-4)
INOUT port 'input' is only used as an input. (OPT-10)
INOUT port 'coeffs' is only used as an input. (OPT-10)
INOUT port 'output' is only used as an output. (OPT-11)
# Info: Partition '/fir/constructor' is found empty and is optimized away. (OPT-12)
Loop '/fir/run/SHIFT' iterated at most 8 times. (LOOP-2)
Loop '/fir/run/MAC' iterated at most 8 times. (LOOP-2)
Design 'fir' was read (SOL-1)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/m112/m112061621/soc_lab2-1/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/Catapult/fir.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'fir.v1': elapsed time 1.66 seconds, memory usage 1483324kB, peak memory usage 1483324kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 28, Real ops = 5, Vars = 8 (SOL-21)

# Messages from "go libraries"

# Info: Branching solution 'fir.v2' at state 'compile' (PRJ-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/m112/m112061621/soc_lab2-1/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/Catapult/fir.v2/CDesignChecker/design_checker.sh'
# Warning: VSCode workspace '/home/m112/m112061621/soc_lab2-1/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/.vscode' exists - overwriting files
# Info: Wrote VSCode configuration file: '/home/m112/m112061621/soc_lab2-1/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/.vscode/c_cpp_properties.json'
# Info: Wrote VSCode configuration file: '/home/m112/m112061621/soc_lab2-1/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/.vscode/tasks.json'
# Info: Wrote VSCode configuration file: '/home/m112/m112061621/soc_lab2-1/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/.vscode/launch.json'
# Info: Wrote 
# Messages from "go new"


# Messages from "go analyze"

solution file add ./fir_tb.cpp -exclude true
/INPUTFILES/1
solution file add ./fir.h
/INPUTFILES/2
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
Creating project directory '/home/m112/m112061621/soc_lab2-1/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/Catapult/'. (PRJ-1)
Moving session transcript to file "/home/m112/m112061621/soc_lab2-1/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/catapult.log"
Front End called with arguments: -- /home/m112/m112061621/soc_lab2-1/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/fir.h (CIN-69)
Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 1.67 seconds, memory usage 1483324kB, peak memory usage 1483324kB (SOL-9)

# Messages from "go compile"

# Info: Starting transformation 'compile' on solution 'fir.v1' (SOL-8)
Generating synthesis internal form... (CIN-3)
Found top design routine 'fir' specified by directive (CIN-52)
Inlining member function 'fir::fir' on object '' (CIN-64)
Synthesizing method 'fir::run' (CIN-13)
Inlining member function 'fir::run' on object '' (CIN-64)
Inlining routine 'operator>><19, true>' (CIN-14)
Optimizing block '/fir' ... (CIN-4)
INOUT port 'input' is only used as an input. (OPT-10)
INOUT port 'coeffs' is only used as an input. (OPT-10)
INOUT port 'output' is only used as an output. (OPT-11)
# Info: Partition '/fir/constructor' is found empty and is optimized away. (OPT-12)
Loop '/fir/run/SHIFT' iterated at most 8 times. (LOOP-2)
Loop '/fir/run/MAC' iterated at most 8 times. (LOOP-2)
Design 'fir' was read (SOL-1)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/m112/m112061621/soc_lab2-1/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/Catapult/fir.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'fir.v1': elapsed time 1.66 seconds, memory usage 1483324kB, peak memory usage 1483324kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 28, Real ops = 5, Vars = 8 (SOL-21)

# Messages from "go libraries"

# Info: Branching solution 'fir.v2' at state 'compile' (PRJ-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/m112/m112061621/soc_lab2-1/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/Catapult/fir.v2/CDesignChecker/design_checker.sh'
# Warning: VSCode workspace '/home/m112/m112061621/soc_lab2-1/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/.vscode' exists - overwriting files
# Info: Wrote VSCode configuration file: '/home/m112/m112061621/soc_lab2-1/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/.vscode/c_cpp_properties.json'
# Info: Wrote VSCode configuration file: '/home/m112/m112061621/soc_lab2-1/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/.vscode/tasks.json'
# Info: Wrote VSCode configuration file: '/home/m112/m112061621/soc_lab2-1/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/.vscode/launch.json'
# Info: Wrote VSCode configuration file: '/home/m112/m112061621/soc_lab2-1/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/Catapult.code-workspace'
solution library add nangate-45nm_beh -- -rtlsyntool OasysRTL -vendor Nangate -technology 045nm
go libraries
# Info: Starting transformation 'libraries' on solution 'fir.v2' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'fir.v2': elapsed time 0.29 seconds, memory usage 1483192kB, peak memory usage 1483552kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 28, Real ops = 5, Vars = 8 (SOL-21)

# Messages from "go assembly"

directive set -CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
/CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go assembly
# Info: Starting transformation 'assembly' on solution 'fir.v2' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'fir.v2': elapsed time 0.27 seconds, memory usage 1499592kB, peak memory usage 1499592kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 29, Real ops = 6, Vars = 10 (SOL-21)

# Messages from "go architect"

go allocate
# Info: Starting transformation 'loops' on solution 'fir.v2' (SOL-8)
Loop '/fir/run/SHIFT' is left rolled. (LOOP-4)
Loop '/fir/run/MAC' is left rolled. (LOOP-4)
Loop '/fir/run/main' is left rolled. (LOOP-4)
Loop '/fir/run/MAC' is merged and folded into Loop 'SHIFT' (LOOP-9)
# Info: Completed transformation 'loops' on solution 'fir.v2': elapsed time 0.41 seconds, memory usage 1499592kB, peak memory usage 1499592kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 32, Real ops = 7, Vars = 11 (SOL-21)
# Info: Starting transformation 'memories' on solution 'fir.v2' (SOL-8)
I/O-Port Resource '/fir/coeffs:rsc' (from var: coeffs) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# Info: Completed transformation 'memories' on solution 'fir.v2': elapsed time 0.19 seconds, memory usage 1499592kB, peak memory usage 1499592kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 77, Real ops = 30, Vars = 21 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'fir.v2' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'fir.v2': elapsed time 0.03 seconds, memory usage 1499592kB, peak memory usage 1499592kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 77, Real ops = 30, Vars = 21 (SOL-21)
# Info: Starting transformation 'architect' on solution 'fir.v2' (SOL-8)
Design 'fir' contains '34' real operations. (SOL-11)
# Warning: Extrapolation detected. Script '/home/m112/m112061621/soc_lab2-1/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/Catapult/fir.v2/adjust_char_library.tcl' generated. (LIB-142)
# Info: Completed transformation 'architect' on solution 'fir.v2': elapsed time 0.16 seconds, memory usage 1499592kB, peak memory usage 1499592kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 167, Real ops = 34, Vars = 43 (SOL-21)

# Messages from "go allocate"

# Info: Starting transformation 'allocate' on solution 'fir.v2' (SOL-8)
Performing concurrent resource allocation and scheduling on '/fir/run' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
Prescheduled LOOP '/fir/run/SHIFT' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/fir/run/main' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/fir/run/run:rlp' (0 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL '/fir/run' (total length 10 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL '/fir/run': Latency = 8, Area (Datapath, Register, Total) = 1556.12, 989.52, 2545.64 (CRAAS-11)
At least one feasible schedule exists. (CRAAS-9)
# Info: Final schedule of SEQUENTIAL '/fir/run': Latency = 8, Area (Datapath, Register, Total) = 798.38, 989.52, 1787.90 (CRAAS-12)
Resource allocation and scheduling done. (CRAAS-2)
Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'fir.v2': elapsed time 0.18 seconds, memory usage 1499592kB, peak memory usage 1499592kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 167, Real ops = 34, Vars = 43 (SOL-21)

# Messages from "go schedule"

go extract
# Info: Starting transformation 'schedule' on solution 'fir.v2' (SOL-8)
Performing concurrent resource allocation and scheduling on '/fir/run' (CRAAS-1)
Global signal 'input:rsc.rdy' added to design 'fir' for component 'input:rsci' (LIB-3)
Global signal 'input:rsc.vld' added to design 'fir' for component 'input:rsci' (LIB-3)
Global signal 'input:rsc.dat' added to design 'fir' for component 'input:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'input:rsc' (SCHD-46)
Global signal 'coeffs:rsc.dat' added to design 'fir' for component 'coeffs:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'coeffs:rsc' (SCHD-46)
Global signal 'output:rsc.rdy' added to design 'fir' for component 'output:rsci' (LIB-3)
Global signal 'output:rsc.vld' added to design 'fir' for component 'output:rsci' (LIB-3)
Global signal 'output:rsc.dat' added to design 'fir' for component 'output:rsci' (LIB-3)
Global signal 'coeffs.triosy.lz' added to design 'fir' for component 'coeffs.triosy:obj' (LIB-3)
Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'fir.v2': elapsed time 2.06 seconds, memory usage 1573320kB, peak memory usage 1573320kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 248, Real ops = 45, Vars = 107 (SOL-21)

# Messages from "go dpfsm"

# Info: Starting transformation 'dpfsm' on solution 'fir.v2' (SOL-8)
Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'fir.v2': elapsed time 0.25 seconds, memory usage 1573320kB, peak memory usage 1573320kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 278, Real ops = 127, Vars = 107 (SOL-21)

# Messages from "go extract"

# Info: Starting transformation 'instance' on solution 'fir.v2' (SOL-8)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'fir.v2': elapsed time 0.34 seconds, memory usage 1573320kB, peak memory usage 1573320kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 275, Real ops = 126, Vars = 269 (SOL-21)
# Info: Starting transformation 'extract' on solution 'fir.v2' (SOL-8)
Report written to file 'rtl.rpt'
Generating scverify_top.cpp ()
Generating SCVerify ccs_wrapper_fir.vhdl ()
Netlist written to file 'rtl.vhdl' (NET-4)
generate concat
order file name is: rtl.vhdl_order.txt
Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Add dependent file: ./rtl.vhdl
Finished writing concatenated file: /home/m112/m112061621/soc_lab2-1/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/Catapult/fir.v2/concat_rtl.vhdl
order file name is: rtl.vhdl_order_sim.txt
Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Add dependent file: ./rtl.vhdl
Finished writing concatenated simulation file: /home/m112/m112061621/soc_lab2-1/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/Catapult/fir.v2/concat_sim_rtl.vhdl
Generating SCVerify testbench files
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
Generating SCVerify ccs_wrapper_fir.v ()
Netlist written to file 'rtl.v' (NET-4)
generate concat
order file name is: rtl.v_order.txt
Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: ./rtl.v
Finished writing concatenated file: /home/m112/m112061621/soc_lab2-1/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/Catapult/fir.v2/concat_rtl.v
order file name is: rtl.v_order_sim.txt
Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: ./rtl.v
Finished writing concatenated simulation file: /home/m112/m112061621/soc_lab2-1/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/Catapult/fir.v2/concat_sim_rtl.v
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'fir.v2': elapsed time 3.07 seconds, memory usage 1573320kB, peak memory usage 1573320kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 275, Real ops = 126, Vars = 107 (SOL-21)
