{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.78684,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79768,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0131622,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0125773,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00243333,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0125773,
	"finish__design__instance__count__class:fill_cell": 46855,
	"finish__design__instance__area__class:fill_cell": 288066,
	"finish__design__instance__count__class:tap_cell": 7506,
	"finish__design__instance__area__class:tap_cell": 9391.51,
	"finish__design__instance__count__class:antenna_cell": 201,
	"finish__design__instance__area__class:antenna_cell": 502.982,
	"finish__design__instance__count__class:clock_buffer": 432,
	"finish__design__instance__area__class:clock_buffer": 9321.44,
	"finish__design__instance__count__class:timing_repair_buffer": 1108,
	"finish__design__instance__area__class:timing_repair_buffer": 9111.24,
	"finish__design__instance__count__class:inverter": 582,
	"finish__design__instance__area__class:inverter": 2576.22,
	"finish__design__instance__count__class:clock_inverter": 192,
	"finish__design__instance__area__class:clock_inverter": 2135.8,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 78915.7,
	"finish__design__instance__count__class:multi_input_combinational_cell": 13052,
	"finish__design__instance__area__class:multi_input_combinational_cell": 166322,
	"finish__design__instance__count": 72715,
	"finish__design__instance__area": 566343,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 0.0988543,
	"finish__timing__hold__ws": 0.334016,
	"finish__clock__skew__setup": 0.111694,
	"finish__clock__skew__hold": 0.111694,
	"finish__timing__drv__max_slew_limit": -1.32074,
	"finish__timing__drv__max_slew": 76,
	"finish__timing__drv__max_cap_limit": -1.34913,
	"finish__timing__drv__max_cap": 3,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.172089,
	"finish__power__switching__total": 0.207993,
	"finish__power__leakage__total": 9.96024e-08,
	"finish__power__total": 0.380083,
	"finish__design__io": 771,
	"finish__design__die__area": 573155,
	"finish__design__core__area": 566343,
	"finish__design__instance__count": 25860,
	"finish__design__instance__area": 278277,
	"finish__design__instance__count__stdcell": 25860,
	"finish__design__instance__area__stdcell": 278277,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.491357,
	"finish__design__instance__utilization__stdcell": 0.491357,
	"finish__design__rows": 276,
	"finish__design__rows:unithd": 276,
	"finish__design__sites": 452640,
	"finish__design__sites:unithd": 452640,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}