Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (win64) Build 2580384 Sat Jun 29 08:12:21 MDT 2019
| Date         : Tue Sep  3 15:57:50 2019
| Host         : DESKTOP-OKFMKNV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file chronometer_control_sets_placed.rpt
| Design       : chronometer
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              21 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-----------------------------+------------------------------+------------------+----------------+
|      Clock Signal     |        Enable Signal        |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-----------------------+-----------------------------+------------------------------+------------------+----------------+
|  state_reg[1]/G0      |                             |                              |                1 |              1 |
|  state_reg[1]_i_1_n_0 |                             | state_reg[0]_i_2_n_0         |                1 |              1 |
|  clk_IBUF_BUFG        | idelay/E[0]                 | idelay/SR[0]                 |                2 |              4 |
|  clk_IBUF_BUFG        | idisplay/s_anode[7]_i_2_n_0 | idisplay/p_0_in              |                3 |             16 |
|  clk_IBUF_BUFG        |                             |                              |                5 |             17 |
|  clk_IBUF_BUFG        |                             | idelay/counter[0]_i_1__0_n_0 |                5 |             20 |
+-----------------------+-----------------------------+------------------------------+------------------+----------------+


