
ubuntu-preinstalled/watch:     file format elf32-littlearm


Disassembly of section .init:

00001058 <.init>:
    1058:	push	{r3, lr}
    105c:	bl	22d8 <wattrset@plt+0xec0>
    1060:	pop	{r3, pc}

Disassembly of section .plt:

00001064 <start_color@plt-0x14>:
    1064:	push	{lr}		; (str lr, [sp, #-4]!)
    1068:	ldr	lr, [pc, #4]	; 1074 <start_color@plt-0x4>
    106c:	add	lr, pc, lr
    1070:	ldr	pc, [lr, #8]!
    1074:	andeq	r2, r1, r4, lsl #28

00001078 <start_color@plt>:
    1078:	add	ip, pc, #0, 12
    107c:	add	ip, ip, #73728	; 0x12000
    1080:	ldr	pc, [ip, #3588]!	; 0xe04

00001084 <fdopen@plt>:
    1084:	add	ip, pc, #0, 12
    1088:	add	ip, ip, #73728	; 0x12000
    108c:	ldr	pc, [ip, #3580]!	; 0xdfc

00001090 <use_default_colors@plt>:
    1090:	add	ip, pc, #0, 12
    1094:	add	ip, ip, #73728	; 0x12000
    1098:	ldr	pc, [ip, #3572]!	; 0xdf4

0000109c <noecho@plt>:
    109c:	add	ip, pc, #0, 12
    10a0:	add	ip, ip, #73728	; 0x12000
    10a4:	ldr	pc, [ip, #3564]!	; 0xdec

000010a8 <wmove@plt>:
    10a8:	add	ip, pc, #0, 12
    10ac:	add	ip, ip, #73728	; 0x12000
    10b0:	ldr	pc, [ip, #3556]!	; 0xde4

000010b4 <__cxa_finalize@plt>:
    10b4:	add	ip, pc, #0, 12
    10b8:	add	ip, ip, #73728	; 0x12000
    10bc:	ldr	pc, [ip, #3548]!	; 0xddc

000010c0 <strtol@plt>:
    10c0:	add	ip, pc, #0, 12
    10c4:	add	ip, ip, #73728	; 0x12000
    10c8:	ldr	pc, [ip, #3540]!	; 0xdd4

000010cc <fflush@plt>:
    10cc:	add	ip, pc, #0, 12
    10d0:	add	ip, ip, #73728	; 0x12000
    10d4:	ldr	pc, [ip, #3532]!	; 0xdcc

000010d8 <wcwidth@plt>:
    10d8:	add	ip, pc, #0, 12
    10dc:	add	ip, ip, #73728	; 0x12000
    10e0:	ldr	pc, [ip, #3524]!	; 0xdc4

000010e4 <has_colors@plt>:
    10e4:	add	ip, pc, #0, 12
    10e8:	add	ip, ip, #73728	; 0x12000
    10ec:	ldr	pc, [ip, #3516]!	; 0xdbc

000010f0 <free@plt>:
    10f0:	add	ip, pc, #0, 12
    10f4:	add	ip, ip, #73728	; 0x12000
    10f8:	ldr	pc, [ip, #3508]!	; 0xdb4

000010fc <waddnstr@plt>:
    10fc:	add	ip, pc, #0, 12
    1100:	add	ip, ip, #73728	; 0x12000
    1104:	ldr	pc, [ip, #3500]!	; 0xdac

00001108 <ferror@plt>:
    1108:	add	ip, pc, #0, 12
    110c:	add	ip, ip, #73728	; 0x12000
    1110:	ldr	pc, [ip, #3492]!	; 0xda4

00001114 <_exit@plt>:
    1114:	add	ip, pc, #0, 12
    1118:	add	ip, ip, #73728	; 0x12000
    111c:	ldr	pc, [ip, #3484]!	; 0xd9c

00001120 <memcpy@plt>:
    1120:	add	ip, pc, #0, 12
    1124:	add	ip, ip, #73728	; 0x12000
    1128:	ldr	pc, [ip, #3476]!	; 0xd94

0000112c <execvp@plt>:
    112c:	add	ip, pc, #0, 12
    1130:	add	ip, ip, #73728	; 0x12000
    1134:	ldr	pc, [ip, #3468]!	; 0xd8c

00001138 <signal@plt>:
    1138:	add	ip, pc, #0, 12
    113c:	add	ip, ip, #73728	; 0x12000
    1140:	ldr	pc, [ip, #3460]!	; 0xd84

00001144 <time@plt>:
    1144:	add	ip, pc, #0, 12
    1148:	add	ip, ip, #73728	; 0x12000
    114c:	ldr	pc, [ip, #3452]!	; 0xd7c

00001150 <sleep@plt>:
    1150:	add	ip, pc, #0, 12
    1154:	add	ip, ip, #73728	; 0x12000
    1158:	ldr	pc, [ip, #3444]!	; 0xd74

0000115c <ctime@plt>:
    115c:	add	ip, pc, #0, 12
    1160:	add	ip, ip, #73728	; 0x12000
    1164:	ldr	pc, [ip, #3436]!	; 0xd6c

00001168 <dcgettext@plt>:
    1168:	add	ip, pc, #0, 12
    116c:	add	ip, ip, #73728	; 0x12000
    1170:	ldr	pc, [ip, #3428]!	; 0xd64

00001174 <strdup@plt>:
    1174:	add	ip, pc, #0, 12
    1178:	add	ip, ip, #73728	; 0x12000
    117c:	ldr	pc, [ip, #3420]!	; 0xd5c

00001180 <__stack_chk_fail@plt>:
    1180:	add	ip, pc, #0, 12
    1184:	add	ip, ip, #73728	; 0x12000
    1188:	ldr	pc, [ip, #3412]!	; 0xd54

0000118c <sysconf@plt>:
    118c:	add	ip, pc, #0, 12
    1190:	add	ip, ip, #73728	; 0x12000
    1194:	ldr	pc, [ip, #3404]!	; 0xd4c

00001198 <dup2@plt>:
    1198:	add	ip, pc, #0, 12
    119c:	add	ip, ip, #73728	; 0x12000
    11a0:	ldr	pc, [ip, #3396]!	; 0xd44

000011a4 <realloc@plt>:
    11a4:	add	ip, pc, #0, 12
    11a8:	add	ip, ip, #73728	; 0x12000
    11ac:	ldr	pc, [ip, #3388]!	; 0xd3c

000011b0 <textdomain@plt>:
    11b0:	add	ip, pc, #0, 12
    11b4:	add	ip, ip, #73728	; 0x12000
    11b8:	ldr	pc, [ip, #3380]!	; 0xd34

000011bc <waddnwstr@plt>:
    11bc:	add	ip, pc, #0, 12
    11c0:	add	ip, ip, #73728	; 0x12000
    11c4:	ldr	pc, [ip, #3372]!	; 0xd2c

000011c8 <iswprint@plt>:
    11c8:	add	ip, pc, #0, 12
    11cc:	add	ip, ip, #73728	; 0x12000
    11d0:	ldr	pc, [ip, #3364]!	; 0xd24

000011d4 <ioctl@plt>:
    11d4:	add	ip, pc, #0, 12
    11d8:	add	ip, ip, #73728	; 0x12000
    11dc:	ldr	pc, [ip, #3356]!	; 0xd1c

000011e0 <usleep@plt>:
    11e0:	add	ip, pc, #0, 12
    11e4:	add	ip, ip, #73728	; 0x12000
    11e8:	ldr	pc, [ip, #3348]!	; 0xd14

000011ec <waitpid@plt>:
    11ec:	add	ip, pc, #0, 12
    11f0:	add	ip, ip, #73728	; 0x12000
    11f4:	ldr	pc, [ip, #3340]!	; 0xd0c

000011f8 <gettimeofday@plt>:
    11f8:	add	ip, pc, #0, 12
    11fc:	add	ip, ip, #73728	; 0x12000
    1200:	ldr	pc, [ip, #3332]!	; 0xd04

00001204 <__fpending@plt>:
    1204:	add	ip, pc, #0, 12
    1208:	add	ip, ip, #73728	; 0x12000
    120c:	ldr	pc, [ip, #3324]!	; 0xcfc

00001210 <wrefresh@plt>:
    1210:	add	ip, pc, #0, 12
    1214:	add	ip, ip, #73728	; 0x12000
    1218:	ldr	pc, [ip, #3316]!	; 0xcf4

0000121c <error@plt>:
    121c:	add	ip, pc, #0, 12
    1220:	add	ip, ip, #73728	; 0x12000
    1224:	ldr	pc, [ip, #3308]!	; 0xcec

00001228 <gethostname@plt>:
    1228:	add	ip, pc, #0, 12
    122c:	add	ip, ip, #73728	; 0x12000
    1230:	ldr	pc, [ip, #3300]!	; 0xce4

00001234 <resizeterm@plt>:
    1234:	add	ip, pc, #0, 12
    1238:	add	ip, ip, #73728	; 0x12000
    123c:	ldr	pc, [ip, #3292]!	; 0xcdc

00001240 <__asprintf_chk@plt>:
    1240:	add	ip, pc, #0, 12
    1244:	add	ip, ip, #73728	; 0x12000
    1248:	ldr	pc, [ip, #3284]!	; 0xcd4

0000124c <getenv@plt>:
    124c:	add	ip, pc, #0, 12
    1250:	add	ip, ip, #73728	; 0x12000
    1254:	ldr	pc, [ip, #3276]!	; 0xccc

00001258 <beep@plt>:
    1258:	add	ip, pc, #0, 12
    125c:	add	ip, ip, #73728	; 0x12000
    1260:	ldr	pc, [ip, #3268]!	; 0xcc4

00001264 <malloc@plt>:
    1264:	add	ip, pc, #0, 12
    1268:	add	ip, ip, #73728	; 0x12000
    126c:	ldr	pc, [ip, #3260]!	; 0xcbc

00001270 <__libc_start_main@plt>:
    1270:	add	ip, pc, #0, 12
    1274:	add	ip, ip, #73728	; 0x12000
    1278:	ldr	pc, [ip, #3252]!	; 0xcb4

0000127c <system@plt>:
    127c:	add	ip, pc, #0, 12
    1280:	add	ip, ip, #73728	; 0x12000
    1284:	ldr	pc, [ip, #3244]!	; 0xcac

00001288 <__gmon_start__@plt>:
    1288:	add	ip, pc, #0, 12
    128c:	add	ip, ip, #73728	; 0x12000
    1290:	ldr	pc, [ip, #3236]!	; 0xca4

00001294 <getopt_long@plt>:
    1294:	add	ip, pc, #0, 12
    1298:	add	ip, ip, #73728	; 0x12000
    129c:	ldr	pc, [ip, #3228]!	; 0xc9c

000012a0 <__ctype_b_loc@plt>:
    12a0:	add	ip, pc, #0, 12
    12a4:	add	ip, ip, #73728	; 0x12000
    12a8:	ldr	pc, [ip, #3220]!	; 0xc94

000012ac <exit@plt>:
    12ac:	add	ip, pc, #0, 12
    12b0:	add	ip, ip, #73728	; 0x12000
    12b4:	ldr	pc, [ip, #3212]!	; 0xc8c

000012b8 <strlen@plt>:
    12b8:	add	ip, pc, #0, 12
    12bc:	add	ip, ip, #73728	; 0x12000
    12c0:	ldr	pc, [ip, #3204]!	; 0xc84

000012c4 <win_wch@plt>:
    12c4:	add	ip, pc, #0, 12
    12c8:	add	ip, ip, #73728	; 0x12000
    12cc:	ldr	pc, [ip, #3196]!	; 0xc7c

000012d0 <ungetc@plt>:
    12d0:	add	ip, pc, #0, 12
    12d4:	add	ip, ip, #73728	; 0x12000
    12d8:	ldr	pc, [ip, #3188]!	; 0xc74

000012dc <cbreak@plt>:
    12dc:	add	ip, pc, #0, 12
    12e0:	add	ip, ip, #73728	; 0x12000
    12e4:	ldr	pc, [ip, #3180]!	; 0xc6c

000012e8 <__errno_location@plt>:
    12e8:	add	ip, pc, #0, 12
    12ec:	add	ip, ip, #73728	; 0x12000
    12f0:	ldr	pc, [ip, #3172]!	; 0xc64

000012f4 <__cxa_atexit@plt>:
    12f4:			; <UNDEFINED> instruction: 0xe7fd4778
    12f8:	add	ip, pc, #0, 12
    12fc:	add	ip, ip, #73728	; 0x12000
    1300:	ldr	pc, [ip, #3160]!	; 0xc58

00001304 <init_pair@plt>:
    1304:	add	ip, pc, #0, 12
    1308:	add	ip, ip, #73728	; 0x12000
    130c:	ldr	pc, [ip, #3152]!	; 0xc50

00001310 <fgetc@plt>:
    1310:	add	ip, pc, #0, 12
    1314:	add	ip, ip, #73728	; 0x12000
    1318:	ldr	pc, [ip, #3144]!	; 0xc48

0000131c <__printf_chk@plt>:
    131c:	add	ip, pc, #0, 12
    1320:	add	ip, ip, #73728	; 0x12000
    1324:	ldr	pc, [ip, #3136]!	; 0xc40

00001328 <strtod@plt>:
    1328:	add	ip, pc, #0, 12
    132c:	add	ip, ip, #73728	; 0x12000
    1330:	ldr	pc, [ip, #3128]!	; 0xc38

00001334 <__fprintf_chk@plt>:
    1334:	add	ip, pc, #0, 12
    1338:	add	ip, ip, #73728	; 0x12000
    133c:	ldr	pc, [ip, #3120]!	; 0xc30

00001340 <initscr@plt>:
    1340:	add	ip, pc, #0, 12
    1344:	add	ip, ip, #73728	; 0x12000
    1348:	ldr	pc, [ip, #3112]!	; 0xc28

0000134c <fclose@plt>:
    134c:	add	ip, pc, #0, 12
    1350:	add	ip, ip, #73728	; 0x12000
    1354:	ldr	pc, [ip, #3104]!	; 0xc20

00001358 <pipe@plt>:
    1358:	add	ip, pc, #0, 12
    135c:	add	ip, ip, #73728	; 0x12000
    1360:	ldr	pc, [ip, #3096]!	; 0xc18

00001364 <setlocale@plt>:
    1364:	add	ip, pc, #0, 12
    1368:	add	ip, ip, #73728	; 0x12000
    136c:	ldr	pc, [ip, #3088]!	; 0xc10

00001370 <fork@plt>:
    1370:	add	ip, pc, #0, 12
    1374:	add	ip, ip, #73728	; 0x12000
    1378:	ldr	pc, [ip, #3080]!	; 0xc08

0000137c <putenv@plt>:
    137c:	add	ip, pc, #0, 12
    1380:	add	ip, ip, #73728	; 0x12000
    1384:	ldr	pc, [ip, #3072]!	; 0xc00

00001388 <wcswidth@plt>:
    1388:	add	ip, pc, #0, 12
    138c:	add	ip, ip, #73728	; 0x12000
    1390:	ldr	pc, [ip, #3064]!	; 0xbf8

00001394 <mbstowcs@plt>:
    1394:	add	ip, pc, #0, 12
    1398:	add	ip, ip, #73728	; 0x12000
    139c:	ldr	pc, [ip, #3056]!	; 0xbf0

000013a0 <nonl@plt>:
    13a0:	add	ip, pc, #0, 12
    13a4:	add	ip, ip, #73728	; 0x12000
    13a8:	ldr	pc, [ip, #3048]!	; 0xbe8

000013ac <bindtextdomain@plt>:
    13ac:	add	ip, pc, #0, 12
    13b0:	add	ip, ip, #73728	; 0x12000
    13b4:	ldr	pc, [ip, #3040]!	; 0xbe0

000013b8 <wclear@plt>:
    13b8:	add	ip, pc, #0, 12
    13bc:	add	ip, ip, #73728	; 0x12000
    13c0:	ldr	pc, [ip, #3032]!	; 0xbd8

000013c4 <fputs@plt>:
    13c4:	add	ip, pc, #0, 12
    13c8:	add	ip, ip, #73728	; 0x12000
    13cc:	ldr	pc, [ip, #3024]!	; 0xbd0

000013d0 <endwin@plt>:
    13d0:	add	ip, pc, #0, 12
    13d4:	add	ip, ip, #73728	; 0x12000
    13d8:	ldr	pc, [ip, #3016]!	; 0xbc8

000013dc <abort@plt>:
    13dc:	add	ip, pc, #0, 12
    13e0:	add	ip, ip, #73728	; 0x12000
    13e4:	ldr	pc, [ip, #3008]!	; 0xbc0

000013e8 <getc@plt>:
    13e8:	add	ip, pc, #0, 12
    13ec:	add	ip, ip, #73728	; 0x12000
    13f0:	ldr	pc, [ip, #3000]!	; 0xbb8

000013f4 <close@plt>:
    13f4:	add	ip, pc, #0, 12
    13f8:	add	ip, ip, #73728	; 0x12000
    13fc:	ldr	pc, [ip, #2992]!	; 0xbb0

00001400 <__snprintf_chk@plt>:
    1400:	add	ip, pc, #0, 12
    1404:	add	ip, ip, #73728	; 0x12000
    1408:	ldr	pc, [ip, #2984]!	; 0xba8

0000140c <mbtowc@plt>:
    140c:	add	ip, pc, #0, 12
    1410:	add	ip, ip, #73728	; 0x12000
    1414:	ldr	pc, [ip, #2976]!	; 0xba0

00001418 <wattrset@plt>:
    1418:	add	ip, pc, #0, 12
    141c:	add	ip, ip, #73728	; 0x12000
    1420:	ldr	pc, [ip, #2968]!	; 0xb98

Disassembly of section .text:

00001428 <.text>:
    1428:	svcmi	0x00f0e92d
    142c:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
    1430:	strmi	r8, [r4], -r6, lsl #22
    1434:	andcs	r4, r6, r2, ror sl
    1438:	ldrbtmi	r4, [sl], #-2930	; 0xfffff48e
    143c:	ldrdge	pc, [r8, #143]	; 0x8f
    1440:	ldmpl	r3, {r0, r1, r2, r3, r4, r5, r7, ip, sp, pc}^
    1444:	bmi	1c6d054 <wattrset@plt+0x1c6bc3c>
    1448:	ldmdavs	fp, {r1, r3, r4, r5, r6, r7, sl, lr}
    144c:	rsccc	pc, ip, r7, asr #17
    1450:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1454:	vmls.f64	d4, d10, d30
    1458:	stmdbmi	lr!, {r4, r9, fp, ip}^
    145c:	andls	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    1460:	blhi	3cf28 <wattrset@plt+0x3bb10>
    1464:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1468:	cfstrdmi	mvd4, [fp, #-484]!	; 0xfffffe1c
    146c:	ldrdcs	pc, [r0], -r9
    1470:			; <UNDEFINED> instruction: 0xf8df447d
    1474:	ldfd	f0, [pc, #672]	; 171c <wattrset@plt+0x304>
    1478:	andsvs	r9, sl, lr, asr fp
    147c:	svc	0x0072f7ff
    1480:	strtmi	r4, [r8], -r7, ror #18
    1484:	ldrbtmi	r4, [r9], #-1272	; 0xfffffb08
    1488:	svc	0x0090f7ff
    148c:			; <UNDEFINED> instruction: 0xf7ff4628
    1490:	blmi	193ced8 <wattrset@plt+0x193bac0>
    1494:			; <UNDEFINED> instruction: 0xf85a4d64
    1498:	ldrbtmi	r0, [sp], #-3
    149c:	cdp2	0, 3, cr15, cr2, cr1, {0}
    14a0:	strbmi	r2, [r3], -r0, lsl #4
    14a4:	ldrtmi	r9, [r1], -r0, lsl #4
    14a8:	strtmi	r4, [r0], -sl, lsr #12
    14ac:	mrc	7, 7, APSR_nzcv, cr2, cr15, {7}
    14b0:			; <UNDEFINED> instruction: 0xf0001c43
    14b4:	stmdacc	r2!, {r0, r2, r4, r6, r7, pc}^
    14b8:	vtst.8	d2, d0, d6
    14bc:	ldm	pc, {r0, r1, r4, r5, r8, sl, pc}^	; <UNPREDICTABLE>
    14c0:	addeq	pc, r8, r0, lsl r0	; <UNPREDICTABLE>
    14c4:	rsbseq	r0, r0, r1, lsl #1
    14c8:	ldreq	r0, [r1, #-105]!	; 0xffffff97
    14cc:	streq	r0, [fp, #-98]!	; 0xffffff9e
    14d0:	ldreq	r0, [r1, #-1329]!	; 0xfffffacf
    14d4:	ldreq	r0, [r1, #-1329]!	; 0xfffffacf
    14d8:	subeq	r0, r7, r1, lsr r5
    14dc:	subeq	r0, r2, r1, lsr r5
    14e0:	ldreq	r0, [r1, #-1329]!	; 0xfffffacf
    14e4:	eorseq	r0, sp, r1, lsr r5
    14e8:	andseq	r0, lr, r1, lsr r5
    14ec:	andseq	r0, r7, r1, lsr r5
    14f0:	ldrbtmi	r4, [sl], #-2638	; 0xfffff5b2
    14f4:			; <UNDEFINED> instruction: 0xf0436d13
    14f8:	ldrvs	r0, [r3, #-776]	; 0xfffffcf8
    14fc:	stmdbmi	ip, {r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    1500:	andcs	r2, r0, r5, lsl #4
    1504:			; <UNDEFINED> instruction: 0xf7ff4479
    1508:	blmi	12bcdd0 <wattrset@plt+0x12bb9b8>
    150c:	ldrdcs	pc, [r0], -r9
    1510:			; <UNDEFINED> instruction: 0x4601447b
    1514:			; <UNDEFINED> instruction: 0xf7ff2001
    1518:	bmi	11fd128 <wattrset@plt+0x11fbd10>
    151c:	ldrbtmi	r4, [sl], #-2873	; 0xfffff4c7
    1520:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1524:	ldrdcc	pc, [ip], #135	; 0x87	; <UNPREDICTABLE>
    1528:			; <UNDEFINED> instruction: 0xf040405a
    152c:	andcs	r8, r0, sl, lsr #12
    1530:			; <UNDEFINED> instruction: 0x46bd37f4
    1534:	blhi	1bc830 <wattrset@plt+0x1bb418>
    1538:	svchi	0x00f0e8bd
    153c:	andcs	r4, r0, #64512	; 0xfc00
    1540:	addsvs	r4, sl, fp, ror r4
    1544:	blmi	fbb3fc <wattrset@plt+0xfb9fe4>
    1548:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    154c:	sbfx	r6, sl, #10, #8
    1550:	andcs	r4, r5, #60, 22	; 0xf000
    1554:	andcs	r4, r0, ip, lsr r9
    1558:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    155c:			; <UNDEFINED> instruction: 0xf8d34479
    1560:			; <UNDEFINED> instruction: 0xf7ffb000
    1564:	strmi	lr, [r1], -r2, lsl #28
    1568:			; <UNDEFINED> instruction: 0xf0014658
    156c:	vldr	s30, [pc, #908]	; 1900 <wattrset@plt+0x4e8>
    1570:			; <UNDEFINED> instruction: 0xeeb47b22
    1574:	vabs.f64	d0, d7
    1578:	vneg.f64	d24, d0
    157c:	strle	pc, [pc, #-2576]!	; b74 <start_color@plt-0x504>
    1580:	blhi	11fd048 <wattrset@plt+0x11fbc30>
    1584:	bmi	c7b3bc <wattrset@plt+0xc79fa4>
    1588:	cfldrsvs	mvf4, [r3, #-488]	; 0xfffffe18
    158c:	orreq	pc, r0, #67	; 0x43
    1590:	usada8	r5, r3, r5, r6
    1594:	ldrbtmi	r4, [sl], #-2606	; 0xfffff5d2
    1598:			; <UNDEFINED> instruction: 0xf0436d13
    159c:	ldrvs	r0, [r3, #-832]	; 0xfffffcc0
    15a0:	stmdbmi	ip!, {r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    15a4:	ldrbtmi	r4, [r9], #-2855	; 0xfffff4d9
    15a8:			; <UNDEFINED> instruction: 0xf0426d0a
    15ac:	strvs	r0, [r8, #-2]
    15b0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    15b4:	blcs	1b628 <wattrset@plt+0x1a210>
    15b8:	svcge	0x0072f43f
    15bc:	andeq	pc, r6, #66	; 0x42
    15c0:	strb	r6, [sp, -sl, lsl #10]!
    15c4:	ldrbtmi	r4, [sl], #-2596	; 0xfffff5dc
    15c8:			; <UNDEFINED> instruction: 0xf0436d13
    15cc:	ldrvs	r0, [r3, #-800]	; 0xfffffce0
    15d0:	bmi	8bb370 <wattrset@plt+0x8b9f58>
    15d4:	cfldrsvs	mvf4, [r3, #-488]	; 0xfffffe18
    15d8:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    15dc:	smmla	pc, r3, r5, r6	; <UNPREDICTABLE>
    15e0:	bleq	127d0b8 <wattrset@plt+0x127bca0>
    15e4:	blx	43d1b0 <wattrset@plt+0x43bd98>
    15e8:	cdp	15, 11, cr11, cr0, cr8, {6}
    15ec:	ldrb	r8, [r7, -r9, asr #22]
    15f0:			; <UNDEFINED> instruction: 0xffe00000
    15f4:	strdmi	pc, [pc, #255]	; 16fb <wattrset@plt+0x2e3>
    15f8:	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
    15fc:	svccc	0x00b99999
    1600:	andeq	r2, r1, sl, lsr sl
    1604:	andeq	r0, r0, r0, asr r1
    1608:	andeq	r2, r1, ip, lsr #20
    160c:	andeq	r0, r0, ip, ror r1
    1610:	andeq	r0, r0, r8, ror r1
    1614:	andeq	r2, r0, r4, asr #1
    1618:	strdeq	r1, [r0], -r8
    161c:	muleq	r1, r0, fp
    1620:	andeq	r1, r0, lr, asr #31
    1624:	andeq	r0, r0, r0, ror #2
    1628:	andeq	r2, r0, r6, lsl r0
    162c:	andeq	r2, r1, r6, ror #23
    1630:	andeq	r1, r0, ip, lsl #31
    1634:	andeq	r1, r0, ip, lsl #31
    1638:	andeq	r2, r1, r6, asr r9
    163c:	andeq	r2, r1, r4, asr #21
    1640:	andeq	r2, r1, lr, lsl #23
    1644:	andeq	r0, r0, r4, lsl #3
    1648:	andeq	r1, r0, r8, lsl pc
    164c:	andeq	r2, r1, r0, asr fp
    1650:	andeq	r2, r1, r2, asr #22
    1654:	andeq	r2, r1, r2, lsr fp
    1658:	andeq	r2, r1, r2, lsl fp
    165c:	andeq	r2, r1, r4, lsl #22
    1660:	ldmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1664:	andvs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1668:	adcmi	r6, r3, #3342336	; 0x330000
    166c:	vsra.s64	d6, d27, #64
    1670:	cfmvrs	r8, mvf10
    1674:	ldmibvs	sl!, {r4, r9, fp}
    1678:			; <UNDEFINED> instruction: 0xf8501c53
    167c:	eorsvs	r1, r3, r2, lsr #32
    1680:	orreq	lr, r2, #0, 22
    1684:	eorsvs	r6, r9, #187	; 0xbb
    1688:			; <UNDEFINED> instruction: 0x4608b131
    168c:	ldcl	7, cr15, [r2, #-1020]!	; 0xfffffc04
    1690:	stmdacs	r0, {r3, r4, r5, r9, sp, lr}
    1694:	strhi	pc, [sl]
    1698:			; <UNDEFINED> instruction: 0xf7ff6a38
    169c:	ldmdavs	r5!, {r1, r2, r3, r9, sl, fp, sp, lr, pc}
    16a0:	strmi	r4, [r0], ip, lsr #5
    16a4:	mrc	13, 0, sp, cr10, cr5, {1}
    16a8:	ssatmi	fp, #17, r0, lsl #20
    16ac:			; <UNDEFINED> instruction: 0xee096a3e
    16b0:			; <UNDEFINED> instruction: 0xf8c74a10
    16b4:			; <UNDEFINED> instruction: 0xf04fa04c
    16b8:	strmi	r0, [r2], r0, lsr #18
    16bc:	eoreq	pc, r5, fp, asr r8	; <UNPREDICTABLE>
    16c0:	ldcl	7, cr15, [sl, #1020]!	; 0x3fc
    16c4:	streq	lr, [sl, #-2816]	; 0xfffff500
    16c8:	strcc	r4, [r2, #-1540]	; 0xfffff9fc
    16cc:			; <UNDEFINED> instruction: 0x46294630
    16d0:	stcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
    16d4:	stmdacs	r0, {r1, r2, r9, sl, lr}
    16d8:	strhi	pc, [r2, #-0]!
    16dc:	ldrdpl	pc, [r0], -r8
    16e0:			; <UNDEFINED> instruction: 0x46224450
    16e4:	andls	pc, sl, r6, lsl #16
    16e8:			; <UNDEFINED> instruction: 0xf85b3001
    16ec:	strcc	r1, [r1, #-37]	; 0xffffffdb
    16f0:	ldc	7, cr15, [r6, #-1020]	; 0xfffffc04
    16f4:	ldrmi	r1, [r2], #3170	; 0xc62
    16f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    16fc:	andpl	pc, r0, r8, asr #17
    1700:	andcc	pc, sl, r6, lsl #16
    1704:	bcc	43cf70 <wattrset@plt+0x43bb58>
    1708:	blle	ff5d2184 <wattrset@plt+0xff5d0d6c>
    170c:	ldrdge	pc, [ip], #-135	; 0xffffff79
    1710:	andcs	r6, r0, #-536870909	; 0xe0000003
    1714:			; <UNDEFINED> instruction: 0x46106a39
    1718:	mrc	7, 1, APSR_nzcv, cr12, cr15, {7}
    171c:	rscsvs	r1, fp, r3, lsl #28
    1720:			; <UNDEFINED> instruction: 0x83b5f2c0
    1724:	mrrcne	8, 15, r6, sp, cr11
    1728:			; <UNDEFINED> instruction: 0xf7ff00a8
    172c:			; <UNDEFINED> instruction: 0x6078ed9c
    1730:			; <UNDEFINED> instruction: 0xf0002800
    1734:			; <UNDEFINED> instruction: 0xf8df8541
    1738:	strtmi	r4, [sl], -ip, lsr #17
    173c:	ldrbtmi	r6, [ip], #-2617	; 0xfffff5c7
    1740:	mcr	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    1744:			; <UNDEFINED> instruction: 0xff02f000
    1748:	strtmi	r2, [r1], -r2
    174c:			; <UNDEFINED> instruction: 0xf7ff64fc
    1750:	ldclvs	12, cr14, [r9], #976	; 0x3d0
    1754:			; <UNDEFINED> instruction: 0xf8df200f
    1758:			; <UNDEFINED> instruction: 0xf7ff9890
    175c:	ldclvs	12, cr14, [r9], #952	; 0x3b8
    1760:	ldrbtmi	r2, [r9], #1
    1764:	stcl	7, cr15, [r8], #1020	; 0x3fc
    1768:	stmne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    176c:	ldrbtmi	r2, [r9], #-28	; 0xffffffe4
    1770:	stcl	7, cr15, [r2], #1020	; 0x3fc
    1774:			; <UNDEFINED> instruction: 0xf8c92301
    1778:			; <UNDEFINED> instruction: 0xf7ff304c
    177c:			; <UNDEFINED> instruction: 0xf8d9ede2
    1780:			; <UNDEFINED> instruction: 0x069e3050
    1784:	movthi	pc, #33024	; 0x8100	; <UNPREDICTABLE>
    1788:	mcr	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    178c:	stc	7, cr15, [r6], {255}	; 0xff
    1790:	stc	7, cr15, [r4, #1020]!	; 0x3fc
    1794:	ldmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1798:	cfldrdvs	mvd4, [fp, #-492]	; 0xfffffe14
    179c:			; <UNDEFINED> instruction: 0xf0402b00
    17a0:			; <UNDEFINED> instruction: 0xf8df832a
    17a4:			; <UNDEFINED> instruction: 0xf8c73850
    17a8:	ldrbtmi	sl, [fp], #-76	; 0xffffffb4
    17ac:			; <UNDEFINED> instruction: 0xf8df633b
    17b0:	ldrbtmi	r3, [fp], #-2120	; 0xfffff7b8
    17b4:			; <UNDEFINED> instruction: 0xf10762fb
    17b8:	cdp	3, 0, cr0, cr9, cr4, {3}
    17bc:			; <UNDEFINED> instruction: 0xf8df3a90
    17c0:	ldrbtmi	r5, [sp], #-2108	; 0xfffff7c4
    17c4:	blcs	1b878 <wattrset@plt+0x1a460>
    17c8:	rscshi	pc, fp, #64	; 0x40
    17cc:	ldmdami	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    17d0:	stmiavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    17d4:			; <UNDEFINED> instruction: 0xf0402b00
    17d8:	mrc	2, 0, r8, cr9, cr8, {4}
    17dc:			; <UNDEFINED> instruction: 0xf7ff0a90
    17e0:	stmdacs	r0, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    17e4:	strbthi	pc, [sp], #704	; 0x2c0	; <UNPREDICTABLE>
    17e8:			; <UNDEFINED> instruction: 0xf8df6cfc
    17ec:	stmiapl	r3!, {r3, r4, fp, ip, sp}^
    17f0:			; <UNDEFINED> instruction: 0xf7ff6818
    17f4:			; <UNDEFINED> instruction: 0xf8dfec6c
    17f8:	stmiapl	r3!, {r4, fp, ip, sp}^
    17fc:			; <UNDEFINED> instruction: 0xf7ff6818
    1800:			; <UNDEFINED> instruction: 0xf7ffec66
    1804:	mcrne	13, 0, lr, cr3, cr6, {5}
    1808:	vsra.s64	q11, <illegal reg q13.5>, #64
    180c:			; <UNDEFINED> instruction: 0xd12c849e
    1810:			; <UNDEFINED> instruction: 0xf7ff6e78
    1814:	strdcs	lr, [r1], -r0
    1818:	stcl	7, cr15, [ip, #1020]!	; 0x3fc
    181c:			; <UNDEFINED> instruction: 0x21016eb8
    1820:	ldc	7, cr15, [sl], #1020	; 0x3fc
    1824:	vmlal.s8	q9, d0, d0
    1828:	mrcvs	4, 5, r8, cr8, cr14, {4}
    182c:	stcl	7, cr15, [r2, #1020]!	; 0x3fc
    1830:	andcs	r2, r1, r2, lsl #2
    1834:	ldc	7, cr15, [r0], #1020	; 0x3fc
    1838:			; <UNDEFINED> instruction: 0x37d0f8df
    183c:	cfldrsvs	mvf4, [fp, #-492]	; 0xfffffe14
    1840:	strle	r0, [sl], #-1821	; 0xfffff8e3
    1844:			; <UNDEFINED> instruction: 0xf7ff6a38
    1848:			; <UNDEFINED> instruction: 0x0644ed1a
    184c:			; <UNDEFINED> instruction: 0xf04065f8
    1850:	vsubw.u8	q12, q0, d29
    1854:			; <UNDEFINED> instruction: 0xf7ff2007
    1858:	ldmvs	fp!, {r1, r3, r5, r8, sl, fp, sp, lr, pc}
    185c:			; <UNDEFINED> instruction: 0x46196818
    1860:	stcl	7, cr15, [r4], #-1020	; 0xfffffc04
    1864:			; <UNDEFINED> instruction: 0xf0003001
    1868:	cdpvs	4, 11, cr8, cr8, cr14, {4}
    186c:	stcl	7, cr15, [r2, #1020]	; 0x3fc
    1870:			; <UNDEFINED> instruction: 0x179cf8df
    1874:	ldrbtmi	r6, [r9], #-3704	; 0xfffff188
    1878:	stc	7, cr15, [r4], {255}	; 0xff
    187c:	stmdacs	r0, {r1, r7, r9, sl, lr}
    1880:	strthi	pc, [sp], #0
    1884:			; <UNDEFINED> instruction: 0x178cf8df
    1888:			; <UNDEFINED> instruction: 0xf8df2300
    188c:	ldrbtmi	r2, [r9], #-1932	; 0xfffff874
    1890:	stmvs	r8, {r1, r3, r4, r5, r6, sl, lr}
    1894:	tstcc	r0, #3178496	; 0x308000
    1898:			; <UNDEFINED> instruction: 0x460463d3
    189c:	stmdavs	r8, {r3, r4, r5, r6, sl, sp, lr}^
    18a0:	vhsub.u8	d20, d16, d16
    18a4:			; <UNDEFINED> instruction: 0xf107832f
    18a8:	ldrtvs	r0, [fp], #92	; 0x5c
    18ac:	andne	lr, r9, #3260416	; 0x31c000
    18b0:	cdp	3, 0, cr2, cr9, cr1, {0}
    18b4:	cmnvs	fp, #16, 20	; 0x10000
    18b8:	vldrvs	s12, [fp, #-748]	; 0xfffffd14
    18bc:			; <UNDEFINED> instruction: 0xf1000698
    18c0:	bvs	1ee20d0 <wattrset@plt+0x1ee0cb8>
    18c4:	blcs	1b938 <wattrset@plt+0x1a520>
    18c8:	andhi	pc, r6, #64, 6
    18cc:			; <UNDEFINED> instruction: 0x26006c7b
    18d0:			; <UNDEFINED> instruction: 0x463446b1
    18d4:	ldrbcc	pc, [pc, #79]!	; 192b <wattrset@plt+0x513>	; <UNPREDICTABLE>
    18d8:	movwcc	r6, #5179	; 0x143b
    18dc:			; <UNDEFINED> instruction: 0x232063fb
    18e0:			; <UNDEFINED> instruction: 0xf8df65bb
    18e4:	ldrbtmi	r3, [fp], #-1848	; 0xfffff8c8
    18e8:	blvs	ffeda7dc <wattrset@plt+0xffed93c4>
    18ec:	mcrcs	4, 0, r6, cr0, cr11, {3}
    18f0:	ldfvsd	f5, [sl, #404]!	; 0x194
    18f4:			; <UNDEFINED> instruction: 0xf1b94610
    18f8:			; <UNDEFINED> instruction: 0xf0000f00
    18fc:	bcs	6e1c8c <wattrset@plt+0x6e0874>
    1900:	adcshi	pc, r6, r0
    1904:			; <UNDEFINED> instruction: 0xf0402a0a
    1908:	blvs	1ee1c5c <wattrset@plt+0x1ee0844>
    190c:	stmdaeq	r3, {r2, r4, r6, r9, fp, sp, lr, pc}
    1910:			; <UNDEFINED> instruction: 0xf04fbf18
    1914:			; <UNDEFINED> instruction: 0xf0000801
    1918:			; <UNDEFINED> instruction: 0xf8df81d4
    191c:	ldrbtmi	r3, [fp], #-1796	; 0xfffff8fc
    1920:	blcc	5b994 <wattrset@plt+0x5a57c>
    1924:			; <UNDEFINED> instruction: 0xf00042a3
    1928:			; <UNDEFINED> instruction: 0xf8df8176
    192c:	ldclvs	6, cr3, [sl], #992	; 0x3e0
    1930:	andlt	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    1934:	ldrdeq	pc, [r0], -fp
    1938:	usatcs	pc, #12, pc, asr #17	; <UNPREDICTABLE>
    193c:	ldrvs	r2, [r9, #288]!	; 0x120
    1940:	cfldrsvs	mvf4, [r2, #-488]	; 0xfffffe18
    1944:	strble	r0, [ip], #-1682	; 0xfffff96e
    1948:	svceq	0x0000f1b9
    194c:	stclne	0, cr13, [r2], #-324	; 0xfffffebc
    1950:	andeq	pc, r7, #18
    1954:	strbmi	fp, [lr], -r4, lsl #30
    1958:			; <UNDEFINED> instruction: 0x46224691
    195c:			; <UNDEFINED> instruction: 0xf7ff6c39
    1960:	blvs	efc7f8 <wattrset@plt+0xefb3e0>
    1964:	ldcvs	8, cr6, [fp], #872	; 0x368
    1968:	rsble	r4, r7, r3, lsl r3
    196c:	ssatcs	pc, #29, pc, asr #17	; <UNPREDICTABLE>
    1970:	ldrdeq	pc, [r0], -fp
    1974:	cfldrsvs	mvf4, [r3, #-488]	; 0xfffffe18
    1978:	ldrtle	r0, [ip], #-1947	; 0xfffff865
    197c:	cmpeq	r8, r7, lsl #2	; <UNPREDICTABLE>
    1980:			; <UNDEFINED> instruction: 0xf7ff2201
    1984:	ldcvs	12, cr14, [r8, #112]!	; 0x70
    1988:	bl	fe9bf98c <wattrset@plt+0xfe9be574>
    198c:	strcc	fp, [r1], #-256	; 0xffffff00
    1990:			; <UNDEFINED> instruction: 0xf7ff6db8
    1994:	bvs	ffefc824 <wattrset@plt+0xffefb40c>
    1998:	stmdacs	r2, {r0, r1, r3, r4, fp, sp, lr}
    199c:	strcc	fp, [r1], #-3848	; 0xfffff0f8
    19a0:	vhsub.u8	d20, d16, d19
    19a4:			; <UNDEFINED> instruction: 0x2320813e
    19a8:			; <UNDEFINED> instruction: 0xb11e65bb
    19ac:	vldrvs	d6, [fp, #-748]	; 0xfffffd14
    19b0:	strle	r0, [lr], #-1689	; 0xfffff967
    19b4:	blvs	ffed32d4 <wattrset@plt+0xffed1ebc>
    19b8:	mcrcs	4, 0, r6, cr0, cr11, {3}
    19bc:			; <UNDEFINED> instruction: 0xf8dfd099
    19c0:	ldrtmi	r3, [r0], r4, ror #12
    19c4:			; <UNDEFINED> instruction: 0x26006cfa
    19c8:	andlt	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    19cc:	ldrdeq	pc, [r0], -fp
    19d0:			; <UNDEFINED> instruction: 0xf04fe7c3
    19d4:			; <UNDEFINED> instruction: 0x464630ff
    19d8:	cdp2	0, 11, cr15, cr6, cr0, {0}
    19dc:			; <UNDEFINED> instruction: 0xf04fe7eb
    19e0:	tstcs	r0, r0, lsl #16
    19e4:	ldc	7, cr15, [r8, #-1020]	; 0xfffffc04
    19e8:	ldrdeq	pc, [r0], -fp
    19ec:	svceq	0x0000f1b9
    19f0:	strbmi	sp, [lr], -sp, lsr #3
    19f4:			; <UNDEFINED> instruction: 0xf107e7b1
    19f8:			; <UNDEFINED> instruction: 0xf7ff016c
    19fc:			; <UNDEFINED> instruction: 0xf8dfec64
    1a00:	ldrbtmi	r2, [sl], #-1584	; 0xfffff9d0
    1a04:	bcs	1bd54 <wattrset@plt+0x1a93c>
    1a08:	rscshi	pc, sl, r0, asr #32
    1a0c:	ldcvs	15, cr6, [sl, #228]!	; 0xe4
    1a10:			; <UNDEFINED> instruction: 0xf0004291
    1a14:			; <UNDEFINED> instruction: 0xf8db80ea
    1a18:	vst4.8	{d16-d19}, [pc], r0
    1a1c:			; <UNDEFINED> instruction: 0xf7ff3180
    1a20:			; <UNDEFINED> instruction: 0xf107ecfc
    1a24:			; <UNDEFINED> instruction: 0xf8db0158
    1a28:	andcs	r0, r1, #0
    1a2c:	bl	ff1bfa30 <wattrset@plt+0xff1be618>
    1a30:	ldrdeq	pc, [r0], -fp
    1a34:			; <UNDEFINED> instruction: 0xf7ff2100
    1a38:			; <UNDEFINED> instruction: 0xe7a4ecf0
    1a3c:	ldrbcs	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    1a40:	ldrdeq	pc, [r0], -fp
    1a44:	cfldrsvs	mvf4, [r3, #-488]	; 0xfffffe18
    1a48:	orreq	pc, r0, r3, lsl r0	; <UNPREDICTABLE>
    1a4c:			; <UNDEFINED> instruction: 0xd09364b9
    1a50:	msreq	SPSR_fs, r7, lsl #2
    1a54:			; <UNDEFINED> instruction: 0xf7ff64ba
    1a58:	ldcvs	12, cr14, [sl], #216	; 0xd8
    1a5c:			; <UNDEFINED> instruction: 0xf8db6db9
    1a60:	ldcvs	0, cr0, [r3, #-0]
    1a64:	bne	149d754 <wattrset@plt+0x149c33c>
    1a68:	andcs	fp, r1, #24, 30	; 0x60
    1a6c:			; <UNDEFINED> instruction: 0xe78364ba
    1a70:	strbcc	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    1a74:	cfldrsvs	mvf4, [fp, #-492]	; 0xfffffe14
    1a78:	strbtle	r0, [sp], #-1689	; 0xfffff967
    1a7c:	ldrcc	pc, [ip, #2271]!	; 0x8df
    1a80:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1a84:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1a88:	adcmi	r3, r3, #1024	; 0x400
    1a8c:	sbchi	pc, r3, r0
    1a90:			; <UNDEFINED> instruction: 0xf1a26cf8
    1a94:			; <UNDEFINED> instruction: 0xf8df0109
    1a98:			; <UNDEFINED> instruction: 0xf1b2358c
    1a9c:	svclt	0x00183fff
    1aa0:			; <UNDEFINED> instruction: 0xf8502901
    1aa4:			; <UNDEFINED> instruction: 0xf8dbb003
    1aa8:			; <UNDEFINED> instruction: 0xf63f0000
    1aac:	strb	sl, [r3, -sp, asr #30]
    1ab0:	svclt	0x00042a09
    1ab4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1ab8:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1abc:	svcge	0x002df43f
    1ac0:	stclne	7, cr14, [sl], #-880	; 0xfffffc90
    1ac4:	ldrvs	fp, [sp, #3864]!	; 0xf18
    1ac8:			; <UNDEFINED> instruction: 0x4628d01b
    1acc:	bl	1f3fad0 <wattrset@plt+0x1f3e6b8>
    1ad0:	svclt	0x00982d7f
    1ad4:	svclt	0x001e2800
    1ad8:			; <UNDEFINED> instruction: 0xf04f6dba
    1adc:			; <UNDEFINED> instruction: 0x461035ff
    1ae0:	svcge	0x000df47f
    1ae4:			; <UNDEFINED> instruction: 0xf7ff4628
    1ae8:			; <UNDEFINED> instruction: 0x6dbaeaf8
    1aec:			; <UNDEFINED> instruction: 0xf0402800
    1af0:			; <UNDEFINED> instruction: 0xf1a280f9
    1af4:	ldrmi	r0, [r0], -r9, lsl #6
    1af8:	vqdmulh.s<illegal width 8>	d18, d0, d1
    1afc:	bcs	6e1ee0 <wattrset@plt+0x6e0ac8>
    1b00:	ldrbmi	sp, [r0], -r1, lsr #32
    1b04:			; <UNDEFINED> instruction: 0xff48f000
    1b08:	strmi	r1, [r5], -r3, asr #24
    1b0c:	ldrhle	r6, [ip, #88]	; 0x58
    1b10:	strcc	pc, [ip, #-2271]!	; 0xfffff721
    1b14:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1b18:	addsmi	r3, ip, #1024	; 0x400
    1b1c:			; <UNDEFINED> instruction: 0xf8dfd078
    1b20:			; <UNDEFINED> instruction: 0x21202524
    1b24:			; <UNDEFINED> instruction: 0xf8df6cf8
    1b28:	ldrbtmi	r3, [sl], #-1276	; 0xfffffb04
    1b2c:			; <UNDEFINED> instruction: 0xf8506d12
    1b30:	b	4adb44 <wattrset@plt+0x4ac72c>
    1b34:	ldrvs	r0, [r9, #2049]!	; 0x801
    1b38:	ldrdeq	pc, [r0], -fp
    1b3c:	svcge	0x004ff47f
    1b40:	strbmi	r4, [r1], r6, asr #12
    1b44:			; <UNDEFINED> instruction: 0xf8dfe709
    1b48:	ldrbtmi	r3, [fp], #-1280	; 0xfffffb00
    1b4c:			; <UNDEFINED> instruction: 0x06986d1b
    1b50:			; <UNDEFINED> instruction: 0xf04fbf48
    1b54:	ldrble	r3, [r4, #1535]	; 0x5ff
    1b58:			; <UNDEFINED> instruction: 0xf7ff4650
    1b5c:	ldmdacs	fp, {r1, r2, r6, sl, fp, sp, lr, pc}^
    1b60:			; <UNDEFINED> instruction: 0xf107bf04
    1b64:	strcs	r0, [r0], -r7, lsl #17
    1b68:	sbc	sp, sl, fp
    1b6c:	teqeq	r0, #160, 2	; 0x28	; <UNPREDICTABLE>
    1b70:	svclt	0x0018283b
    1b74:	stmdale	r9!, {r0, r3, r8, r9, fp, sp}
    1b78:			; <UNDEFINED> instruction: 0xf8083601
    1b7c:	cdpcs	15, 6, cr0, cr4, cr1, {0}
    1b80:	ldrbmi	sp, [r0], -sl
    1b84:	ldc	7, cr15, [r0], #-1020	; 0xfffffc04
    1b88:	mvnle	r2, sp, ror #16
    1b8c:	mvnseq	pc, #-1073741823	; 0xc0000001
    1b90:	movwcs	r4, #1054	; 0x41e
    1b94:	stclcc	8, cr15, [r8], #-24	; 0xffffffe8
    1b98:	umulleq	pc, r8, r7, r8	; <UNPREDICTABLE>
    1b9c:			; <UNDEFINED> instruction: 0xf0002800
    1ba0:			; <UNDEFINED> instruction: 0xf8978147
    1ba4:			; <UNDEFINED> instruction: 0xf1073088
    1ba8:	cdp	0, 1, cr0, cr9, cr8, {4}
    1bac:	ldrbvs	r6, [r8, #2576]!	; 0xa10
    1bb0:	and	fp, fp, r3, lsr #18
    1bb4:			; <UNDEFINED> instruction: 0xf8106df8
    1bb8:	teqlt	fp, r1, lsl #22
    1bbc:	ldrtmi	r2, [r1], -sl, lsl #4
    1bc0:	b	1fbfbc4 <wattrset@plt+0x1fbe7ac>
    1bc4:	stc2l	0, cr15, [r0]
    1bc8:	mvnsle	r2, r0, lsl #16
    1bcc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1bd0:	ldrbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1bd4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1bd8:	sfmle	f4, 4, [r2, #-652]!	; 0xfffffd74
    1bdc:	ldrvs	r2, [fp, #800]!	; 0x320
    1be0:			; <UNDEFINED> instruction: 0x46466c3b
    1be4:	mvnsvs	r3, #67108864	; 0x4000000
    1be8:			; <UNDEFINED> instruction: 0xf8dfe6e5
    1bec:	ldrbtmi	r2, [sl], #-1124	; 0xfffffb9c
    1bf0:	smmlaeq	r1, r2, sp, r6
    1bf4:	cdpvs	5, 15, cr13, cr10, cr4, {0}
    1bf8:	mvnseq	pc, #50	; 0x32
    1bfc:	svcge	0x000bf47f
    1c00:	ldrdeq	pc, [r0], -fp
    1c04:	cmpeq	r8, r7, lsl #2	; <UNPREDICTABLE>
    1c08:			; <UNDEFINED> instruction: 0xf7ff2201
    1c0c:	ssat	lr, #27, r8, asr #21
    1c10:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1c14:			; <UNDEFINED> instruction: 0xf7ff4628
    1c18:	stmdacs	r2, {r5, r6, r9, fp, sp, lr, pc}
    1c1c:	ldcvs	0, cr13, [sl, #420]!	; 0x1a4
    1c20:			; <UNDEFINED> instruction: 0xf8c7e736
    1c24:			; <UNDEFINED> instruction: 0xf8df8034
    1c28:	cfldrdvs	mvd3, [sl], #-176	; 0xffffff50
    1c2c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1c30:			; <UNDEFINED> instruction: 0xf73f4293
    1c34:	ldrbmi	sl, [r0], -r1, asr #28
    1c38:	bl	fe23fc3c <wattrset@plt+0xfe23e824>
    1c3c:	bne	43d4a8 <wattrset@plt+0x43c090>
    1c40:	andcs	r6, r0, #248, 18	; 0x3e0000
    1c44:	b	ff4bfc48 <wattrset@plt+0xff4be830>
    1c48:	vmlal.s8	q9, d0, d0
    1c4c:	lfmvs	f0, 3, [fp, #448]!	; 0x1c0
    1c50:	andcs	pc, r7, #201326595	; 0xc000003
    1c54:	cmneq	pc, #3	; <UNPREDICTABLE>
    1c58:	andle	r4, fp, r3, lsl r3
    1c5c:	ldrbtmi	r4, [fp], #-3070	; 0xfffff402
    1c60:			; <UNDEFINED> instruction: 0x06da6d1b
    1c64:	tsthi	r0, r0, lsl #2	; <UNPREDICTABLE>
    1c68:	ldrbtmi	r4, [fp], #-3068	; 0xfffff404
    1c6c:			; <UNDEFINED> instruction: 0x065b6d1b
    1c70:	sbchi	pc, r3, #0, 2
    1c74:	strdcs	r4, [r0, -sl]
    1c78:	ldrbtmi	r4, [sl], #-3050	; 0xfffff416
    1c7c:	ldclvs	0, cr6, [sl], #836	; 0x344
    1c80:	stmdavs	r0!, {r2, r4, r6, r7, fp, ip, lr}
    1c84:	b	ff13fc88 <wattrset@plt+0xff13e870>
    1c88:	blcs	1cf7c <wattrset@plt+0x1bb64>
    1c8c:	cmphi	r0, r0, asr #32	; <UNPREDICTABLE>
    1c90:	ldrbtmi	r4, [fp], #-3060	; 0xfffff40c
    1c94:	blcs	1d208 <wattrset@plt+0x1bdf0>
    1c98:	sbchi	pc, sp, r0, asr #32
    1c9c:	blvc	ff33d320 <wattrset@plt+0xff33bf08>
    1ca0:	blhi	ff1fd778 <wattrset@plt+0xff1fc360>
    1ca4:	blx	43d870 <wattrset@plt+0x43c458>
    1ca8:	addshi	pc, lr, r0, asr #2
    1cac:	blvc	ff2bd330 <wattrset@plt+0xff2bbf18>
    1cb0:	blvc	1fd558 <wattrset@plt+0x1fc140>
    1cb4:	blvc	ff1fd8ac <wattrset@plt+0xff1fc494>
    1cb8:	beq	fe43d51c <wattrset@plt+0xfe43c104>
    1cbc:	b	fe43fcc0 <wattrset@plt+0xfe43e8a8>
    1cc0:			; <UNDEFINED> instruction: 0x4644e57d
    1cc4:			; <UNDEFINED> instruction: 0xf04fe784
    1cc8:			; <UNDEFINED> instruction: 0xf00030ff
    1ccc:	bvs	1f011c8 <wattrset@plt+0x1effdb0>
    1cd0:	blcs	1bd44 <wattrset@plt+0x1a92c>
    1cd4:	ldclge	7, cr15, [sl, #252]!	; 0xfc
    1cd8:	movwcc	r6, #7291	; 0x1c7b
    1cdc:	movwcs	r6, #1147	; 0x47b
    1ce0:			; <UNDEFINED> instruction: 0xe7a0637b
    1ce4:	ldrbcc	pc, [pc, #79]!	; 1d3b <wattrset@plt+0x923>	; <UNPREDICTABLE>
    1ce8:			; <UNDEFINED> instruction: 0xe6084610
    1cec:	ldrbcc	pc, [pc, #79]!	; 1d43 <wattrset@plt+0x92b>	; <UNPREDICTABLE>
    1cf0:	blvs	ffebb518 <wattrset@plt+0xffeba100>
    1cf4:	cfldrsvs	mvf2, [fp], #-0
    1cf8:	movwcc	r6, #11709	; 0x2dbd
    1cfc:	ldrbtvs	r6, [fp], #-1082	; 0xfffffbc6
    1d00:	ldrbmi	lr, [r1], -r6, ror #14
    1d04:	b	ff93fd08 <wattrset@plt+0xff93e8f0>
    1d08:	andcs	lr, r0, r0, ror #14
    1d0c:			; <UNDEFINED> instruction: 0xf7ff46ea
    1d10:			; <UNDEFINED> instruction: 0x4603ea1a
    1d14:	subseq	pc, r4, r7, lsl #2
    1d18:			; <UNDEFINED> instruction: 0xf7ff657b
    1d1c:	strmi	lr, [r5], -r0, lsr #20
    1d20:			; <UNDEFINED> instruction: 0xf7ff20b4
    1d24:			; <UNDEFINED> instruction: 0xf100ea34
    1d28:	mcrrne	3, 0, r0, r1, cr8
    1d2c:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    1d30:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
    1d34:	ldrtvs	sl, [fp], #2818	; 0xb02
    1d38:			; <UNDEFINED> instruction: 0xf7ff4618
    1d3c:	stmibmi	sl, {r1, r2, r4, r5, r6, r9, fp, sp, lr, pc}^
    1d40:	andcs	r2, r0, r5, lsl #4
    1d44:			; <UNDEFINED> instruction: 0xf7ff4479
    1d48:	tstcs	r1, r0, lsl sl
    1d4c:	blhi	3d388 <wattrset@plt+0x3bf70>
    1d50:			; <UNDEFINED> instruction: 0xf1074602
    1d54:			; <UNDEFINED> instruction: 0xf7ff0058
    1d58:	stmibmi	r4, {r2, r4, r5, r6, r9, fp, sp, lr, pc}^
    1d5c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1d60:	andcs	r4, r0, r6, lsl #12
    1d64:	b	3fd68 <wattrset@plt+0x3e950>
    1d68:	cfldr32vs	mvfx9, [fp]
    1d6c:	strmi	r2, [r2], -r1, lsl #2
    1d70:	subseq	pc, ip, r7, lsl #2
    1d74:	b	193fd78 <wattrset@plt+0x193e960>
    1d78:	addsmi	r6, r8, #2293760	; 0x230000
    1d7c:	ldcle	6, cr4, [r8], {5}
    1d80:	stmdaeq	r0, {r1, r2, r8, r9, fp, sp, lr, pc}
    1d84:	blmi	fe9d3298 <wattrset@plt+0xfe9d1e80>
    1d88:	addshi	pc, r3, r0, lsl #6
    1d8c:	ldmpl	r4, {r1, r3, r4, r5, r6, r7, sl, fp, sp, lr}^
    1d90:			; <UNDEFINED> instruction: 0x21004bb7
    1d94:	ldrbtmi	r6, [fp], #-2080	; 0xfffff7e0
    1d98:	blne	149be08 <wattrset@plt+0x149a9f0>
    1d9c:			; <UNDEFINED> instruction: 0xf7ff3201
    1da0:	andcc	lr, r1, r4, lsl #19
    1da4:	stmdavs	r0!, {r0, r2, ip, lr, pc}
    1da8:	rscscc	pc, pc, #79	; 0x4f
    1dac:			; <UNDEFINED> instruction: 0xf7ff6df9
    1db0:			; <UNDEFINED> instruction: 0x6db8e9a6
    1db4:	ldmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1db8:			; <UNDEFINED> instruction: 0xf7ff6df8
    1dbc:			; <UNDEFINED> instruction: 0x46d5e99a
    1dc0:	cdpmi	5, 10, cr14, cr12, cr11, {0}
    1dc4:	blx	ff0bddce <wattrset@plt+0xff0bc9b6>
    1dc8:	ldmib	r6, {r1, r2, r3, r4, r5, r6, sl, lr}^
    1dcc:			; <UNDEFINED> instruction: 0xf7ff1000
    1dd0:	blmi	fe53c6a0 <wattrset@plt+0xfe53b288>
    1dd4:	ldmpl	r4, {r1, r3, r4, r5, r6, r7, sl, fp, sp, lr}^
    1dd8:			; <UNDEFINED> instruction: 0xf7ff6820
    1ddc:	andcs	lr, r1, #974848	; 0xee000
    1de0:	rscsvs	r2, r2, r0, lsl #6
    1de4:	ldrbt	r6, [r1], #43	; 0x2b
    1de8:	blvc	ff23d9e0 <wattrset@plt+0xff23c5c8>
    1dec:	beq	fe43d650 <wattrset@plt+0xfe43c238>
    1df0:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1df4:	smlattcs	r0, r3, r4, lr
    1df8:	subseq	pc, ip, r7, lsl #2
    1dfc:	ldmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e00:	andseq	lr, r7, #3522560	; 0x35c000
    1e04:	cmpcs	r0, r4, asr #4	; <UNPREDICTABLE>
    1e08:	smlabteq	pc, r0, r2, pc	; <UNPREDICTABLE>
    1e0c:	blx	ff047d62 <wattrset@plt+0xff04694a>
    1e10:	stmib	r7, {r8, r9, sp}^
    1e14:	strb	r2, [r4], #772	; 0x304
    1e18:	stmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e1c:			; <UNDEFINED> instruction: 0xf0402800
    1e20:			; <UNDEFINED> instruction: 0xf8d9808e
    1e24:			; <UNDEFINED> instruction: 0xf0233050
    1e28:			; <UNDEFINED> instruction: 0xf8c90320
    1e2c:	strt	r3, [fp], #80	; 0x50
    1e30:	stc2	0, cr15, [sl], {0}
    1e34:	ldcvs	6, cr14, [r9], #724	; 0x2d4
    1e38:	beq	43d6a4 <wattrset@plt+0x43c28c>
    1e3c:	ldmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e40:	ldrcc	lr, [r7], #-2519	; 0xfffff629
    1e44:	subcs	pc, r0, #68, 4	; 0x40000004
    1e48:	andeq	pc, pc, #192, 4
    1e4c:	ldrdeq	lr, [r4, -r7]
    1e50:	blx	ff087dee <wattrset@plt+0xff0869d6>
    1e54:			; <UNDEFINED> instruction: 0xf0014503
    1e58:	ldc	8, cr15, [pc, #876]	; 21cc <wattrset@plt+0xdb4>
    1e5c:	mcrr	11, 5, r7, r1, cr15
    1e60:	vmov.32	d8[0], r0
    1e64:	mrrc	11, 0, r6, r1, cr7
    1e68:			; <UNDEFINED> instruction: 0xf0010b16
    1e6c:	stmib	r7, {r0, r3, r8, fp, ip, sp, lr, pc}^
    1e70:	ldmib	r7, {r2, r8}^
    1e74:	addsmi	r2, sp, #4, 6	; 0x10000000
    1e78:	addsmi	fp, r4, #8, 30
    1e7c:	cfldrsge	mvf15, [pc], {191}	; 0xbf
    1e80:			; <UNDEFINED> instruction: 0xf7ff1b00
    1e84:	ldr	lr, [sl], #2478	; 0x9ae
    1e88:	stmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e8c:	ldmdbmi	sl!, {r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}^
    1e90:	blmi	174a6ac <wattrset@plt+0x1749294>
    1e94:	ldrbtmi	r2, [r9], #-0
    1e98:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1e9c:			; <UNDEFINED> instruction: 0xf7ff681c
    1ea0:	tstcs	r1, r4, ror #18
    1ea4:	strtmi	r4, [r0], -r2, lsl #12
    1ea8:	b	113feac <wattrset@plt+0x113ea94>
    1eac:			; <UNDEFINED> instruction: 0xf7ff2001
    1eb0:			; <UNDEFINED> instruction: 0x6cf8e9fe
    1eb4:	ldrmi	r2, [r1], -r0, lsl #4
    1eb8:	stmdavs	r0!, {r2, r6, r7, fp, ip, lr}
    1ebc:	ldm	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ec0:	teqle	r5, r1
    1ec4:			; <UNDEFINED> instruction: 0xf1084a6d
    1ec8:	ldrbtmi	r0, [sl], #-769	; 0xfffffcff
    1ecc:	ldrdls	pc, [r0], -r2
    1ed0:			; <UNDEFINED> instruction: 0xf6bf454b
    1ed4:			; <UNDEFINED> instruction: 0xf108af5d
    1ed8:	ldrmi	r0, [r9, #771]	; 0x303
    1edc:	sbcshi	pc, r6, r0, lsl #6
    1ee0:	andeq	lr, r5, #173056	; 0x2a400
    1ee4:	bcc	11bf6c <wattrset@plt+0x11ab54>
    1ee8:			; <UNDEFINED> instruction: 0xf7ff2100
    1eec:	ldrdcc	lr, [r1], -lr	; <UNPREDICTABLE>
    1ef0:	svcge	0x004ef43f
    1ef4:			; <UNDEFINED> instruction: 0xf04f4962
    1ef8:	stmdavs	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    1efc:			; <UNDEFINED> instruction: 0xf7ff4479
    1f00:			; <UNDEFINED> instruction: 0xe745e8fe
    1f04:	subseq	pc, ip, #-1073741823	; 0xc0000001
    1f08:	mcr	4, 0, r6, cr9, cr11, {5}
    1f0c:			; <UNDEFINED> instruction: 0xe6922a10
    1f10:	b	17bff14 <wattrset@plt+0x17beafc>
    1f14:	bllt	7ff18 <wattrset@plt+0x7eb00>
    1f18:			; <UNDEFINED> instruction: 0xf85a4b3a
    1f1c:	ldmdavs	r8, {r0, r1, ip, sp}
    1f20:	blx	11bdf28 <wattrset@plt+0x11bcb10>
    1f24:			; <UNDEFINED> instruction: 0xf85a4b38
    1f28:	ldmdavs	r8, {r0, r1, ip, sp}
    1f2c:	blx	103df34 <wattrset@plt+0x103cb1c>
    1f30:			; <UNDEFINED> instruction: 0xf04f6db9
    1f34:	stmdavs	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    1f38:	stmia	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f3c:			; <UNDEFINED> instruction: 0xf7ffe7c2
    1f40:	ldclmi	8, cr14, [r0, #-624]	; 0xfffffd90
    1f44:	stmia	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f48:	teq	ip, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    1f4c:	stfeqp	f7, [ip], #-28	; 0xffffffe4
    1f50:	ldrbtmi	r4, [lr], #1149	; 0x47d
    1f54:	strcs	r4, [r9], #-1614	; 0xfffff9b2
    1f58:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1f5c:			; <UNDEFINED> instruction: 0x000fe8be
    1f60:	submi	pc, r8, r9, asr #17
    1f64:	eorshi	pc, ip, r9, asr #17
    1f68:	ldrd	pc, [r0], -lr
    1f6c:	andeq	lr, pc, ip, lsr #17
    1f70:	and	pc, r0, ip, lsr #17
    1f74:			; <UNDEFINED> instruction: 0xf8c92c00
    1f78:	svclt	0x00c88040
    1f7c:	ldcle	0, cr2, [r8, #-0]
    1f80:			; <UNDEFINED> instruction: 0xf1076beb
    1f84:	bl	82b4c <wattrset@plt+0x81734>
    1f88:	blx	4c2892 <wattrset@plt+0x4c147a>
    1f8c:			; <UNDEFINED> instruction: 0xf9320004
    1f90:			; <UNDEFINED> instruction: 0xf1071c84
    1f94:	bl	82b5c <wattrset@plt+0x81744>
    1f98:	andcc	r0, r1, r3, asr #6
    1f9c:			; <UNDEFINED> instruction: 0x2c84f933
    1fa0:			; <UNDEFINED> instruction: 0xf7ffb200
    1fa4:			; <UNDEFINED> instruction: 0x6c28e9b0
    1fa8:	andcc	r6, r1, ip, lsr #25
    1fac:	addmi	r6, r4, #40, 8	; 0x28000000
    1fb0:	blvs	ffcf9350 <wattrset@plt+0xffcf7f38>
    1fb4:	movwcc	r6, #7348	; 0x1cb4
    1fb8:	adcmi	r6, r3, #-872415229	; 0xcc000003
    1fbc:	movwcs	sp, #3034	; 0xbda
    1fc0:	tstcc	r0, #3244032	; 0x318000
    1fc4:			; <UNDEFINED> instruction: 0xf7ff63f3
    1fc8:	svclt	0x0000bbdf
    1fcc:	andhi	pc, r0, pc, lsr #7
    1fd0:	andeq	r0, r0, r0
    1fd4:	adcsmi	ip, r0, r0, lsl #12
    1fd8:	andeq	r0, r0, r0
    1fdc:	smlawbmi	lr, r0, r4, r8
    1fe0:	andeq	r0, r0, r4, asr r1
    1fe4:	andeq	r1, r0, fp, lsr r2
    1fe8:	andeq	r2, r1, r6, ror r9
    1fec:	andeq	r0, r0, pc, lsr #24
    1ff0:	andeq	r2, r1, r0, asr #18
    1ff4:	andeq	r2, r1, sl, asr r8
    1ff8:	andeq	r2, r1, r2, asr r8
    1ffc:	andeq	r2, r1, r6, lsl r9
    2000:	andeq	r2, r1, r4, lsr r8
    2004:	andeq	r0, r0, r0, ror r1
    2008:	andeq	r0, r0, r8, asr r1
    200c:	muleq	r1, ip, r8
    2010:	andeq	r1, r0, r2, lsl #27
    2014:	andeq	r2, r1, r6, ror r7
    2018:	andeq	r2, r1, r8, asr #16
    201c:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    2020:	andeq	r2, r1, r6, ror #13
    2024:	andeq	r0, r0, ip, asr r1
    2028:	muleq	r1, r8, r7
    202c:	andeq	r2, r1, r4, ror #14
    2030:	andeq	r2, r1, r2, lsl #12
    2034:	muleq	r1, r4, r6
    2038:	andeq	r2, r1, r4, ror #12
    203c:	andeq	r2, r1, r0, lsl #11
    2040:	strdeq	r2, [r1], -r0
    2044:	andeq	r2, r1, lr, lsr #11
    2048:	andeq	r2, r1, lr, lsl #11
    204c:	andeq	r2, r1, r0, lsr r4
    2050:	andeq	r2, r1, sl, ror #9
    2054:	ldrdeq	r2, [r1], -r8
    2058:	andeq	r2, r1, sl, ror r4
    205c:	andeq	r2, r1, lr, ror #8
    2060:	andeq	r2, r1, sl, lsl #7
    2064:	andeq	r2, r1, r6, asr #8
    2068:	andeq	r1, r0, ip, ror #15
    206c:	andeq	r1, r0, r2, ror #15
    2070:	andeq	r2, r1, lr, ror #4
    2074:	andeq	r2, r1, ip, lsr r2
    2078:	andeq	r1, r0, lr, asr r6
    207c:	andeq	r2, r1, sl, lsr r1
    2080:	andeq	r1, r0, ip, asr #12
    2084:	andeq	r2, r1, r8, lsl #3
    2088:	andeq	r1, r0, r6, lsl #14
    208c:	ldrdlt	pc, [r4], -r7
    2090:	mvnscc	pc, pc, asr #32
    2094:			; <UNDEFINED> instruction: 0xf7ff4658
    2098:	strmi	lr, [r0], #2424	; 0x978
    209c:	ble	c137a8 <wattrset@plt+0xc12390>
    20a0:	stmdaeq	r5, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    20a4:	ldrdls	pc, [ip], -r7
    20a8:	stmdaeq	r6, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    20ac:	stmdaeq	r3, {r3, r5, r7, r8, ip, sp, lr, pc}
    20b0:			; <UNDEFINED> instruction: 0xf109e005
    20b4:			; <UNDEFINED> instruction: 0x465839ff
    20b8:			; <UNDEFINED> instruction: 0xf7ff4649
    20bc:	strmi	lr, [r0, #2406]	; 0x966
    20c0:	stmdavs	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    20c4:	tstcs	r0, r2, lsr r6
    20c8:	svc	0x00eef7fe
    20cc:	andle	r3, r4, r1
    20d0:			; <UNDEFINED> instruction: 0x464a6879
    20d4:			; <UNDEFINED> instruction: 0xf7ff6820
    20d8:	blmi	177c2a8 <wattrset@plt+0x177ae90>
    20dc:	stmdavs	r0!, {r8, sp}
    20e0:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    20e4:	bcc	108e34 <wattrset@plt+0x107a1c>
    20e8:	svc	0x00def7fe
    20ec:			; <UNDEFINED> instruction: 0xf43f3001
    20f0:	ldmdbmi	r8, {r0, r1, r2, r3, r6, r9, sl, fp, sp, pc}^
    20f4:	rscscc	pc, pc, #79	; 0x4f
    20f8:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
    20fc:	svc	0x00fef7fe
    2100:	stmdavs	r0!, {r1, r2, r6, r9, sl, sp, lr, pc}
    2104:	tstcs	r0, r2, lsr r6
    2108:	svc	0x00cef7fe
    210c:			; <UNDEFINED> instruction: 0xf43f3001
    2110:	ldmdavs	r9!, {r0, r1, r2, r3, r4, r5, r9, sl, fp, sp, pc}^
    2114:	rscscc	pc, pc, #79	; 0x4f
    2118:			; <UNDEFINED> instruction: 0xf7ff6820
    211c:			; <UNDEFINED> instruction: 0xe637e850
    2120:	strmi	r4, [r1], -sp, asr #20
    2124:	andcs	r4, r1, fp, lsr #12
    2128:			; <UNDEFINED> instruction: 0xf7ff447a
    212c:			; <UNDEFINED> instruction: 0xf7ffe878
    2130:	stmdbmi	sl, {r2, r3, r4, r6, r7, fp, sp, lr, pc}^
    2134:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2138:	andcs	r6, r0, r4, lsl #16
    213c:	ldmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2140:	strmi	r4, [r2], -r1, lsr #12
    2144:			; <UNDEFINED> instruction: 0xf7ff2008
    2148:			; <UNDEFINED> instruction: 0xf7ffe86a
    214c:	stmdbmi	r4, {r1, r2, r3, r6, r7, fp, sp, lr, pc}^
    2150:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2154:	andcs	r6, r0, r4, lsl #16
    2158:	stmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    215c:	strmi	r4, [r2], -r1, lsr #12
    2160:			; <UNDEFINED> instruction: 0xf7ff2002
    2164:			; <UNDEFINED> instruction: 0xf7ffe85c
    2168:	ldmdbmi	lr!, {r6, r7, fp, sp, lr, pc}
    216c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2170:	ldmibvs	r8!, {r2, fp, sp, lr}^
    2174:	svc	0x00f8f7fe
    2178:	strmi	r4, [r2], -r1, lsr #12
    217c:			; <UNDEFINED> instruction: 0xf7ff2003
    2180:			; <UNDEFINED> instruction: 0xf7fee84e
    2184:			; <UNDEFINED> instruction: 0xf7ffeffe
    2188:	ldmdbmi	r7!, {r4, r5, r7, fp, sp, lr, pc}
    218c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2190:	ldmibvs	r8!, {r2, fp, sp, lr}^
    2194:	svc	0x00e8f7fe
    2198:	bcc	43da08 <wattrset@plt+0x43c5f0>
    219c:	strmi	r4, [r2], -r1, lsr #12
    21a0:			; <UNDEFINED> instruction: 0xf85369b8
    21a4:	andcs	r3, r4, r0, lsr #32
    21a8:	ldmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    21ac:	strmi	r4, [r1], -pc, lsr #20
    21b0:	ldrbtmi	r2, [sl], #-1
    21b4:	ldmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    21b8:	andcs	r4, r5, #737280	; 0xb4000
    21bc:	ldrbtmi	r4, [r9], #-2861	; 0xfffff4d3
    21c0:			; <UNDEFINED> instruction: 0xf7ffe66a
    21c4:	stmdbmi	ip!, {r1, r4, r7, fp, sp, lr, pc}
    21c8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    21cc:	andcs	r6, r0, r4, lsl #16
    21d0:	svc	0x00caf7fe
    21d4:	strmi	r4, [r2], -r1, lsr #12
    21d8:			; <UNDEFINED> instruction: 0xf7ff2007
    21dc:			; <UNDEFINED> instruction: 0xf7ffe820
    21e0:	stmdbmi	r6!, {r2, r7, fp, sp, lr, pc}
    21e4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    21e8:	ldrbmi	r6, [r0], -r4, lsl #16
    21ec:	svc	0x00bcf7fe
    21f0:	strmi	r4, [r2], -r1, lsr #12
    21f4:			; <UNDEFINED> instruction: 0xf7ff2005
    21f8:			; <UNDEFINED> instruction: 0xf8d7e812
    21fc:	andcs	sl, r0, #76	; 0x4c
    2200:	blmi	814684 <wattrset@plt+0x81326c>
    2204:			; <UNDEFINED> instruction: 0xf85a447b
    2208:	ldmdavs	r9, {r0, lr}^
    220c:	stmdbcc	r1, {r5, fp, sp, lr}
    2210:	svc	0x004af7fe
    2214:	andle	r3, ip, r1
    2218:	andcs	r4, r5, #442368	; 0x6c000
    221c:	stmdavs	r5!, {sp}
    2220:			; <UNDEFINED> instruction: 0xf7fe4479
    2224:			; <UNDEFINED> instruction: 0xf04fefa2
    2228:			; <UNDEFINED> instruction: 0x460132ff
    222c:			; <UNDEFINED> instruction: 0xf7fe4628
    2230:	stmdavs	r0!, {r1, r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    2234:	svc	0x00ecf7fe
    2238:			; <UNDEFINED> instruction: 0xf85a4b14
    223c:	ldmdavs	r8, {r0, r1, ip, sp}
    2240:	stmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2244:	stmia	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2248:			; <UNDEFINED> instruction: 0xf7ff2008
    224c:	svclt	0x0000e830
    2250:	andeq	r1, r1, r4, lsr #30
    2254:	andeq	r1, r0, lr, asr #8
    2258:			; <UNDEFINED> instruction: 0x000013b0
    225c:	andeq	r1, r0, sl, ror r4
    2260:	andeq	r1, r0, sl, lsl r4
    2264:	andeq	r1, r0, r6, lsl r4
    2268:	andeq	r1, r0, r2, lsl #8
    226c:	andeq	r1, r0, lr, lsl #6
    2270:	andeq	r1, r0, lr, asr #6
    2274:	andeq	r0, r0, r8, asr r1
    2278:	andeq	r1, r0, r6, lsl #7
    227c:	andeq	r1, r0, r2, asr #7
    2280:	andeq	r0, r0, ip, asr r1
    2284:	andeq	r1, r1, r0, lsl #28
    2288:	muleq	r0, r8, r3
    228c:	andeq	r0, r0, r8, ror #2
    2290:	bleq	3e3d4 <wattrset@plt+0x3cfbc>
    2294:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2298:	strbtmi	fp, [sl], -r2, lsl #24
    229c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    22a0:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    22a4:	ldrmi	sl, [sl], #776	; 0x308
    22a8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    22ac:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    22b0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    22b4:			; <UNDEFINED> instruction: 0xf85a4b06
    22b8:	stmdami	r6, {r0, r1, ip, sp}
    22bc:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    22c0:	svc	0x00d6f7fe
    22c4:	stm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    22c8:			; <UNDEFINED> instruction: 0x00011bb0
    22cc:	andeq	r0, r0, r4, asr #2
    22d0:	andeq	r0, r0, ip, ror #2
    22d4:	andeq	r0, r0, r4, ror r1
    22d8:	ldr	r3, [pc, #20]	; 22f4 <wattrset@plt+0xedc>
    22dc:	ldr	r2, [pc, #20]	; 22f8 <wattrset@plt+0xee0>
    22e0:	add	r3, pc, r3
    22e4:	ldr	r2, [r3, r2]
    22e8:	cmp	r2, #0
    22ec:	bxeq	lr
    22f0:	b	1288 <__gmon_start__@plt>
    22f4:	muleq	r1, r0, fp
    22f8:	andeq	r0, r0, r4, ror #2
    22fc:	blmi	1d431c <wattrset@plt+0x1d2f04>
    2300:	bmi	1d34e8 <wattrset@plt+0x1d20d0>
    2304:	addmi	r4, r3, #2063597568	; 0x7b000000
    2308:	andle	r4, r3, sl, ror r4
    230c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2310:	ldrmi	fp, [r8, -r3, lsl #2]
    2314:	svclt	0x00004770
    2318:	ldrdeq	r1, [r1], -r4
    231c:	ldrdeq	r1, [r1], -r0
    2320:	andeq	r1, r1, ip, ror #22
    2324:	andeq	r0, r0, ip, asr #2
    2328:	stmdbmi	r9, {r3, fp, lr}
    232c:	bmi	253514 <wattrset@plt+0x2520fc>
    2330:	bne	25351c <wattrset@plt+0x252104>
    2334:	svceq	0x00cb447a
    2338:			; <UNDEFINED> instruction: 0x01a1eb03
    233c:	andle	r1, r3, r9, asr #32
    2340:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2344:	ldrmi	fp, [r8, -r3, lsl #2]
    2348:	svclt	0x00004770
    234c:	andeq	r1, r1, r8, lsr #27
    2350:	andeq	r1, r1, r4, lsr #27
    2354:	andeq	r1, r1, r0, asr #22
    2358:	andeq	r0, r0, r0, lsl #3
    235c:	blmi	2af784 <wattrset@plt+0x2ae36c>
    2360:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2364:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2368:	blmi	27091c <wattrset@plt+0x26f504>
    236c:	ldrdlt	r5, [r3, -r3]!
    2370:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2374:			; <UNDEFINED> instruction: 0xf7fe6818
    2378:			; <UNDEFINED> instruction: 0xf7ffee9e
    237c:	blmi	1c2280 <wattrset@plt+0x1c0e68>
    2380:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2384:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2388:	andeq	r1, r1, r2, ror sp
    238c:	andeq	r1, r1, r0, lsl fp
    2390:	andeq	r0, r0, r8, asr #2
    2394:	andeq	r1, r1, lr, lsl #25
    2398:	andeq	r1, r1, r2, asr sp
    239c:	svclt	0x0000e7c4
    23a0:	andcs	r4, r1, #2048	; 0x800
    23a4:	andsvs	r4, sl, fp, ror r4
    23a8:	svclt	0x00004770
    23ac:	andeq	r1, r1, r4, lsr sp
    23b0:			; <UNDEFINED> instruction: 0x46044952
    23b4:	andcs	fp, r5, #8, 10	; 0x2000000
    23b8:	andcs	r4, r0, r9, ror r4
    23bc:	mrc	7, 6, APSR_nzcv, cr4, cr14, {7}
    23c0:			; <UNDEFINED> instruction: 0xf7ff4621
    23c4:	stmdbmi	lr, {fp, sp, lr, pc}^
    23c8:	andcs	r2, r0, r5, lsl #4
    23cc:	cfstrdmi	mvd4, [sp, #-484]	; 0xfffffe1c
    23d0:	mcr	7, 6, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    23d4:	ldrbtmi	r4, [sp], #-2892	; 0xfffff4b4
    23d8:	stmiapl	fp!, {r0, r8, sp}^
    23dc:			; <UNDEFINED> instruction: 0x4602681b
    23e0:			; <UNDEFINED> instruction: 0xf7fe4620
    23e4:	stmdbmi	r9, {r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
    23e8:	andcs	r2, r0, r5, lsl #4
    23ec:			; <UNDEFINED> instruction: 0xf7fe4479
    23f0:			; <UNDEFINED> instruction: 0x4621eebc
    23f4:	svc	0x00e6f7fe
    23f8:	andcs	r4, r5, #1130496	; 0x114000
    23fc:	ldrbtmi	r2, [r9], #-0
    2400:	mrc	7, 5, APSR_nzcv, cr2, cr14, {7}
    2404:			; <UNDEFINED> instruction: 0xf7fe4621
    2408:	stmdbmi	r2, {r1, r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    240c:	andcs	r2, r0, r5, lsl #4
    2410:			; <UNDEFINED> instruction: 0xf7fe4479
    2414:	strtmi	lr, [r1], -sl, lsr #29
    2418:	svc	0x00d4f7fe
    241c:	andcs	r4, r5, #1015808	; 0xf8000
    2420:	ldrbtmi	r2, [r9], #-0
    2424:	mcr	7, 5, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2428:			; <UNDEFINED> instruction: 0xf7fe4621
    242c:	ldmdbmi	fp!, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    2430:	andcs	r2, r0, r5, lsl #4
    2434:			; <UNDEFINED> instruction: 0xf7fe4479
    2438:			; <UNDEFINED> instruction: 0x4621ee98
    243c:	svc	0x00c2f7fe
    2440:	andcs	r4, r5, #901120	; 0xdc000
    2444:	ldrbtmi	r2, [r9], #-0
    2448:	mcr	7, 4, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    244c:			; <UNDEFINED> instruction: 0xf7fe4621
    2450:	ldmdbmi	r4!, {r1, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    2454:	andcs	r2, r0, r5, lsl #4
    2458:			; <UNDEFINED> instruction: 0xf7fe4479
    245c:	strtmi	lr, [r1], -r6, lsl #29
    2460:	svc	0x00b0f7fe
    2464:	andcs	r4, r5, #48, 18	; 0xc0000
    2468:	ldrbtmi	r2, [r9], #-0
    246c:	mrc	7, 3, APSR_nzcv, cr12, cr14, {7}
    2470:			; <UNDEFINED> instruction: 0xf7fe4621
    2474:	pushmi	{r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    2478:	andcs	r2, r0, r5, lsl #4
    247c:			; <UNDEFINED> instruction: 0xf7fe4479
    2480:			; <UNDEFINED> instruction: 0x4621ee74
    2484:	svc	0x009ef7fe
    2488:	andcs	r4, r5, #671744	; 0xa4000
    248c:	ldrbtmi	r2, [r9], #-0
    2490:	mcr	7, 3, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    2494:			; <UNDEFINED> instruction: 0xf7fe4621
    2498:	stmdbmi	r6!, {r1, r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    249c:	andcs	r2, r0, r5, lsl #4
    24a0:			; <UNDEFINED> instruction: 0xf7fe4479
    24a4:	strtmi	lr, [r1], -r2, ror #28
    24a8:	svc	0x008cf7fe
    24ac:	andcs	r4, r5, #557056	; 0x88000
    24b0:	ldrbtmi	r2, [r9], #-0
    24b4:	mrc	7, 2, APSR_nzcv, cr8, cr14, {7}
    24b8:			; <UNDEFINED> instruction: 0xf7fe4621
    24bc:	ldmdbmi	pc, {r2, r7, r8, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    24c0:	andcs	r2, r0, r5, lsl #4
    24c4:			; <UNDEFINED> instruction: 0xf7fe4479
    24c8:			; <UNDEFINED> instruction: 0x4621ee50
    24cc:	svc	0x007af7fe
    24d0:	andcs	r4, r5, #442368	; 0x6c000
    24d4:	ldrbtmi	r2, [r9], #-0
    24d8:	mcr	7, 2, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    24dc:	tstcs	r1, r9, lsl fp
    24e0:			; <UNDEFINED> instruction: 0x4602447b
    24e4:			; <UNDEFINED> instruction: 0xf7fe4620
    24e8:	blmi	5fe188 <wattrset@plt+0x5fcd70>
    24ec:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    24f0:	blx	fec090f8 <wattrset@plt+0xfec07ce0>
    24f4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    24f8:	mrc	7, 6, APSR_nzcv, cr8, cr14, {7}
    24fc:	andeq	r0, r0, r4, ror #26
    2500:	andeq	r0, r0, ip, asr sp
    2504:	muleq	r1, lr, sl
    2508:	andeq	r0, r0, ip, ror r1
    250c:	andeq	r0, r0, r4, asr sp
    2510:	andeq	r0, r0, lr, asr #26
    2514:	andeq	r0, r0, ip, ror sp
    2518:	andeq	r0, r0, lr, lsr #27
    251c:	strdeq	r0, [r0], -ip
    2520:	andeq	r0, r0, sl, lsr #28
    2524:	andeq	r0, r0, r8, asr lr
    2528:	andeq	r0, r0, r2, lsl #29
    252c:			; <UNDEFINED> instruction: 0x00000eb4
    2530:	andeq	r0, r0, lr, asr #29
    2534:	strdeq	r0, [r0], -ip
    2538:	andeq	r0, r0, lr, ror #29
    253c:	andeq	r0, r0, r8, lsl #30
    2540:	andeq	r0, r0, lr, lsr #30
    2544:	andeq	r0, r0, r0, asr #30
    2548:	andeq	r0, r0, r8, asr r1
    254c:	strdlt	fp, [r7], r0
    2550:	bmi	1a956fc <wattrset@plt+0x1a942e4>
    2554:	ldrbtmi	r4, [ip], #-2922	; 0xfffff496
    2558:	stmdavs	r6!, {r1, r3, r4, r5, r6, sl, lr}^
    255c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2560:			; <UNDEFINED> instruction: 0xf04f9305
    2564:	cdpcs	3, 0, cr0, cr0, cr0, {0}
    2568:	stcge	0, cr13, [r3, #-428]	; 0xfffffe54
    256c:	ldrbtmi	r4, [ip], #-3173	; 0xfffff39b
    2570:	vmlacs.f32	s12, s0, s13
    2574:			; <UNDEFINED> instruction: 0x462ad035
    2578:	tstmi	r3, r5, asr #4	; <UNPREDICTABLE>
    257c:			; <UNDEFINED> instruction: 0xf7fe2002
    2580:	stmdblt	r0, {r1, r3, r5, r9, sl, fp, sp, lr, pc}^
    2584:	ldrbtmi	r4, [fp], #-2912	; 0xfffff4a0
    2588:	bvs	6dc6f8 <wattrset@plt+0x6db2e0>
    258c:	blle	34cd94 <wattrset@plt+0x34b97c>
    2590:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    2594:	bmi	17627b8 <wattrset@plt+0x17613a0>
    2598:	ldrbtmi	r4, [sl], #-2905	; 0xfffff4a7
    259c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    25a0:	subsmi	r9, sl, r5, lsl #22
    25a4:	adchi	pc, r5, r0, asr #32
    25a8:	ldcllt	0, cr11, [r0, #28]!
    25ac:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    25b0:			; <UNDEFINED> instruction: 0xf8bd8097
    25b4:	bcs	a5f4 <wattrset@plt+0x91dc>
    25b8:	mrrcmi	0, 14, sp, r5, cr13
    25bc:	ldclmi	3, cr2, [r5, #-96]	; 0xffffffa0
    25c0:	ldrbtmi	r4, [ip], #-1561	; 0xfffff9e7
    25c4:	strcc	r4, [r8], #-3668	; 0xfffff1ac
    25c8:	andls	r4, r1, #2097152000	; 0x7d000000
    25cc:			; <UNDEFINED> instruction: 0x4620447e
    25d0:	eorvs	r9, sl, r0, lsl #12
    25d4:			; <UNDEFINED> instruction: 0xf7fe2201
    25d8:	qadd16mi	lr, r0, r4
    25dc:	mcr	7, 6, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    25e0:	stmdami	lr, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    25e4:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    25e8:			; <UNDEFINED> instruction: 0xf7fe4478
    25ec:	eorvs	lr, r7, #48, 28	; 0x300
    25f0:	sbcle	r2, r0, r0, lsl #16
    25f4:	blcs	20608 <wattrset@plt+0x1f1f0>
    25f8:			; <UNDEFINED> instruction: 0x4632d0bd
    25fc:			; <UNDEFINED> instruction: 0xf7fe4629
    2600:	stmdbls	r3, {r5, r6, r8, sl, fp, sp, lr, pc}
    2604:	cdpne	8, 0, cr7, cr2, cr9, {0}
    2608:	movwcs	fp, #8140	; 0x1fcc
    260c:	stmdbcs	r0, {r8, r9, sp}
    2610:	movwcs	fp, #3864	; 0xf18
    2614:	cmnle	r8, r0, lsl #22
    2618:	mcrrmi	6, 3, r4, r1, cr10
    261c:	mcrmi	3, 2, r2, cr1, cr8, {0}
    2620:	ldrbtmi	r4, [ip], #-1561	; 0xfffff9e7
    2624:	strtcc	r4, [r4], #-3904	; 0xfffff0c0
    2628:	andls	r4, r1, #2113929216	; 0x7e000000
    262c:			; <UNDEFINED> instruction: 0x4620447f
    2630:	rsbsvs	r9, r2, r0, lsl #14
    2634:			; <UNDEFINED> instruction: 0xf7fe2201
    2638:	strtmi	lr, [r0], -r4, ror #29
    263c:	mrc	7, 4, APSR_nzcv, cr14, cr14, {7}
    2640:	ldmdami	sl!, {r0, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    2644:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    2648:			; <UNDEFINED> instruction: 0xf7fe4478
    264c:	rsbvs	lr, r7, r0, lsl #28
    2650:	addle	r2, sl, r0, lsl #16
    2654:	stcge	8, cr7, [r3, #-12]
    2658:	addle	r2, r7, r0, lsl #22
    265c:			; <UNDEFINED> instruction: 0x46294632
    2660:	stc	7, cr15, [lr, #-1016]!	; 0xfffffc08
    2664:	stmdavc	r9, {r0, r1, r8, fp, ip, pc}
    2668:	svclt	0x00cc1e02
    266c:	movwcs	r2, #769	; 0x301
    2670:	svclt	0x00182900
    2674:	blcs	b27c <wattrset@plt+0x9e64>
    2678:			; <UNDEFINED> instruction: 0x463ad139
    267c:	tstcs	r8, #44, 24	; 0x2c00
    2680:	ldrmi	r4, [r9], -ip, lsr #28
    2684:	svcmi	0x002c447c
    2688:	ldrbtmi	r3, [lr], #-1032	; 0xfffffbf8
    268c:	ldrbtmi	r9, [pc], #-513	; 2694 <wattrset@plt+0x127c>
    2690:	strls	r4, [r0, -r0, lsr #12]
    2694:	andcs	r6, r1, #50	; 0x32
    2698:	mrc	7, 5, APSR_nzcv, cr2, cr14, {7}
    269c:			; <UNDEFINED> instruction: 0xf7fe4620
    26a0:	strb	lr, [r3, -lr, ror #28]!
    26a4:			; <UNDEFINED> instruction: 0x200cf8bd
    26a8:			; <UNDEFINED> instruction: 0xf43f2a00
    26ac:	stcmi	15, cr10, [r3], #-464	; 0xfffffe30
    26b0:	stcmi	3, cr2, [r3, #-96]!	; 0xffffffa0
    26b4:	ldrbtmi	r4, [ip], #-1561	; 0xfffff9e7
    26b8:			; <UNDEFINED> instruction: 0xf1044e22
    26bc:	ldrbtmi	r0, [sp], #-1828	; 0xfffff8dc
    26c0:	ldrbtmi	r9, [lr], #-513	; 0xfffffdff
    26c4:			; <UNDEFINED> instruction: 0x96004638
    26c8:	andcs	r6, r1, #106	; 0x6a
    26cc:	mrc	7, 4, APSR_nzcv, cr8, cr14, {7}
    26d0:			; <UNDEFINED> instruction: 0xf7fe4638
    26d4:	stmdavs	r3!, {r2, r4, r6, r9, sl, fp, sp, lr, pc}^
    26d8:			; <UNDEFINED> instruction: 0xf6bf2b00
    26dc:			; <UNDEFINED> instruction: 0xe768af5c
    26e0:			; <UNDEFINED> instruction: 0x200cf8bd
    26e4:	mvnle	r2, r0, lsl #20
    26e8:	eorvs	lr, r2, #25952256	; 0x18c0000
    26ec:	mlsvs	r2, r5, r7, lr
    26f0:			; <UNDEFINED> instruction: 0xf7fee7c4
    26f4:	svclt	0x0000ed46
    26f8:	andeq	r1, r1, r2, lsl #23
    26fc:	andeq	r1, r1, ip, lsl r9
    2700:	andeq	r0, r0, r0, asr r1
    2704:	andeq	r1, r1, sl, ror #22
    2708:	andeq	r1, r1, r2, asr fp
    270c:	ldrdeq	r1, [r1], -sl
    2710:	andeq	r1, r1, r6, lsl fp
    2714:	andeq	r1, r1, ip, lsr sl
    2718:	andeq	r0, r0, r8, ror #28
    271c:	andeq	r0, r0, r8, asr lr
    2720:			; <UNDEFINED> instruction: 0x00011ab6
    2724:	ldrdeq	r1, [r1], -ip
    2728:	andeq	r0, r0, ip, lsl lr
    272c:	andeq	r0, r0, r4, ror #27
    2730:	andeq	r1, r1, r4, asr sl
    2734:	andeq	r1, r1, sl, ror r9
    2738:	andeq	r0, r0, r6, lsr #27
    273c:	andeq	r1, r1, r2, lsr #20
    2740:	andeq	r1, r1, r6, asr #18
    2744:	andeq	r0, r0, r6, lsl #27
    2748:	cfstr64ne	mvdx11, [r3], {56}	; 0x38
    274c:	ldrbtmi	r4, [sp], #-3446	; 0xfffff28a
    2750:	ldmdale	r4!, {r1, r4, r5, r8, r9, fp, sp}
    2754:			; <UNDEFINED> instruction: 0xf013e8df
    2758:	subseq	r0, sl, r5, asr #32
    275c:	rsbeq	r0, ip, r3, rrx
    2760:	rsbseq	r0, lr, r5, ror r0
    2764:	eorseq	r0, r3, r7, lsl #1
    2768:	mlaseq	r3, r0, r0, r0
    276c:	eorseq	r0, r3, r3, lsr r0
    2770:	eorseq	r0, r3, r3, lsr r0
    2774:	eorseq	r0, r3, r3, lsr r0
    2778:	eorseq	r0, r3, r3, lsr r0
    277c:	eorseq	r0, r3, r3, lsr r0
    2780:	eorseq	r0, r3, r3, lsr r0
    2784:	umlaleq	r0, r2, r9, r0
    2788:	adcseq	r0, r4, fp, lsr #1
    278c:	ldrhteq	r0, [r3], -sp
    2790:	eorseq	r0, r3, r6, asr #1
    2794:	eorseq	r0, r3, r3, lsr r0
    2798:	eorseq	r0, r3, r3, lsr r0
    279c:	eorseq	r0, r3, r3, lsr r0
    27a0:	eorseq	r0, r3, r3, lsr r0
    27a4:	eorseq	r0, r3, r3, lsr r0
    27a8:	eorseq	r0, r3, pc, asr #1
    27ac:	eorseq	r0, r3, r3, lsr r0
    27b0:	eorseq	r0, r3, r3, lsr r0
    27b4:	eorseq	r0, r3, r3, lsr r0
    27b8:	eorseq	r0, r3, r3, lsr r0
    27bc:			; <UNDEFINED> instruction: 0xf1a000d7
    27c0:	blcs	1c3440 <wattrset@plt+0x1c2028>
    27c4:	adchi	pc, r7, r0, asr #4
    27c8:	msreq	CPSR_f, #160, 2	; 0x28
    27cc:	svclt	0x00882b07
    27d0:	ldmdale	sl, {sp}
    27d4:	stmdacc	r7!, {r0, r2, r4, r6, r9, fp, lr}
    27d8:	ldmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
    27dc:	bicsvs	r3, r0, #16, 2
    27e0:	bmi	14fa7f8 <wattrset@plt+0x14f93e0>
    27e4:	ldmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
    27e8:	mrrcvs	3, 0, r0, r1, cr15
    27ec:	bmi	1495938 <wattrset@plt+0x1494520>
    27f0:	cfstrsvs	mvf4, [r4], #496	; 0x1f0
    27f4:	blx	118aa6 <wattrset@plt+0x11768e>
    27f8:	ldmdavs	r0, {r8, r9, ip, sp}
    27fc:	andseq	r3, fp, #67108864	; 0x4000000
    2800:	tstmi	r9, #-1342177271	; 0xb0000009
    2804:	mcr	7, 0, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2808:	ldclt	0, cr2, [r8, #-4]!
    280c:	strcs	r4, [r0], #-2635	; 0xfffff5b5
    2810:	strmi	r4, [r3], -r1, lsr #12
    2814:	stmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
    2818:	bicsvs	r4, r4, #16, 8	; 0x10000000
    281c:	bmi	123c7bc <wattrset@plt+0x123b3a4>
    2820:	cfldrdvs	mvd4, [r1], {122}	; 0x7a
    2824:			; <UNDEFINED> instruction: 0xf4416bd0
    2828:	ldfvss	f1, [r3], {-0}
    282c:			; <UNDEFINED> instruction: 0xe7dd6451
    2830:	ldrbtmi	r4, [sl], #-2628	; 0xfffff5bc
    2834:	blvs	ff41d980 <wattrset@plt+0xff41c568>
    2838:	orrne	pc, r0, r1, asr #8
    283c:	ldrbvs	r6, [r1], #-3091	; 0xfffff3ed
    2840:	bmi	107c798 <wattrset@plt+0x107b380>
    2844:	cfldrdvs	mvd4, [r1], {122}	; 0x7a
    2848:			; <UNDEFINED> instruction: 0xf0416bd0
    284c:	ldfvss	f4, [r3], {-0}
    2850:			; <UNDEFINED> instruction: 0xe7cb6451
    2854:	ldrbtmi	r4, [sl], #-2621	; 0xfffff5c3
    2858:	blvs	ff41d9a4 <wattrset@plt+0xff41c58c>
    285c:	tstcc	r0, r1, asr #8	; <UNPREDICTABLE>
    2860:	ldrbvs	r6, [r1], #-3091	; 0xfffff3ed
    2864:	bmi	ebc774 <wattrset@plt+0xebb35c>
    2868:	cfldrdvs	mvd4, [r1], {122}	; 0x7a
    286c:			; <UNDEFINED> instruction: 0xf4416bd0
    2870:	ldfvss	f2, [r3], {-0}
    2874:	sbfx	r6, r1, #8, #26
    2878:	ldrbtmi	r4, [sl], #-2614	; 0xfffff5ca
    287c:	blvs	ff41d9c8 <wattrset@plt+0xff41c5b0>
    2880:	orrcs	pc, r0, r1, asr #8
    2884:	ldrbvs	r6, [r1], #-3091	; 0xfffff3ed
    2888:	bmi	cfc750 <wattrset@plt+0xcfb338>
    288c:	cfldrdvs	mvd4, [r1], {122}	; 0x7a
    2890:			; <UNDEFINED> instruction: 0xf4216bd0
    2894:	ldfvss	f1, [r3], {-0}
    2898:	sbfx	r6, r1, #8, #8
    289c:	ldrbtmi	r4, [sl], #-2607	; 0xfffff5d1
    28a0:	blvs	ff41d9ec <wattrset@plt+0xff41c5d4>
    28a4:	cmpne	r0, r1, lsr #8	; <UNPREDICTABLE>
    28a8:	ldrbvs	r6, [r1], #-3091	; 0xfffff3ed
    28ac:	bmi	b3c72c <wattrset@plt+0xb3b314>
    28b0:	cfldrdvs	mvd4, [r1], {122}	; 0x7a
    28b4:			; <UNDEFINED> instruction: 0xf0216bd0
    28b8:	ldfvss	f4, [r3], {-0}
    28bc:			; <UNDEFINED> instruction: 0xe7956451
    28c0:	ldrbtmi	r4, [sl], #-2600	; 0xfffff5d8
    28c4:	blvs	ff41da10 <wattrset@plt+0xff41c5f8>
    28c8:	tstcc	r0, r1, lsr #8	; <UNPREDICTABLE>
    28cc:	ldrbvs	r6, [r1], #-3091	; 0xfffff3ed
    28d0:	bmi	97c708 <wattrset@plt+0x97b2f0>
    28d4:	cfldrdvs	mvd4, [r1], {122}	; 0x7a
    28d8:			; <UNDEFINED> instruction: 0xf4216bd0
    28dc:	ldfvss	f2, [r3], {-0}
    28e0:			; <UNDEFINED> instruction: 0xe7836451
    28e4:	ldrbtmi	r4, [sl], #-2593	; 0xfffff5df
    28e8:	blvs	ff41da34 <wattrset@plt+0xff41c61c>
    28ec:	orrcs	pc, r0, r1, lsr #8
    28f0:	ldrbvs	r6, [r1], #-3091	; 0xfffff3ed
    28f4:	bmi	7bc6e4 <wattrset@plt+0x7bb2cc>
    28f8:	strmi	r2, [fp], -r0, lsl #2
    28fc:	ldrvs	r4, [r1], #-1146	; 0xfffffb86
    2900:	mrrcvs	11, 13, r6, r1, cr0
    2904:	bmi	6fc6d4 <wattrset@plt+0x6fb2bc>
    2908:	ldrmi	r2, [r8], -r0, lsl #6
    290c:	bicsvs	r4, r3, #2046820352	; 0x7a000000
    2910:			; <UNDEFINED> instruction: 0x3110e9d2
    2914:	bmi	63c6c4 <wattrset@plt+0x63b2ac>
    2918:	tsteq	sp, #160, 2	; 0x28	; <UNPREDICTABLE>
    291c:	cfldrdvs	mvd4, [r1], {122}	; 0x7a
    2920:	ldrvs	r6, [r3], #-3024	; 0xfffff430
    2924:	svclt	0x0000e762
    2928:	andeq	r1, r1, r6, lsr #14
    292c:	andeq	r1, r1, r0, lsl #18
    2930:	strdeq	r1, [r1], -r4
    2934:	andeq	r1, r1, r8, ror #17
    2938:	andeq	r0, r0, ip, asr r1
    293c:	andeq	r1, r1, r4, asr #17
    2940:			; <UNDEFINED> instruction: 0x000118b8
    2944:	andeq	r1, r1, r6, lsr #17
    2948:	muleq	r1, r4, r8
    294c:	andeq	r1, r1, r2, lsl #17
    2950:	andeq	r1, r1, r0, ror r8
    2954:	andeq	r1, r1, lr, asr r8
    2958:	andeq	r1, r1, ip, asr #16
    295c:	andeq	r1, r1, sl, lsr r8
    2960:	andeq	r1, r1, r8, lsr #16
    2964:	andeq	r1, r1, r6, lsl r8
    2968:	andeq	r1, r1, r4, lsl #16
    296c:	strdeq	r1, [r1], -r2
    2970:	ldrdeq	r1, [r1], -ip
    2974:	andeq	r1, r1, ip, asr #15
    2978:			; <UNDEFINED> instruction: 0x000117bc
    297c:	blmi	16fda4 <wattrset@plt+0x16e98c>
    2980:	cfldrdvs	mvd4, [fp], {123}	; 0x7b
    2984:	andcs	fp, r0, r3, lsl r9
    2988:	ldc	7, cr15, [r0], {254}	; 0xfe
    298c:	stc	7, cr15, [r0, #-1016]!	; 0xfffffc08
    2990:	svclt	0x0000e7f9
    2994:	andeq	r1, r1, r8, asr r7
    2998:	blmi	955230 <wattrset@plt+0x953e18>
    299c:	push	{r1, r3, r4, r5, r6, sl, lr}
    29a0:	strdlt	r4, [r6], r0
    29a4:			; <UNDEFINED> instruction: 0x460558d3
    29a8:			; <UNDEFINED> instruction: 0xf10d2400
    29ac:	ldmdavs	fp, {r0, r1, r9, sl}
    29b0:			; <UNDEFINED> instruction: 0xf04f9305
    29b4:			; <UNDEFINED> instruction: 0xf7fe0300
    29b8:	svcge	0x0001ec98
    29bc:	strtmi	r4, [r1], sl, ror #13
    29c0:	strtmi	r4, [r8], -r0, lsl #13
    29c4:			; <UNDEFINED> instruction: 0xf7fe3401
    29c8:	andcs	lr, r0, #16, 26	; 0x400
    29cc:			; <UNDEFINED> instruction: 0xf8c84611
    29d0:	strmi	r9, [r3], -r0
    29d4:			; <UNDEFINED> instruction: 0xf8064610
    29d8:			; <UNDEFINED> instruction: 0xf7fe3f01
    29dc:			; <UNDEFINED> instruction: 0x4622ed18
    29e0:			; <UNDEFINED> instruction: 0x46504639
    29e4:	ldc	7, cr15, [r2, #-1016]	; 0xfffffc08
    29e8:	ldcle	8, cr2, [fp], {-0}
    29ec:	mvnle	r2, r0, lsl ip
    29f0:	ldreq	pc, [r3], #-269	; 0xfffffef3
    29f4:	stmdbeq	r1, {r2, r4, fp, ip, sp, lr, pc}
    29f8:			; <UNDEFINED> instruction: 0xf7fe4629
    29fc:	adcsmi	lr, ip, #27136	; 0x6a00
    2a00:			; <UNDEFINED> instruction: 0xf04fd1f8
    2a04:			; <UNDEFINED> instruction: 0xf06f30ff
    2a08:			; <UNDEFINED> instruction: 0xf8c80353
    2a0c:	bmi	24ea14 <wattrset@plt+0x24d5fc>
    2a10:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    2a14:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2a18:	subsmi	r9, sl, r5, lsl #22
    2a1c:	andlt	sp, r6, r4, lsl #2
    2a20:			; <UNDEFINED> instruction: 0x87f0e8bd
    2a24:	ldrb	r9, [r2, r0, lsl #16]!
    2a28:	bl	feac0a28 <wattrset@plt+0xfeabf610>
    2a2c:	ldrdeq	r1, [r1], -r8
    2a30:	andeq	r0, r0, r0, asr r1
    2a34:	andeq	r1, r1, r2, ror #8
    2a38:	blmi	7152ac <wattrset@plt+0x713e94>
    2a3c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2a40:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    2a44:	strmi	r4, [pc], -r4, lsl #12
    2a48:	ldmdavs	fp, {r9, sl, sp}
    2a4c:			; <UNDEFINED> instruction: 0xf04f9303
    2a50:	strls	r0, [r2], -r0, lsl #6
    2a54:	mcrr	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
    2a58:	bicslt	r4, r4, r5, lsl #12
    2a5c:	biclt	r7, r3, r3, lsr #16
    2a60:	andvs	sl, r6, r2, lsl #18
    2a64:	strtmi	r2, [r0], -sl, lsl #4
    2a68:	bl	ac0a68 <wattrset@plt+0xabf650>
    2a6c:	stmiblt	r9, {r0, r3, r5, fp, sp, lr}
    2a70:	adcmi	r9, r3, #2048	; 0x800
    2a74:	blcs	326dc <wattrset@plt+0x312c4>
    2a78:	ldmdavc	fp, {r2, r3, ip, lr, pc}
    2a7c:	bmi	330fd0 <wattrset@plt+0x32fbb8>
    2a80:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    2a84:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2a88:	subsmi	r9, sl, r3, lsl #22
    2a8c:	andlt	sp, r5, r9, lsl #2
    2a90:	stmdavs	r9!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    2a94:	ldrtmi	r4, [fp], -r7, lsl #20
    2a98:	strls	r2, [r0], #-1
    2a9c:			; <UNDEFINED> instruction: 0xf7fe447a
    2aa0:			; <UNDEFINED> instruction: 0xf7feebbe
    2aa4:	svclt	0x0000eb6e
    2aa8:	andeq	r1, r1, r8, lsr r4
    2aac:	andeq	r0, r0, r0, asr r1
    2ab0:	strdeq	r1, [r1], -r2
    2ab4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2ab8:	blmi	6d5328 <wattrset@plt+0x6d3f10>
    2abc:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2ac0:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    2ac4:	strmi	r4, [pc], -r4, lsl #12
    2ac8:	ldmdavs	fp, {r9, sl, sp}
    2acc:			; <UNDEFINED> instruction: 0xf04f9303
    2ad0:	strls	r0, [r2], -r0, lsl #6
    2ad4:	stc	7, cr15, [r8], {254}	; 0xfe
    2ad8:	biclt	r4, ip, r5, lsl #12
    2adc:			; <UNDEFINED> instruction: 0xb1bb7823
    2ae0:	andvs	sl, r6, r2, lsl #18
    2ae4:			; <UNDEFINED> instruction: 0xf7fe4620
    2ae8:	stmdavs	r9!, {r5, sl, fp, sp, lr, pc}
    2aec:	blls	b1118 <wattrset@plt+0xafd00>
    2af0:	svclt	0x001842a3
    2af4:	andle	r2, ip, r0, lsl #22
    2af8:	ldmdblt	r3, {r0, r1, r3, r4, fp, ip, sp, lr}^
    2afc:	blmi	295330 <wattrset@plt+0x293f18>
    2b00:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2b04:	blls	dcb74 <wattrset@plt+0xdb75c>
    2b08:	qaddle	r4, sl, r9
    2b0c:	ldcllt	0, cr11, [r0, #20]!
    2b10:	bmi	1dcbbc <wattrset@plt+0x1db7a4>
    2b14:	andcs	r4, r1, fp, lsr r6
    2b18:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    2b1c:	bl	1fc0b1c <wattrset@plt+0x1fbf704>
    2b20:	bl	bc0b20 <wattrset@plt+0xbbf708>
    2b24:			; <UNDEFINED> instruction: 0x000113b8
    2b28:	andeq	r0, r0, r0, asr r1
    2b2c:	andeq	r1, r1, r4, ror r3
    2b30:	andeq	r0, r0, r2, asr fp
    2b34:			; <UNDEFINED> instruction: 0x460eb5f0
    2b38:	strmi	fp, [r7], -r3, lsl #1
    2b3c:	rsble	r2, r7, r0, lsl #16
    2b40:	stccs	8, cr7, [r0], {4}
    2b44:			; <UNDEFINED> instruction: 0xf7fed064
    2b48:	ldrtmi	lr, [fp], -ip, lsr #23
    2b4c:	and	r6, r1, r2, lsl #16
    2b50:	svcmi	0x0001f813
    2b54:	andspl	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
    2b58:	andpl	pc, r0, r5, lsl r4	; <UNPREDICTABLE>
    2b5c:	stfcsd	f5, [sp], #-992	; 0xfffffc20
    2b60:	stccs	0, cr13, [fp], #-304	; 0xfffffed0
    2b64:	ldmdavc	ip, {r1, r8, r9, sl, fp, ip, sp, pc}^
    2b68:			; <UNDEFINED> instruction: 0xf8323301
    2b6c:	streq	r5, [r9, #-20]!	; 0xffffffec
    2b70:	cdp	5, 11, cr13, cr2, cr11, {2}
    2b74:	ldrmi	r6, [r9], -r4, lsl #22
    2b78:	blvc	bfe1fc <wattrset@plt+0xbfcde4>
    2b7c:	svcpl	0x0001f811
    2b80:	andspl	pc, r5, r2, lsr r8	; <UNPREDICTABLE>
    2b84:	cfsh64	mvdx0, mvdx7, #29
    2b88:	ldrbtle	r7, [r7], #2822	; 0xb06
    2b8c:	bleq	b3e210 <wattrset@plt+0xb3cdf8>
    2b90:	blpl	13e660 <wattrset@plt+0x13d248>
    2b94:	teqeq	r0, r4, lsr #3	; <UNPREDICTABLE>
    2b98:	svcmi	0x0001f813
    2b9c:	bne	43e3bc <wattrset@plt+0x43cfa4>
    2ba0:	andsne	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
    2ba4:	cdp	5, 11, cr0, cr8, cr9, {0}
    2ba8:	vmls.f64	d6, d22, d6
    2bac:	vdiv.f64	d0, d7, d7
    2bb0:	strbtle	r7, [pc], #2821	; 2bb8 <wattrset@plt+0x17a0>
    2bb4:			; <UNDEFINED> instruction: 0xf004b1ec
    2bb8:	cfstrscs	mvf0, [ip], #-1012	; 0xfffffc0c
    2bbc:	ldmdavc	r9, {r1, r4, r5, r8, ip, lr, pc}^
    2bc0:			; <UNDEFINED> instruction: 0xf8323301
    2bc4:	streq	r4, [r5, #-17]!	; 0xffffffef
    2bc8:	cfldr32	mvfx13, [pc, #72]	; 2c18 <wattrset@plt+0x1800>
    2bcc:	vmov.32	r6, d2[1]
    2bd0:	ldmdbcc	r0!, {r2, r8, r9, fp, ip, lr}
    2bd4:	bne	43e3f8 <wattrset@plt+0x43cfe0>
    2bd8:	svcne	0x0001f813
    2bdc:	andsmi	pc, r1, r2, lsr r8	; <UNPREDICTABLE>
    2be0:	cdp	5, 11, cr0, cr8, cr4, {1}
    2be4:	vmls.f64	d7, d23, d7
    2be8:	vdiv.f64	d0, d6, d6
    2bec:	ldrbtle	r6, [r0], #2821	; 0xb05
    2bf0:	tstlt	r8, r1, ror r9
    2bf4:	bleq	103e6c0 <wattrset@plt+0x103d2a8>
    2bf8:	ldcllt	0, cr11, [r0, #12]!
    2bfc:	andcs	r7, r1, ip, asr r8
    2c00:			; <UNDEFINED> instruction: 0xf8324403
    2c04:	streq	r5, [r9, #-20]!	; 0xffffffec
    2c08:	cfldrs	mvf13, [pc, #716]	; 2edc <wattrset@plt+0x1ac4>
    2c0c:	ldrb	r0, [r1, sp, lsl #22]
    2c10:	bl	1ac0c10 <wattrset@plt+0x1abf7f8>
    2c14:	ldrtmi	r4, [r3], -ip, lsl #20
    2c18:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    2c1c:	strls	r2, [r0, -r1]
    2c20:	b	fff40c20 <wattrset@plt+0xfff3f808>
    2c24:	ldrtmi	r4, [r3], -r9, lsl #20
    2c28:	andcs	r2, r1, r6, lsl r1
    2c2c:	smlsdxls	r0, sl, r4, r4
    2c30:	b	ffd40c30 <wattrset@plt+0xffd3f818>
    2c34:	andhi	pc, r0, pc, lsr #7
    2c38:	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
    2c3c:	svccc	0x00b99999
	...
    2c48:	andeq	r0, r0, r4, asr sl
    2c4c:	andeq	r0, r0, r0, asr #20
    2c50:			; <UNDEFINED> instruction: 0x4604b570
    2c54:	b	ff5c0c54 <wattrset@plt+0xff5bf83c>
    2c58:	strtmi	r4, [r0], -r6, lsl #12
    2c5c:	b	1540c5c <wattrset@plt+0x153f844>
    2c60:	strtmi	r4, [r0], -r5, lsl #12
    2c64:	bl	1cc0c64 <wattrset@plt+0x1cbf84c>
    2c68:	ldmdblt	r5, {r2, r9, sl, lr}^
    2c6c:	ldmiblt	r6, {r3, r4, r5, r8, ip, sp, pc}
    2c70:	bl	ec0c70 <wattrset@plt+0xebf858>
    2c74:	stccc	8, cr6, [r9], {4}
    2c78:			; <UNDEFINED> instruction: 0xf04fbf18
    2c7c:			; <UNDEFINED> instruction: 0x462034ff
    2c80:	stmdblt	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    2c84:	bl	c40c84 <wattrset@plt+0xc3f86c>
    2c88:	blcs	81cc9c <wattrset@plt+0x81b884>
    2c8c:	andvs	sp, r4, r3
    2c90:	ldrbtcc	pc, [pc], #79	; 2c98 <wattrset@plt+0x1880>	; <UNPREDICTABLE>
    2c94:			; <UNDEFINED> instruction: 0xf04fe7f3
    2c98:	udf	#847	; 0x34f
    2c9c:	cfldr32mi	mvfx11, [r4], {56}	; 0x38
    2ca0:	ldrbtmi	r4, [ip], #-2836	; 0xfffff4ec
    2ca4:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    2ca8:			; <UNDEFINED> instruction: 0xffd2f7ff
    2cac:			; <UNDEFINED> instruction: 0xf7feb128
    2cb0:	stmdavs	r3, {r2, r3, r4, r8, r9, fp, sp, lr, pc}
    2cb4:	blcs	8144d0 <wattrset@plt+0x8130b8>
    2cb8:	blmi	3f70e4 <wattrset@plt+0x3f5ccc>
    2cbc:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    2cc0:			; <UNDEFINED> instruction: 0xffc6f7ff
    2cc4:			; <UNDEFINED> instruction: 0xbd38b900
    2cc8:			; <UNDEFINED> instruction: 0xf7fe2001
    2ccc:	stmdbmi	fp, {r2, r5, r9, fp, sp, lr, pc}
    2cd0:	andcs	r2, r0, r5, lsl #4
    2cd4:			; <UNDEFINED> instruction: 0xf7fe4479
    2cd8:	bmi	27d600 <wattrset@plt+0x27c1e8>
    2cdc:	ldrbtmi	r6, [sl], #-2089	; 0xfffff7d7
    2ce0:	andcs	r4, r0, r3, lsl #12
    2ce4:	b	fe6c0ce4 <wattrset@plt+0xfe6bf8cc>
    2ce8:			; <UNDEFINED> instruction: 0xf7fe2001
    2cec:	svclt	0x0000ea14
    2cf0:	ldrdeq	r1, [r1], -r2
    2cf4:	andeq	r0, r0, r0, ror r1
    2cf8:	andeq	r0, r0, r8, asr r1
    2cfc:	andeq	r0, r0, r4, lsr #19
    2d00:	andeq	r0, r0, r6, ror #16
    2d04:	smlabbmi	r0, r1, r0, pc	; <UNPREDICTABLE>
    2d08:	svclt	0x0000e002
    2d0c:	movwmi	pc, #131	; 0x83	; <UNPREDICTABLE>
    2d10:	b	13f01d8 <wattrset@plt+0x13eedc0>
    2d14:	b	13c3e20 <wattrset@plt+0x13c2a08>
    2d18:	b	fe50422c <wattrset@plt+0xfe502e14>
    2d1c:	svclt	0x00080f05
    2d20:	svceq	0x0002ea90
    2d24:	b	15329a8 <wattrset@plt+0x1531590>
    2d28:	b	1545d30 <wattrset@plt+0x1544918>
    2d2c:	b	1fc5d3c <wattrset@plt+0x1fc4924>
    2d30:	b	1fd9ec8 <wattrset@plt+0x1fd8ab0>
    2d34:			; <UNDEFINED> instruction: 0xf0005c65
    2d38:	b	13e30c8 <wattrset@plt+0x13e1cb0>
    2d3c:	bl	ff517e94 <wattrset@plt+0xff516a7c>
    2d40:	svclt	0x00b85555
    2d44:	sfmle	f4, 4, [ip, #-436]	; 0xfffffe4c
    2d48:	b	fe013e00 <wattrset@plt+0xfe0129e8>
    2d4c:	b	fe04355c <wattrset@plt+0xfe042144>
    2d50:	b	fe083964 <wattrset@plt+0xfe08254c>
    2d54:	b	fe0c2d5c <wattrset@plt+0xfe0c1944>
    2d58:	b	fe003164 <wattrset@plt+0xfe001d4c>
    2d5c:	b	fe04356c <wattrset@plt+0xfe042154>
    2d60:	ldccs	3, cr0, [r6, #-12]!
    2d64:	ldclt	15, cr11, [r0, #-544]!	; 0xfffffde0
    2d68:	svcmi	0x0000f011
    2d6c:	tstcc	r1, pc, asr #20
    2d70:	cfstrsne	mvf15, [r0], {79}	; 0x4f
    2d74:	tstcc	r1, ip, asr #20
    2d78:	submi	sp, r0, #2
    2d7c:	cmpeq	r1, r1, ror #22
    2d80:	svcmi	0x0000f013
    2d84:	movwcc	lr, #14927	; 0x3a4f
    2d88:	tstcc	r3, #76, 20	; 0x4c000
    2d8c:	subsmi	sp, r2, #2
    2d90:	movteq	lr, #15203	; 0x3b63
    2d94:	svceq	0x0005ea94
    2d98:	adchi	pc, r7, r0
    2d9c:	streq	pc, [r1], #-420	; 0xfffffe5c
    2da0:	mcreq	1, 1, pc, cr0, cr5, {6}	; <UNPREDICTABLE>
    2da4:	blx	b99e0 <wattrset@plt+0xb85c8>
    2da8:	blx	8c1de8 <wattrset@plt+0x8c09d0>
    2dac:	stmne	r0, {r0, r2, r9, ip, sp, lr, pc}
    2db0:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    2db4:	vpmax.s8	d15, d14, d3
    2db8:	blx	10c8fc0 <wattrset@plt+0x10c7ba8>
    2dbc:	cmpmi	r9, r5, lsl #6	; <UNPREDICTABLE>
    2dc0:			; <UNDEFINED> instruction: 0xf1a5e00e
    2dc4:			; <UNDEFINED> instruction: 0xf10e0520
    2dc8:	bcs	46650 <wattrset@plt+0x45238>
    2dcc:	stc2	10, cr15, [lr], {3}	; <UNPREDICTABLE>
    2dd0:			; <UNDEFINED> instruction: 0xf04cbf28
    2dd4:	blx	10c5de4 <wattrset@plt+0x10c49cc>
    2dd8:	stmiane	r0, {r0, r2, r8, r9, ip, sp, lr, pc}^
    2ddc:	mvnvc	lr, r1, asr fp
    2de0:	strmi	pc, [r0, #-1]
    2de4:			; <UNDEFINED> instruction: 0xf04fd507
    2de8:			; <UNDEFINED> instruction: 0xf1dc0e00
    2dec:	bl	1f85df4 <wattrset@plt+0x1f849dc>
    2df0:	bl	1b82df8 <wattrset@plt+0x1b819e0>
    2df4:			; <UNDEFINED> instruction: 0xf5b10101
    2df8:	tstle	fp, #128, 30	; 0x200
    2dfc:	svcne	0x0000f5b1
    2e00:	stmdaeq	r9, {r2, r3, r8, r9, ip, lr, pc}^
    2e04:	eorseq	lr, r0, pc, asr sl
    2e08:			; <UNDEFINED> instruction: 0x0c3cea4f
    2e0c:	streq	pc, [r1], #-260	; 0xfffffefc
    2e10:	subpl	lr, r4, #323584	; 0x4f000
    2e14:	svceq	0x0080f512
    2e18:	addshi	pc, sl, r0, lsl #1
    2e1c:	svcmi	0x0000f1bc
    2e20:	b	17f2a48 <wattrset@plt+0x17f1630>
    2e24:			; <UNDEFINED> instruction: 0xf1500c50
    2e28:	bl	1042e30 <wattrset@plt+0x1041a18>
    2e2c:	b	1057244 <wattrset@plt+0x1055e2c>
    2e30:	ldflts	f0, [r0, #-20]!	; 0xffffffec
    2e34:	mcrreq	10, 5, lr, ip, cr15
    2e38:	bl	1053340 <wattrset@plt+0x1051f28>
    2e3c:	stfccs	f0, [r1], {1}
    2e40:			; <UNDEFINED> instruction: 0xf5b1bf28
    2e44:	rscle	r1, r9, #128, 30	; 0x200
    2e48:	svceq	0x0000f091
    2e4c:	strmi	fp, [r1], -r4, lsl #30
    2e50:	blx	fec4ae58 <wattrset@plt+0xfec49a40>
    2e54:	svclt	0x0008f381
    2e58:			; <UNDEFINED> instruction: 0xf1a33320
    2e5c:			; <UNDEFINED> instruction: 0xf1b3030b
    2e60:	ble	3036e8 <wattrset@plt+0x3022d0>
    2e64:	sfmle	f3, 4, [r8, #-48]	; 0xffffffd0
    2e68:	ldfeqd	f7, [r4], {2}
    2e6c:	andeq	pc, ip, #-2147483600	; 0x80000030
    2e70:			; <UNDEFINED> instruction: 0xf00cfa01
    2e74:			; <UNDEFINED> instruction: 0xf102fa21
    2e78:			; <UNDEFINED> instruction: 0xf102e00c
    2e7c:	svclt	0x00d80214
    2e80:	stfeqd	f7, [r0], #-776	; 0xfffffcf8
    2e84:			; <UNDEFINED> instruction: 0xf102fa01
    2e88:	stc2	10, cr15, [ip], {32}	; <UNPREDICTABLE>
    2e8c:	b	1072e04 <wattrset@plt+0x10719ec>
    2e90:	addsmi	r0, r0, ip, lsl #2
    2e94:	svclt	0x00a21ae4
    2e98:	tstpl	r4, r1, lsl #22
    2e9c:	ldclt	3, cr4, [r0, #-164]!	; 0xffffff5c
    2ea0:	streq	lr, [r4], #-2671	; 0xfffff591
    2ea4:	ble	711f28 <wattrset@plt+0x710b10>
    2ea8:	cfstrsle	mvf3, [lr], {12}
    2eac:	ldreq	pc, [r4], #-260	; 0xfffffefc
    2eb0:	eoreq	pc, r0, #196, 2	; 0x31
    2eb4:			; <UNDEFINED> instruction: 0xf004fa20
    2eb8:	vpmax.u8	d15, d2, d1
    2ebc:	andeq	lr, r3, r0, asr #20
    2ec0:	vpmax.u8	d15, d4, d17
    2ec4:	tsteq	r3, r5, asr #20
    2ec8:			; <UNDEFINED> instruction: 0xf1c4bd30
    2ecc:			; <UNDEFINED> instruction: 0xf1c4040c
    2ed0:	blx	803758 <wattrset@plt+0x802340>
    2ed4:	blx	7eee4 <wattrset@plt+0x7dacc>
    2ed8:	b	103faf0 <wattrset@plt+0x103e6d8>
    2edc:	strtmi	r0, [r9], -r3
    2ee0:	blx	8723a8 <wattrset@plt+0x870f90>
    2ee4:	strtmi	pc, [r9], -r4
    2ee8:			; <UNDEFINED> instruction: 0xf094bd30
    2eec:	vst4.<illegal width 64>	{d0[0],d1[0],d2[0],d3[0]}, [r3], r0
    2ef0:	svclt	0x00061380
    2ef4:	orrne	pc, r0, r1, lsl #9
    2ef8:	cfstrscc	mvf3, [r1, #-4]
    2efc:	b	1ffcc3c <wattrset@plt+0x1ffb824>
    2f00:	svclt	0x00185c64
    2f04:			; <UNDEFINED> instruction: 0x5c65ea7f
    2f08:	b	fe536fb4 <wattrset@plt+0xfe535b9c>
    2f0c:	svclt	0x00080f05
    2f10:	svceq	0x0002ea90
    2f14:	b	1536f30 <wattrset@plt+0x1535b18>
    2f18:	svclt	0x00040c00
    2f1c:			; <UNDEFINED> instruction: 0x46104619
    2f20:	b	fe4723e8 <wattrset@plt+0xfe470fd0>
    2f24:	svclt	0x001e0f03
    2f28:	andcs	r2, r0, r0, lsl #2
    2f2c:	b	17f23f4 <wattrset@plt+0x17f0fdc>
    2f30:	tstle	r5, r4, asr ip
    2f34:	cmpmi	r9, r0, asr #32
    2f38:			; <UNDEFINED> instruction: 0xf041bf28
    2f3c:	ldflts	f4, [r0, #-0]
    2f40:	streq	pc, [r0], #1300	; 0x514
    2f44:			; <UNDEFINED> instruction: 0xf501bf3c
    2f48:	ldflts	f1, [r0, #-512]!	; 0xfffffe00
    2f4c:	strmi	pc, [r0, #-1]
    2f50:	mvnsmi	pc, r5, asr #32
    2f54:	cmneq	r0, r1, asr #8	; <UNPREDICTABLE>
    2f58:	andeq	pc, r0, pc, asr #32
    2f5c:	b	1ff2424 <wattrset@plt+0x1ff100c>
    2f60:	svclt	0x001a5c64
    2f64:			; <UNDEFINED> instruction: 0x46104619
    2f68:			; <UNDEFINED> instruction: 0x5c65ea7f
    2f6c:			; <UNDEFINED> instruction: 0x460bbf1c
    2f70:	b	1414780 <wattrset@plt+0x1413368>
    2f74:	svclt	0x00063401
    2f78:	strcc	lr, [r3, #-2642]	; 0xfffff5ae
    2f7c:	svceq	0x0003ea91
    2f80:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    2f84:	svclt	0x0000bd30
    2f88:	svceq	0x0000f090
    2f8c:	tstcs	r0, r4, lsl #30
    2f90:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    2f94:	strvs	pc, [r0], #1103	; 0x44f
    2f98:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    2f9c:	streq	pc, [r0, #-79]	; 0xffffffb1
    2fa0:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    2fa4:	svclt	0x0000e750
    2fa8:	svceq	0x0000f090
    2fac:	tstcs	r0, r4, lsl #30
    2fb0:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    2fb4:	strvs	pc, [r0], #1103	; 0x44f
    2fb8:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    2fbc:	strmi	pc, [r0, #-16]
    2fc0:	submi	fp, r0, #72, 30	; 0x120
    2fc4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    2fc8:	svclt	0x0000e73e
    2fcc:	b	13c30dc <wattrset@plt+0x13c1cc4>
    2fd0:	b	13c3760 <wattrset@plt+0x13c2348>
    2fd4:	b	13c34a0 <wattrset@plt+0x13c2088>
    2fd8:	svclt	0x001f7002
    2fdc:	cmnmi	pc, #18	; <UNPREDICTABLE>
    2fe0:	svcmi	0x007ff093
    2fe4:	msrpl	SPSR_, r1, lsl #1
    2fe8:			; <UNDEFINED> instruction: 0xf0324770
    2fec:	svclt	0x0008427f
    2ff0:			; <UNDEFINED> instruction: 0xf0934770
    2ff4:	svclt	0x00044f7f
    2ff8:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    2ffc:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    3000:	strbtvc	pc, [r0], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
    3004:	strmi	pc, [r0, #-1]
    3008:	tstmi	r0, r1, lsr #32	; <UNPREDICTABLE>
    300c:	svclt	0x0000e71c
    3010:	andeq	lr, r1, #80, 20	; 0x50000
    3014:	ldrbmi	fp, [r0, -r8, lsl #30]!
    3018:			; <UNDEFINED> instruction: 0xf04fb530
    301c:	and	r0, sl, r0, lsl #10
    3020:	andeq	lr, r1, #80, 20	; 0x50000
    3024:	ldrbmi	fp, [r0, -r8, lsl #30]!
    3028:			; <UNDEFINED> instruction: 0xf011b530
    302c:	strle	r4, [r2, #-1280]	; 0xfffffb00
    3030:	bl	1853938 <wattrset@plt+0x1852520>
    3034:	vst4.16	{d16,d18,d20,d22}, [pc], r1
    3038:			; <UNDEFINED> instruction: 0xf1046480
    303c:	b	17c410c <wattrset@plt+0x17c2cf4>
    3040:			; <UNDEFINED> instruction: 0xf43f5c91
    3044:			; <UNDEFINED> instruction: 0xf04faed8
    3048:	b	17c385c <wattrset@plt+0x17c2444>
    304c:	svclt	0x00180cdc
    3050:	b	17cf864 <wattrset@plt+0x17ce44c>
    3054:	svclt	0x00180cdc
    3058:	bl	8f86c <wattrset@plt+0x8e454>
    305c:			; <UNDEFINED> instruction: 0xf1c202dc
    3060:	blx	3ce8 <wattrset@plt+0x28d0>
    3064:	blx	842078 <wattrset@plt+0x840c60>
    3068:	blx	7f078 <wattrset@plt+0x7dc60>
    306c:	b	1042880 <wattrset@plt+0x1041468>
    3070:	blx	8430b0 <wattrset@plt+0x841c98>
    3074:	ldrmi	pc, [r4], #-258	; 0xfffffefe
    3078:	svclt	0x0000e6bd
    307c:	andeq	r0, r0, r0
    3080:	blvs	2fe704 <wattrset@plt+0x2fd2ec>
    3084:	bleq	5fe190 <wattrset@plt+0x5fcd78>
    3088:	blvs	1be92c <wattrset@plt+0x1bd514>
    308c:	blpl	2be710 <wattrset@plt+0x2bd2f8>
    3090:	blvs	ff1beb88 <wattrset@plt+0xff1bd770>
    3094:	blmi	11beb7c <wattrset@plt+0x11bd764>
    3098:	bne	43e8f8 <wattrset@plt+0x43d4e0>
    309c:	blvc	117e8b4 <wattrset@plt+0x117d49c>
    30a0:	blvc	ff1fec98 <wattrset@plt+0xff1fd880>
    30a4:	beq	fe43e908 <wattrset@plt+0xfe43d4f0>
    30a8:	svclt	0x00004770
    30ac:	andhi	pc, r0, pc, lsr #7
    30b0:	andeq	r0, r0, r0
    30b4:	ldclcc	0, cr0, [r0]
    30b8:	andeq	r0, r0, r0
    30bc:	mvnsmi	r0, r0
    30c0:	mvnsmi	lr, #737280	; 0xb4000
    30c4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    30c8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    30cc:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    30d0:	svc	0x00c2f7fd
    30d4:	blne	1d942d0 <wattrset@plt+0x1d92eb8>
    30d8:	strhle	r1, [sl], -r6
    30dc:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    30e0:	svccc	0x0004f855
    30e4:	strbmi	r3, [sl], -r1, lsl #8
    30e8:	ldrtmi	r4, [r8], -r1, asr #12
    30ec:	adcmi	r4, r6, #152, 14	; 0x2600000
    30f0:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    30f4:	svclt	0x000083f8
    30f8:	muleq	r1, r2, ip
    30fc:	andeq	r0, r1, r8, lsl #25
    3100:	svclt	0x00004770
    3104:	tstcs	r0, r2, lsl #22
    3108:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    310c:	ldmlt	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3110:	strdeq	r0, [r1], -r8

Disassembly of section .fini:

00003114 <.fini>:
    3114:	push	{r3, lr}
    3118:	pop	{r3, pc}
