# system info tb on 2023.06.06.17:34:51
system_info:
name,value
DEVICE,10M50DAF672I7G
DEVICE_FAMILY,MAX 10
GENERATION_ID,1686069287
#
#
# Files generated for tb on 2023.06.06.17:34:51
files:
filepath,kind,attributes,module,is_top
simulation/tb.v,VERILOG,,tb,true
simulation/submodules/hls_sim_clock_reset.sv,SYSTEM_VERILOG,,hls_sim_clock_reset,false
simulation/submodules/hls_sim_stream_sink_dpi_bfm.sv,SYSTEM_VERILOG,,hls_sim_component_dpi_controller,false
simulation/submodules/hls_sim_stream_source_dpi_bfm.sv,SYSTEM_VERILOG,,hls_sim_component_dpi_controller,false
simulation/submodules/hls_sim_component_dpi_controller.sv,SYSTEM_VERILOG,,hls_sim_component_dpi_controller,false
simulation/submodules/tb_concatenate_component_done_inst.sv,SYSTEM_VERILOG,,tb_concatenate_component_done_inst,false
simulation/submodules/hls_sim_main_dpi_controller.sv,SYSTEM_VERILOG,,hls_sim_main_dpi_controller,false
simulation/submodules/tb_rgb_to_hv_component_dpi_controller_bind_conduit_fanout_inst.sv,SYSTEM_VERILOG,,tb_rgb_to_hv_component_dpi_controller_bind_conduit_fanout_inst,false
simulation/submodules/tb_rgb_to_hv_inst.v,VERILOG,,tb_rgb_to_hv_inst,false
simulation/submodules/tb_split_component_start_inst.sv,SYSTEM_VERILOG,,tb_split_component_start_inst,false
simulation/submodules/hls_sim_stream_source_dpi_bfm.sv,SYSTEM_VERILOG,,hls_sim_stream_source_dpi_bfm,false
simulation/submodules/tb_irq_mapper.sv,SYSTEM_VERILOG,,tb_irq_mapper,false
simulation/submodules/dspba_library_package.vhd,VHDL,,rgb_to_hv_internal,false
simulation/submodules/dspba_library.vhd,VHDL,,rgb_to_hv_internal,false
simulation/submodules/acl_data_fifo.v,SYSTEM_VERILOG,,rgb_to_hv_internal,false
simulation/submodules/acl_fifo.v,SYSTEM_VERILOG,,rgb_to_hv_internal,false
simulation/submodules/acl_ll_fifo.v,SYSTEM_VERILOG,,rgb_to_hv_internal,false
simulation/submodules/acl_ll_ram_fifo.v,SYSTEM_VERILOG,,rgb_to_hv_internal,false
simulation/submodules/acl_valid_fifo_counter.v,SYSTEM_VERILOG,,rgb_to_hv_internal,false
simulation/submodules/acl_dspba_valid_fifo_counter.v,SYSTEM_VERILOG,,rgb_to_hv_internal,false
simulation/submodules/acl_staging_reg.v,SYSTEM_VERILOG,,rgb_to_hv_internal,false
simulation/submodules/hld_fifo.sv,SYSTEM_VERILOG,,rgb_to_hv_internal,false
simulation/submodules/hld_fifo_zero_width.sv,SYSTEM_VERILOG,,rgb_to_hv_internal,false
simulation/submodules/acl_high_speed_fifo.sv,SYSTEM_VERILOG,,rgb_to_hv_internal,false
simulation/submodules/acl_low_latency_fifo.sv,SYSTEM_VERILOG,,rgb_to_hv_internal,false
simulation/submodules/acl_zero_latency_fifo.sv,SYSTEM_VERILOG,,rgb_to_hv_internal,false
simulation/submodules/acl_fanout_pipeline.sv,SYSTEM_VERILOG,,rgb_to_hv_internal,false
simulation/submodules/acl_std_synchronizer_nocut.v,SYSTEM_VERILOG,,rgb_to_hv_internal,false
simulation/submodules/acl_tessellated_incr_decr_threshold.sv,SYSTEM_VERILOG,,rgb_to_hv_internal,false
simulation/submodules/acl_tessellated_incr_lookahead.sv,SYSTEM_VERILOG,,rgb_to_hv_internal,false
simulation/submodules/acl_reset_handler.sv,SYSTEM_VERILOG,,rgb_to_hv_internal,false
simulation/submodules/acl_lfsr.sv,SYSTEM_VERILOG,,rgb_to_hv_internal,false
simulation/submodules/acl_pop.v,SYSTEM_VERILOG,,rgb_to_hv_internal,false
simulation/submodules/acl_push.v,SYSTEM_VERILOG,,rgb_to_hv_internal,false
simulation/submodules/acl_token_fifo_counter.v,SYSTEM_VERILOG,,rgb_to_hv_internal,false
simulation/submodules/acl_pipeline.v,SYSTEM_VERILOG,,rgb_to_hv_internal,false
simulation/submodules/acl_dspba_buffer.v,SYSTEM_VERILOG,,rgb_to_hv_internal,false
simulation/submodules/acl_enable_sink.v,SYSTEM_VERILOG,,rgb_to_hv_internal,false
simulation/submodules/st_top.v,SYSTEM_VERILOG,,rgb_to_hv_internal,false
simulation/submodules/acl_full_detector.v,SYSTEM_VERILOG,,rgb_to_hv_internal,false
simulation/submodules/acl_reset_wire.v,SYSTEM_VERILOG,,rgb_to_hv_internal,false
simulation/submodules/rgb_to_hv_function_wrapper.vhd,VHDL,,rgb_to_hv_internal,false
simulation/submodules/rgb_to_hv_function.vhd,VHDL,,rgb_to_hv_internal,false
simulation/submodules/bb_rgb_to_hv_B0_runOnce.vhd,VHDL,,rgb_to_hv_internal,false
simulation/submodules/bb_rgb_to_hv_B0_runOnce_stall_region.vhd,VHDL,,rgb_to_hv_internal,false
simulation/submodules/i_acl_pop_i1_wt_limpop_rgb_to_hv0.vhd,VHDL,,rgb_to_hv_internal,false
simulation/submodules/i_acl_pop_i1_wt_limpop_rgb_to_hv_reg.vhd,VHDL,,rgb_to_hv_internal,false
simulation/submodules/i_acl_push_i1_wt_limpush_rgb_to_hv2.vhd,VHDL,,rgb_to_hv_internal,false
simulation/submodules/i_acl_push_i1_wt_limpush_rgb_to_hv_reg.vhd,VHDL,,rgb_to_hv_internal,false
simulation/submodules/rgb_to_hv_B0_runOnce_merge_reg.vhd,VHDL,,rgb_to_hv_internal,false
simulation/submodules/rgb_to_hv_B0_runOnce_branch.vhd,VHDL,,rgb_to_hv_internal,false
simulation/submodules/rgb_to_hv_B0_runOnce_merge.vhd,VHDL,,rgb_to_hv_internal,false
simulation/submodules/bb_rgb_to_hv_B1_start.vhd,VHDL,,rgb_to_hv_internal,false
simulation/submodules/bb_rgb_to_hv_B1_start_stall_region.vhd,VHDL,,rgb_to_hv_internal,false
simulation/submodules/i_iord_bl_do_unnamed_rgb_to_hv1_rgb_to_hv12.vhd,VHDL,,rgb_to_hv_internal,false
simulation/submodules/i_iowr_bl_return1_unnamed_rgb_to_hv2_rgb_to_hv35.vhd,VHDL,,rgb_to_hv_internal,false
simulation/submodules/i_sfc_c0_wt_entry_rgb_to_hv_c0_enter_rgb_to_hv.vhd,VHDL,,rgb_to_hv_internal,false
simulation/submodules/i_acl_sfc_exit_c0_wt_entry_rgb_to_hv_c0_A0Zexit_rgb_to_hv10.vhd,VHDL,,rgb_to_hv_internal,false
simulation/submodules/i_sfc_logic_c0_wt_entry_rgb_to_hv_c0_enter_rgb_to_hv4.vhd,VHDL,,rgb_to_hv_internal,false
simulation/submodules/i_acl_pipeline_keep_going_rgb_to_hv6.vhd,VHDL,,rgb_to_hv_internal,false
simulation/submodules/i_acl_push_i1_notexitcond_rgb_to_hv8.vhd,VHDL,,rgb_to_hv_internal,false
simulation/submodules/i_sfc_c1_wt_entry_rgb_to_hv_c1_enter_rgb_to_hv.vhd,VHDL,,rgb_to_hv_internal,false
simulation/submodules/i_acl_sfc_exit_c1_wt_entry_rgb_to_hv_c1_A0Zexit_rgb_to_hv34.vhd,VHDL,,rgb_to_hv_internal,false
simulation/submodules/i_acl_sfc_exit_c1_wt_entry_rgb_to_hv_c1_A0Zo_hv36_data_fifo.vhd,VHDL,,rgb_to_hv_internal,false
simulation/submodules/i_acl_sfc_exit_c1_wt_entry_rgb_to_hv_c1_A0Zhv_full_detector.vhd,VHDL,,rgb_to_hv_internal,false
simulation/submodules/i_sfc_logic_c1_wt_entry_rgb_to_hv_c1_enter_rgb_to_hv13.vhd,VHDL,,rgb_to_hv_internal,false
simulation/submodules/i_sfc_logic_c1_wt_entry_rgb_to_hv_c1_entA0ZinvTabGen_lutmem.hex,HEX,,rgb_to_hv_internal,false
simulation/submodules/i_sfc_logic_c1_wt_entry_rgb_to_hv_c1_entA1ZinvTabGen_lutmem.hex,HEX,,rgb_to_hv_internal,false
simulation/submodules/i_sfc_logic_c1_wt_entry_rgb_to_hv_c1_entA2ZinvTabGen_lutmem.hex,HEX,,rgb_to_hv_internal,false
simulation/submodules/i_sfc_logic_c1_wt_entry_rgb_to_hv_c1_entA3ZinvTabGen_lutmem.hex,HEX,,rgb_to_hv_internal,false
simulation/submodules/i_sfc_logic_c1_wt_entry_rgb_to_hv_c1_entA4ZinvTabGen_lutmem.hex,HEX,,rgb_to_hv_internal,false
simulation/submodules/rgb_to_hv_B1_start_merge_reg.vhd,VHDL,,rgb_to_hv_internal,false
simulation/submodules/rgb_to_hv_B1_start_branch.vhd,VHDL,,rgb_to_hv_internal,false
simulation/submodules/rgb_to_hv_B1_start_merge.vhd,VHDL,,rgb_to_hv_internal,false
simulation/submodules/i_acl_pipeline_keep_going_rgb_to_hv_sr.vhd,VHDL,,rgb_to_hv_internal,false
simulation/submodules/i_acl_pipeline_keep_going_rgb_to_hv_valid_fifo.vhd,VHDL,,rgb_to_hv_internal,false
simulation/submodules/rgb_to_hv_internal.v,SYSTEM_VERILOG,,rgb_to_hv_internal,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
tb.clock_reset_inst,hls_sim_clock_reset
tb.component_dpi_controller_rgb_to_hv_inst,hls_sim_component_dpi_controller
tb.concatenate_component_done_inst,tb_concatenate_component_done_inst
tb.concatenate_component_wait_for_stream_writes_inst,tb_concatenate_component_done_inst
tb.main_dpi_controller_inst,hls_sim_main_dpi_controller
tb.rgb_to_hv_component_dpi_controller_bind_conduit_fanout_inst,tb_rgb_to_hv_component_dpi_controller_bind_conduit_fanout_inst
tb.rgb_to_hv_component_dpi_controller_enable_conduit_fanout_inst,tb_rgb_to_hv_component_dpi_controller_bind_conduit_fanout_inst
tb.rgb_to_hv_component_dpi_controller_implicit_ready_conduit_fanout_inst,tb_rgb_to_hv_component_dpi_controller_bind_conduit_fanout_inst
tb.rgb_to_hv_inst,tb_rgb_to_hv_inst
tb.rgb_to_hv_inst.rgb_to_hv_internal_inst,rgb_to_hv_internal
tb.split_component_start_inst,tb_split_component_start_inst
tb.stream_source_dpi_bfm_rgb_to_hv_blue_inst,hls_sim_stream_source_dpi_bfm
tb.stream_source_dpi_bfm_rgb_to_hv_green_inst,hls_sim_stream_source_dpi_bfm
tb.stream_source_dpi_bfm_rgb_to_hv_red_inst,hls_sim_stream_source_dpi_bfm
tb.irq_mapper,tb_irq_mapper
