VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob146_fsm_serialdata_test.sv:45: $finish called at 4526 (1ps)
Hint: Output 'out_byte' has 32 mismatches. First mismatch occurred at time 850.
Hint: Output 'done' has 64 mismatches. First mismatch occurred at time 110.
Hint: Total mismatched samples is 64 out of 905 samples

Simulation finished at 4526 ps
Mismatches: 64 in 905 samples
