module module_0 (
    input [id_1 : id_1] id_2,
    output logic [id_2 : id_1] id_3,
    input [id_2 : id_1] id_4,
    input id_5,
    input id_6,
    inout [id_5 : id_2] id_7,
    input id_8,
    input [id_4 : id_7] id_9,
    input logic id_10,
    input [id_9 : 1] id_11
);
  id_12 id_13 (
      .id_10(id_5),
      .id_10(id_5),
      .id_1 ((id_2))
  );
  id_14 id_15 (
      .id_4(id_3),
      .id_3(id_2),
      .id_6(id_5)
  );
endmodule
