{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1381205740062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1381205740062 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 15:15:39 2013 " "Processing started: Tue Oct 08 15:15:39 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1381205740062 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1381205740062 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 3ph -c 3ph " "Command: quartus_map --read_settings_files=on --write_settings_files=off 3ph -c 3ph" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1381205740062 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1381205741328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/single_ram_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/single_ram_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_ram_input_with_init-rtl " "Found design unit 1: single_port_ram_input_with_init-rtl" {  } { { "source/Single_RAM_Input.vhd" "" { Text "C:/Hardware/FPGA/FPGA_test/source/Single_RAM_Input.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381205743734 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram_input_with_init " "Found entity 1: single_port_ram_input_with_init" {  } { { "source/Single_RAM_Input.vhd" "" { Text "C:/Hardware/FPGA/FPGA_test/source/Single_RAM_Input.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381205743734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1381205743734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 three_state_moore_state_machine-rtl " "Found design unit 1: three_state_moore_state_machine-rtl" {  } { { "source/state_machine.vhd" "" { Text "C:/Hardware/FPGA/FPGA_test/source/state_machine.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381205743765 ""} { "Info" "ISGN_ENTITY_NAME" "1 three_state_moore_state_machine " "Found entity 1: three_state_moore_state_machine" {  } { { "source/state_machine.vhd" "" { Text "C:/Hardware/FPGA/FPGA_test/source/state_machine.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381205743765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1381205743765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3ph.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 3ph.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3ph " "Found entity 1: 3ph" {  } { { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381205743765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1381205743765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/Hardware/FPGA/FPGA_test/PLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381205743781 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Hardware/FPGA/FPGA_test/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381205743781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1381205743781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/single_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/single_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_ram_with_init-rtl " "Found design unit 1: single_port_ram_with_init-rtl" {  } { { "source/Single_RAM.vhd" "" { Text "C:/Hardware/FPGA/FPGA_test/source/Single_RAM.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381205743781 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram_with_init " "Found entity 1: single_port_ram_with_init" {  } { { "source/Single_RAM.vhd" "" { Text "C:/Hardware/FPGA/FPGA_test/source/Single_RAM.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381205743781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1381205743781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_inv0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_inv0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_inv0-SYN " "Found design unit 1: lpm_inv0-SYN" {  } { { "lpm_inv0.vhd" "" { Text "C:/Hardware/FPGA/FPGA_test/lpm_inv0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381205743781 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_inv0 " "Found entity 1: lpm_inv0" {  } { { "lpm_inv0.vhd" "" { Text "C:/Hardware/FPGA/FPGA_test/lpm_inv0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381205743781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1381205743781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/bi_io.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/bi_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bidirectional_io-rtl " "Found design unit 1: bidirectional_io-rtl" {  } { { "source/bi_io.vhd" "" { Text "C:/Hardware/FPGA/FPGA_test/source/bi_io.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381205743812 ""} { "Info" "ISGN_ENTITY_NAME" "1 bidirectional_io " "Found entity 1: bidirectional_io" {  } { { "source/bi_io.vhd" "" { Text "C:/Hardware/FPGA/FPGA_test/source/bi_io.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381205743812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1381205743812 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "3ph " "Elaborating entity \"3ph\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1381205744312 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "XA15 " "Pin \"XA15\" not connected" {  } { { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 536 -312 -144 552 "XA15" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1381205744390 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "XA14 " "Pin \"XA14\" not connected" {  } { { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 568 -312 -144 584 "XA14" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1381205744406 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "XA13 " "Pin \"XA13\" not connected" {  } { { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 608 -312 -144 624 "XA13" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1381205744406 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "XA12 " "Pin \"XA12\" not connected" {  } { { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 648 -312 -144 664 "XA12" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1381205744406 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "XA16 " "Pin \"XA16\" not connected" {  } { { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1056 -376 -208 1072 "XA16" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1381205744406 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "XA11 " "Pin \"XA11\" not connected" {  } { { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1080 -376 -208 1096 "XA11" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1381205744406 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "XA10 " "Pin \"XA10\" not connected" {  } { { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1104 -376 -208 1120 "XA10" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1381205744406 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "XA9 " "Pin \"XA9\" not connected" {  } { { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1128 -376 -208 1144 "XA9" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1381205744406 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "XA8 " "Pin \"XA8\" not connected" {  } { { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1152 -376 -208 1168 "XA8" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1381205744406 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst16 " "Primitive \"VCC\" of instance \"inst16\" not used" {  } { { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 496 -144 -112 512 "inst16" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1381205744406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram_with_init single_port_ram_with_init:inst10 " "Elaborating entity \"single_port_ram_with_init\" for hierarchy \"single_port_ram_with_init:inst10\"" {  } { { "3ph.bdf" "inst10" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -112 488 712 48 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205744406 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PWMA_W6 Single_RAM.vhd(109) " "Verilog HDL or VHDL warning at Single_RAM.vhd(109): object \"PWMA_W6\" assigned a value but never read" {  } { { "source/Single_RAM.vhd" "" { Text "C:/Hardware/FPGA/FPGA_test/source/Single_RAM.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1381205744437 "|3ph|single_port_ram_with_init:inst10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PWMA_D6 Single_RAM.vhd(110) " "Verilog HDL or VHDL warning at Single_RAM.vhd(110): object \"PWMA_D6\" assigned a value but never read" {  } { { "source/Single_RAM.vhd" "" { Text "C:/Hardware/FPGA/FPGA_test/source/Single_RAM.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1381205744437 "|3ph|single_port_ram_with_init:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 74138:inst4 " "Elaborating entity \"74138\" for hierarchy \"74138:inst4\"" {  } { { "3ph.bdf" "inst4" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -376 64 184 -216 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205744656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74138:inst4 " "Elaborated megafunction instantiation \"74138:inst4\"" {  } { { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -376 64 184 -216 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381205744671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst\"" {  } { { "3ph.bdf" "inst" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 264 -120 120 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205744671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:inst\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "C:/Hardware/FPGA/FPGA_test/PLL.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:inst\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "C:/Hardware/FPGA/FPGA_test/PLL.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381205745203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst\|altpll:altpll_component " "Instantiated megafunction \"PLL:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 10 " "Parameter \"clk1_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 33333 " "Parameter \"inclk0_input_frequency\" = \"33333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745234 ""}  } { { "PLL.vhd" "" { Text "C:/Hardware/FPGA/FPGA_test/PLL.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1381205745234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Hardware/FPGA/FPGA_test/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381205745406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1381205745406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bidirectional_io bidirectional_io:inst19 " "Elaborating entity \"bidirectional_io\" for hierarchy \"bidirectional_io:inst19\"" {  } { { "3ph.bdf" "inst19" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -184 -80 168 -88 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram_input_with_init single_port_ram_input_with_init:inst20 " "Elaborating entity \"single_port_ram_input_with_init\" for hierarchy \"single_port_ram_input_with_init:inst20\"" {  } { { "3ph.bdf" "inst20" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1200 520 800 1392 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_state_moore_state_machine three_state_moore_state_machine:inst1 " "Elaborating entity \"three_state_moore_state_machine\" for hierarchy \"three_state_moore_state_machine:inst1\"" {  } { { "3ph.bdf" "inst1" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 920 520 720 1080 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_inv0 lpm_inv0:inst5 " "Elaborating entity \"lpm_inv0\" for hierarchy \"lpm_inv0:inst5\"" {  } { { "3ph.bdf" "inst5" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -104 800 880 -64 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_inv lpm_inv0:inst5\|lpm_inv:lpm_inv_component " "Elaborating entity \"lpm_inv\" for hierarchy \"lpm_inv0:inst5\|lpm_inv:lpm_inv_component\"" {  } { { "lpm_inv0.vhd" "lpm_inv_component" { Text "C:/Hardware/FPGA/FPGA_test/lpm_inv0.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_inv0:inst5\|lpm_inv:lpm_inv_component " "Elaborated megafunction instantiation \"lpm_inv0:inst5\|lpm_inv:lpm_inv_component\"" {  } { { "lpm_inv0.vhd" "" { Text "C:/Hardware/FPGA/FPGA_test/lpm_inv0.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381205745687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_inv0:inst5\|lpm_inv:lpm_inv_component " "Instantiated megafunction \"lpm_inv0:inst5\|lpm_inv:lpm_inv_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=lpm_inv0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=lpm_inv0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_INV " "Parameter \"lpm_type\" = \"LPM_INV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205745687 ""}  } { { "lpm_inv0.vhd" "" { Text "C:/Hardware/FPGA/FPGA_test/lpm_inv0.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1381205745687 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "three_state_moore_state_machine:inst1\|ram_rtl_0 " "Inferred dual-clock RAM node \"three_state_moore_state_machine:inst1\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1381205750875 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "three_state_moore_state_machine:inst1\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"three_state_moore_state_machine:inst1\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1381205758718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1381205758718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1381205758718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1381205758718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1381205758718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1381205758718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1381205758718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1381205758718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1381205758718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1381205758718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1381205758718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1381205758718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1381205758718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1381205758718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/3ph.ram0_three_state_moore_state_machine_a38354af.hdl.mif " "Parameter INIT_FILE set to db/3ph.ram0_three_state_moore_state_machine_a38354af.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1381205758718 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1381205758718 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1381205758718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "three_state_moore_state_machine:inst1\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"three_state_moore_state_machine:inst1\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381205759343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "three_state_moore_state_machine:inst1\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"three_state_moore_state_machine:inst1\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205759343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205759343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205759343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205759343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205759343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205759343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205759343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205759343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205759343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205759343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205759343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205759343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205759343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205759343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/3ph.ram0_three_state_moore_state_machine_a38354af.hdl.mif " "Parameter \"INIT_FILE\" = \"db/3ph.ram0_three_state_moore_state_machine_a38354af.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381205759343 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1381205759343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i1l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i1l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i1l1 " "Found entity 1: altsyncram_i1l1" {  } { { "db/altsyncram_i1l1.tdf" "" { Text "C:/Hardware/FPGA/FPGA_test/db/altsyncram_i1l1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381205759531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1381205759531 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "three_state_moore_state_machine:inst1\|altsyncram:ram_rtl_0\|altsyncram_i1l1:auto_generated\|ram_block1a12 " "Synthesized away node \"three_state_moore_state_machine:inst1\|altsyncram:ram_rtl_0\|altsyncram_i1l1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_i1l1.tdf" "" { Text "C:/Hardware/FPGA/FPGA_test/db/altsyncram_i1l1.tdf" 423 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 920 520 720 1080 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381205762171 "|3ph|three_state_moore_state_machine:inst1|altsyncram:ram_rtl_0|altsyncram_i1l1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "three_state_moore_state_machine:inst1\|altsyncram:ram_rtl_0\|altsyncram_i1l1:auto_generated\|ram_block1a13 " "Synthesized away node \"three_state_moore_state_machine:inst1\|altsyncram:ram_rtl_0\|altsyncram_i1l1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_i1l1.tdf" "" { Text "C:/Hardware/FPGA/FPGA_test/db/altsyncram_i1l1.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 920 520 720 1080 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381205762171 "|3ph|three_state_moore_state_machine:inst1|altsyncram:ram_rtl_0|altsyncram_i1l1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "three_state_moore_state_machine:inst1\|altsyncram:ram_rtl_0\|altsyncram_i1l1:auto_generated\|ram_block1a14 " "Synthesized away node \"three_state_moore_state_machine:inst1\|altsyncram:ram_rtl_0\|altsyncram_i1l1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_i1l1.tdf" "" { Text "C:/Hardware/FPGA/FPGA_test/db/altsyncram_i1l1.tdf" 487 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 920 520 720 1080 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381205762171 "|3ph|three_state_moore_state_machine:inst1|altsyncram:ram_rtl_0|altsyncram_i1l1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "three_state_moore_state_machine:inst1\|altsyncram:ram_rtl_0\|altsyncram_i1l1:auto_generated\|ram_block1a15 " "Synthesized away node \"three_state_moore_state_machine:inst1\|altsyncram:ram_rtl_0\|altsyncram_i1l1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_i1l1.tdf" "" { Text "C:/Hardware/FPGA/FPGA_test/db/altsyncram_i1l1.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 920 520 720 1080 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381205762171 "|3ph|three_state_moore_state_machine:inst1|altsyncram:ram_rtl_0|altsyncram_i1l1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1381205762171 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1381205762171 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sd_C " "Ignored assignments for entity \"sd_C\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity sd_C -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity sd_C -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1381205775750 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity sd_C -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity sd_C -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1381205775750 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1381205775750 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1381205778234 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381205778234 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XA15 " "No output dependent on input pin \"XA15\"" {  } { { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 536 -312 -144 552 "XA15" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381205781468 "|3ph|XA15"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XA14 " "No output dependent on input pin \"XA14\"" {  } { { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 568 -312 -144 584 "XA14" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381205781468 "|3ph|XA14"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XA13 " "No output dependent on input pin \"XA13\"" {  } { { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 608 -312 -144 624 "XA13" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381205781468 "|3ph|XA13"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XA12 " "No output dependent on input pin \"XA12\"" {  } { { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 648 -312 -144 664 "XA12" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381205781468 "|3ph|XA12"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XA16 " "No output dependent on input pin \"XA16\"" {  } { { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1056 -376 -208 1072 "XA16" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381205781468 "|3ph|XA16"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XA11 " "No output dependent on input pin \"XA11\"" {  } { { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1080 -376 -208 1096 "XA11" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381205781468 "|3ph|XA11"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XA10 " "No output dependent on input pin \"XA10\"" {  } { { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1104 -376 -208 1120 "XA10" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381205781468 "|3ph|XA10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XA9 " "No output dependent on input pin \"XA9\"" {  } { { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1128 -376 -208 1144 "XA9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381205781468 "|3ph|XA9"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XA8 " "No output dependent on input pin \"XA8\"" {  } { { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1152 -376 -208 1168 "XA8" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381205781468 "|3ph|XA8"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1381205781468 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11476 " "Implemented 11476 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1381205781484 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1381205781484 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Implemented 40 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1381205781484 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11334 " "Implemented 11334 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1381205781484 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1381205781484 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1381205781484 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1381205781484 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "377 " "Peak virtual memory: 377 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1381205781625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 15:16:21 2013 " "Processing ended: Tue Oct 08 15:16:21 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1381205781625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1381205781625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1381205781625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1381205781625 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1381205788609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1381205788609 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 15:16:26 2013 " "Processing started: Tue Oct 08 15:16:26 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1381205788609 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1381205788609 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 3ph -c 3ph " "Command: quartus_fit --read_settings_files=off --write_settings_files=off 3ph -c 3ph" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1381205788609 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1381205789437 ""}
{ "Info" "0" "" "Project  = 3ph" {  } {  } 0 0 "Project  = 3ph" 0 0 "Fitter" 0 0 1381205789437 ""}
{ "Info" "0" "" "Revision = 3ph" {  } {  } 0 0 "Revision = 3ph" 0 0 "Fitter" 0 0 1381205789437 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1381205790031 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "3ph EP3C16Q240C8 " "Selected device EP3C16Q240C8 for design \"3ph\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1381205790187 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1381205790453 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1381205790453 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 5 1 0 0 " "Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Hardware/FPGA/FPGA_test/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 957 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1381205790890 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 10 0 0 " "Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Hardware/FPGA/FPGA_test/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 958 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1381205790890 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Hardware/FPGA/FPGA_test/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 957 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1381205790890 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1381205794109 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1381205794234 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Device EP3C25Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1381205795593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Device EP3C40Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1381205795593 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1381205795593 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 17643 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1381205795625 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 17645 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1381205795625 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 17647 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1381205795625 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 17649 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1381205795625 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 17651 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1381205795625 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1381205795625 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1381205795640 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1381205795671 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1381205797531 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Hardware/FPGA/FPGA_test/db/pll_altpll.v" 77 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:inst|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 957 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1381205797531 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1381205797531 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Hardware/FPGA/FPGA_test/db/pll_altpll.v" 77 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:inst|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 957 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1381205797531 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "3ph.sdc " "Synopsys Design Constraints File file not found: '3ph.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1381205800515 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1381205800515 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1381205800562 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1381205800562 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1381205800687 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1381205800687 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1381205800687 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1381205801078 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1381205801109 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1381205801109 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1381205801156 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1381205801203 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1381205801234 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1381205801234 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1381205801265 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1381205804828 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "12 EC " "Packed 12 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1381205804875 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1381205804875 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] CLK2~output " "PLL \"PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"CLK2~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/Hardware/FPGA/FPGA_test/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL.vhd" "" { Text "C:/Hardware/FPGA/FPGA_test/PLL.vhd" 141 0 0 } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 264 -120 120 440 "inst" "" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 984 992 1168 1000 "CLK2" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1381205805218 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PWMC " "Node \"PWMC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PWMC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1381205805468 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1381205805468 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1381205805468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1381205809671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1381205818187 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1381205818328 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1381205857171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:39 " "Fitter placement operations ending: elapsed time is 00:00:39" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1381205857171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1381205865015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "15 " "Router estimated average interconnect usage is 15% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1381205879640 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1381205879640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:33 " "Fitter routing operations ending: elapsed time is 00:00:33" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1381205899250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1381205899296 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1381205899296 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "9.28 " "Total time spent on timing analysis during the Fitter is 9.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1381205899796 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1381205899984 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1381205903500 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1381205903625 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1381205906890 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1381205910812 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1381205912968 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "63 Cyclone III " "63 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XA15 3.3-V LVTTL 43 " "Pin XA15 uses I/O standard 3.3-V LVTTL at 43" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { XA15 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "XA15" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 536 -312 -144 552 "XA15" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { XA15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XA14 3.3-V LVTTL 44 " "Pin XA14 uses I/O standard 3.3-V LVTTL at 44" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { XA14 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "XA14" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 568 -312 -144 584 "XA14" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { XA14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XA13 3.3-V LVTTL 45 " "Pin XA13 uses I/O standard 3.3-V LVTTL at 45" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { XA13 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "XA13" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 608 -312 -144 624 "XA13" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { XA13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XA12 3.3-V LVTTL 46 " "Pin XA12 uses I/O standard 3.3-V LVTTL at 46" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { XA12 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "XA12" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 648 -312 -144 664 "XA12" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { XA12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XA16 3.3-V LVTTL 41 " "Pin XA16 uses I/O standard 3.3-V LVTTL at 41" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { XA16 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "XA16" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1056 -376 -208 1072 "XA16" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { XA16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XA11 3.3-V LVTTL 49 " "Pin XA11 uses I/O standard 3.3-V LVTTL at 49" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { XA11 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "XA11" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1080 -376 -208 1096 "XA11" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { XA11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XA10 3.3-V LVTTL 50 " "Pin XA10 uses I/O standard 3.3-V LVTTL at 50" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { XA10 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "XA10" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1104 -376 -208 1120 "XA10" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { XA10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XA9 3.3-V LVTTL 51 " "Pin XA9 uses I/O standard 3.3-V LVTTL at 51" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { XA9 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "XA9" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1128 -376 -208 1144 "XA9" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { XA9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XA8 3.3-V LVTTL 52 " "Pin XA8 uses I/O standard 3.3-V LVTTL at 52" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { XA8 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "XA8" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1152 -376 -208 1168 "XA8" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { XA8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[15\] 3.3-V LVTTL 102 " "Pin Data\[15\] uses I/O standard 3.3-V LVTTL at 102" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { Data[15] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[15\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -208 -296 -120 -192 "Data" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[14\] 3.3-V LVTTL 101 " "Pin Data\[14\] uses I/O standard 3.3-V LVTTL at 101" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { Data[14] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[14\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -208 -296 -120 -192 "Data" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[13\] 3.3-V LVTTL 100 " "Pin Data\[13\] uses I/O standard 3.3-V LVTTL at 100" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { Data[13] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[13\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -208 -296 -120 -192 "Data" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[12\] 3.3-V LVTTL 99 " "Pin Data\[12\] uses I/O standard 3.3-V LVTTL at 99" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { Data[12] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[12\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -208 -296 -120 -192 "Data" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[11\] 3.3-V LVTTL 98 " "Pin Data\[11\] uses I/O standard 3.3-V LVTTL at 98" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { Data[11] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[11\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -208 -296 -120 -192 "Data" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[10\] 3.3-V LVTTL 95 " "Pin Data\[10\] uses I/O standard 3.3-V LVTTL at 95" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { Data[10] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[10\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -208 -296 -120 -192 "Data" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[9\] 3.3-V LVTTL 94 " "Pin Data\[9\] uses I/O standard 3.3-V LVTTL at 94" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { Data[9] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[9\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -208 -296 -120 -192 "Data" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[8\] 3.3-V LVTTL 93 " "Pin Data\[8\] uses I/O standard 3.3-V LVTTL at 93" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { Data[8] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[8\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -208 -296 -120 -192 "Data" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[7\] 3.3-V LVTTL 88 " "Pin Data\[7\] uses I/O standard 3.3-V LVTTL at 88" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { Data[7] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[7\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -208 -296 -120 -192 "Data" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[6\] 3.3-V LVTTL 87 " "Pin Data\[6\] uses I/O standard 3.3-V LVTTL at 87" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { Data[6] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[6\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -208 -296 -120 -192 "Data" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[5\] 3.3-V LVTTL 86 " "Pin Data\[5\] uses I/O standard 3.3-V LVTTL at 86" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { Data[5] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[5\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -208 -296 -120 -192 "Data" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[4\] 3.3-V LVTTL 85 " "Pin Data\[4\] uses I/O standard 3.3-V LVTTL at 85" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { Data[4] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[4\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -208 -296 -120 -192 "Data" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[3\] 3.3-V LVTTL 84 " "Pin Data\[3\] uses I/O standard 3.3-V LVTTL at 84" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { Data[3] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[3\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -208 -296 -120 -192 "Data" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[2\] 3.3-V LVTTL 83 " "Pin Data\[2\] uses I/O standard 3.3-V LVTTL at 83" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { Data[2] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[2\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -208 -296 -120 -192 "Data" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[1\] 3.3-V LVTTL 82 " "Pin Data\[1\] uses I/O standard 3.3-V LVTTL at 82" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { Data[1] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[1\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -208 -296 -120 -192 "Data" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[0\] 3.3-V LVTTL 81 " "Pin Data\[0\] uses I/O standard 3.3-V LVTTL at 81" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { Data[0] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[0\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -208 -296 -120 -192 "Data" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[23\] 3.3-V LVTTL 139 " "Pin IO1\[23\] uses I/O standard 3.3-V LVTTL at 139" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[23] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[23\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[22\] 3.3-V LVTTL 137 " "Pin IO1\[22\] uses I/O standard 3.3-V LVTTL at 137" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[22] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[22\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[21\] 3.3-V LVTTL 135 " "Pin IO1\[21\] uses I/O standard 3.3-V LVTTL at 135" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[21] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[21\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[20\] 3.3-V LVTTL 134 " "Pin IO1\[20\] uses I/O standard 3.3-V LVTTL at 134" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[20] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[20\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[19\] 3.3-V LVTTL 133 " "Pin IO1\[19\] uses I/O standard 3.3-V LVTTL at 133" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[19] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[19\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[18\] 3.3-V LVTTL 132 " "Pin IO1\[18\] uses I/O standard 3.3-V LVTTL at 132" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[18] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[18\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[17\] 3.3-V LVTTL 131 " "Pin IO1\[17\] uses I/O standard 3.3-V LVTTL at 131" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[17] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[17\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[16\] 3.3-V LVTTL 128 " "Pin IO1\[16\] uses I/O standard 3.3-V LVTTL at 128" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[16] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[16\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[15\] 3.3-V LVTTL 127 " "Pin IO1\[15\] uses I/O standard 3.3-V LVTTL at 127" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[15] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[15\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[14\] 3.3-V LVTTL 126 " "Pin IO1\[14\] uses I/O standard 3.3-V LVTTL at 126" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[14] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[14\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[13\] 3.3-V LVTTL 120 " "Pin IO1\[13\] uses I/O standard 3.3-V LVTTL at 120" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[13] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[13\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[12\] 3.3-V LVTTL 119 " "Pin IO1\[12\] uses I/O standard 3.3-V LVTTL at 119" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[12] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[12\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[11\] 3.3-V LVTTL 118 " "Pin IO1\[11\] uses I/O standard 3.3-V LVTTL at 118" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[11] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[11\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[10\] 3.3-V LVTTL 117 " "Pin IO1\[10\] uses I/O standard 3.3-V LVTTL at 117" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[10] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[10\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[9\] 3.3-V LVTTL 114 " "Pin IO1\[9\] uses I/O standard 3.3-V LVTTL at 114" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[9] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[9\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[8\] 3.3-V LVTTL 113 " "Pin IO1\[8\] uses I/O standard 3.3-V LVTTL at 113" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[8] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[8\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[7\] 3.3-V LVTTL 112 " "Pin IO1\[7\] uses I/O standard 3.3-V LVTTL at 112" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[7] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[7\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[6\] 3.3-V LVTTL 111 " "Pin IO1\[6\] uses I/O standard 3.3-V LVTTL at 111" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[6] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[6\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[5\] 3.3-V LVTTL 110 " "Pin IO1\[5\] uses I/O standard 3.3-V LVTTL at 110" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[5] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[5\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[4\] 3.3-V LVTTL 109 " "Pin IO1\[4\] uses I/O standard 3.3-V LVTTL at 109" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[4] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[4\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[3\] 3.3-V LVTTL 108 " "Pin IO1\[3\] uses I/O standard 3.3-V LVTTL at 108" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[3] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[3\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[2\] 3.3-V LVTTL 107 " "Pin IO1\[2\] uses I/O standard 3.3-V LVTTL at 107" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[2] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[2\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[1\] 3.3-V LVTTL 106 " "Pin IO1\[1\] uses I/O standard 3.3-V LVTTL at 106" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[1] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[1\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[0\] 3.3-V LVTTL 103 " "Pin IO1\[0\] uses I/O standard 3.3-V LVTTL at 103" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[0] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[0\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST2 3.3-V LVTTL 39 " "Pin RST2 uses I/O standard 3.3-V LVTTL at 39" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { RST2 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "RST2" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 920 -352 -184 936 "RST2" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST 3.3-V LVTTL 38 " "Pin RST uses I/O standard 3.3-V LVTTL at 38" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { RST } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "RST" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1336 -328 -160 1352 "RST" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_ 3.3-V LVTTL 31 " "Pin clk_ uses I/O standard 3.3-V LVTTL at 31" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { clk_ } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 408 -312 -144 424 "clk_" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "xwe 3.3-V LVTTL 80 " "Pin xwe uses I/O standard 3.3-V LVTTL at 80" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { xwe } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "xwe" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -56 -296 -128 -40 "xwe" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { xwe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "xzcs2 3.3-V LVTTL 70 " "Pin xzcs2 uses I/O standard 3.3-V LVTTL at 70" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { xzcs2 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "xzcs2" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -40 -296 -128 -24 "xzcs2" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { xzcs2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDr7 3.3-V LVTTL 55 " "Pin ADDr7 uses I/O standard 3.3-V LVTTL at 55" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ADDr7 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDr7" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -312 -232 -64 -296 "ADDr7" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDr7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDr5 3.3-V LVTTL 57 " "Pin ADDr5 uses I/O standard 3.3-V LVTTL at 57" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ADDr5 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDr5" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -344 -232 -64 -328 "ADDr5" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDr5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDr6 3.3-V LVTTL 56 " "Pin ADDr6 uses I/O standard 3.3-V LVTTL at 56" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ADDr6 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDr6" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -328 -232 -64 -312 "ADDr6" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDr6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "address\[4\] 3.3-V LVTTL 63 " "Pin address\[4\] uses I/O standard 3.3-V LVTTL at 63" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { address[4] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "address\[4\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -24 -296 -128 -8 "address" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "address\[0\] 3.3-V LVTTL 69 " "Pin address\[0\] uses I/O standard 3.3-V LVTTL at 69" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { address[0] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "address\[0\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -24 -296 -128 -8 "address" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "address\[1\] 3.3-V LVTTL 68 " "Pin address\[1\] uses I/O standard 3.3-V LVTTL at 68" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { address[1] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "address\[1\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -24 -296 -128 -8 "address" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "address\[2\] 3.3-V LVTTL 65 " "Pin address\[2\] uses I/O standard 3.3-V LVTTL at 65" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { address[2] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "address\[2\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -24 -296 -128 -8 "address" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "address\[3\] 3.3-V LVTTL 64 " "Pin address\[3\] uses I/O standard 3.3-V LVTTL at 64" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { address[3] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "address\[3\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -24 -296 -128 -8 "address" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "xrd 3.3-V LVTTL 71 " "Pin xrd uses I/O standard 3.3-V LVTTL at 71" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { xrd } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "xrd" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 88 -296 -128 104 "xrd" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { xrd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381205913171 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1381205913171 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Hardware/FPGA/FPGA_test/3ph.fit.smsg " "Generated suppressed messages file C:/Hardware/FPGA/FPGA_test/3ph.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1381205915656 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "538 " "Peak virtual memory: 538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1381205923843 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 15:18:43 2013 " "Processing ended: Tue Oct 08 15:18:43 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1381205923843 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:17 " "Elapsed time: 00:02:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1381205923843 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:50 " "Total CPU time (on all processors): 00:01:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1381205923843 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1381205923843 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1381205940890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1381205940890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 15:19:00 2013 " "Processing started: Tue Oct 08 15:19:00 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1381205940890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1381205940890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 3ph -c 3ph " "Command: quartus_asm --read_settings_files=off --write_settings_files=off 3ph -c 3ph" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1381205940890 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1381205944218 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1381205944281 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "329 " "Peak virtual memory: 329 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1381205946562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 15:19:06 2013 " "Processing ended: Tue Oct 08 15:19:06 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1381205946562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1381205946562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1381205946562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1381205946562 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1381205947281 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1381205950828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1381205950828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 15:19:07 2013 " "Processing started: Tue Oct 08 15:19:07 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1381205950828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1381205950828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 3ph -c 3ph " "Command: quartus_sta 3ph -c 3ph" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1381205950828 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1381205952250 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sd_C " "Ignored assignments for entity \"sd_C\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity sd_C -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity sd_C -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1381205952765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity sd_C -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity sd_C -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1381205952765 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1381205952765 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1381205952968 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1381205953156 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1381205953156 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "3ph.sdc " "Synopsys Design Constraints File file not found: '3ph.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1381205955140 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1381205955140 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 33.333 -waveform \{0.000 16.666\} -name clk_ clk_ " "create_clock -period 33.333 -waveform \{0.000 16.666\} -name clk_ clk_" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1381205955187 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 5 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 5 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1381205955187 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1381205955187 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1381205955187 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1381205955187 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1381205955187 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1381205955546 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1381205955562 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1381205955562 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1381205955609 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1381205956328 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1381205956328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.591 " "Worst-case setup slack is -5.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205956343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205956343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.591      -309.440 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.591      -309.440 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205956343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  323.722         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  323.722         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205956343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1381205956343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.454 " "Worst-case hold slack is 0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205956421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205956421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.454         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205956421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.454         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205956421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1381205956421 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1381205956421 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1381205956437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.465 " "Worst-case minimum pulse width slack is 2.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205956593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205956593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.465         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.465         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205956593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.527         0.000 clk_  " "   16.527         0.000 clk_ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205956593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  166.364         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  166.364         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205956593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1381205956593 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1381205957750 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1381205957859 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1381205961218 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1381205961937 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1381205962171 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1381205962171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.673 " "Worst-case setup slack is -4.673" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205962187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205962187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.673      -247.530 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.673      -247.530 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205962187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  324.524         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  324.524         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205962187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1381205962187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205962281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205962281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.402         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205962281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.403         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205962281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1381205962281 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1381205962296 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1381205962296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.465 " "Worst-case minimum pulse width slack is 2.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205962312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205962312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.465         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.465         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205962312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.507         0.000 clk_  " "   16.507         0.000 clk_ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205962312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  166.365         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  166.365         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205962312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1381205962312 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1381205963343 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1381205964062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.263 " "Worst-case setup slack is 1.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205964156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205964156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.263         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.263         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205964156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  329.121         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  329.121         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205964156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1381205964156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205964250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205964250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205964250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.187         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205964250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1381205964250 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1381205964265 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1381205964281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.079 " "Worst-case minimum pulse width slack is 3.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205964296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205964296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.079         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.079         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205964296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.074         0.000 clk_  " "   16.074         0.000 clk_ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205964296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  166.416         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  166.416         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381205964296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1381205964296 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1381205966265 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1381205966359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "404 " "Peak virtual memory: 404 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1381205967015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 15:19:27 2013 " "Processing ended: Tue Oct 08 15:19:27 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1381205967015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1381205967015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1381205967015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1381205967015 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 49 s " "Quartus II Full Compilation was successful. 0 errors, 49 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1381205968015 ""}
