#[doc = "Register `ARB_EP4_CFG` reader"]
pub struct R(crate::R<ARB_EP4_CFG_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<ARB_EP4_CFG_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<ARB_EP4_CFG_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<ARB_EP4_CFG_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `ARB_EP4_CFG` writer"]
pub struct W(crate::W<ARB_EP4_CFG_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<ARB_EP4_CFG_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<ARB_EP4_CFG_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<ARB_EP4_CFG_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `IN_DATA_RDY` reader - Indication that Endpoint Packet Data is Ready in Main memory"]
pub type IN_DATA_RDY_R = crate::BitReader;
#[doc = "Field `IN_DATA_RDY` writer - Indication that Endpoint Packet Data is Ready in Main memory"]
pub type IN_DATA_RDY_W<'a, const O: u8> = crate::BitWriter<'a, ARB_EP4_CFG_SPEC, O>;
#[doc = "Field `DMA_REQ` reader - Manual DMA Request for a particular (1 to 8) endpoint; changing this field from 0 to 1 causes a DMA request to be generated."]
pub type DMA_REQ_R = crate::BitReader;
#[doc = "Field `DMA_REQ` writer - Manual DMA Request for a particular (1 to 8) endpoint; changing this field from 0 to 1 causes a DMA request to be generated."]
pub type DMA_REQ_W<'a, const O: u8> = crate::BitWriter<'a, ARB_EP4_CFG_SPEC, O>;
#[doc = "Field `CRC_BYPASS` reader - Configuration Setting to prevent CRC bytes from being written to memory and being read by firmware"]
pub type CRC_BYPASS_R = crate::BitReader<CRC_BYPASS_A>;
#[doc = "Configuration Setting to prevent CRC bytes from being written to memory and being read by firmware\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum CRC_BYPASS_A {
    #[doc = "0: No CRC bypass; CRC bytes will be written to memory and Termin will be generated for the CRC byte/s"]
    CRC_NORMAL = 0,
    #[doc = "1: CRC Bypass Set; CRC bytes will not be written into memory and Termin will be generated for the last data byte/s"]
    CRC_BYPASS = 1,
}
impl From<CRC_BYPASS_A> for bool {
    #[inline(always)]
    fn from(variant: CRC_BYPASS_A) -> Self {
        variant as u8 != 0
    }
}
impl CRC_BYPASS_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> CRC_BYPASS_A {
        match self.bits {
            false => CRC_BYPASS_A::CRC_NORMAL,
            true => CRC_BYPASS_A::CRC_BYPASS,
        }
    }
    #[doc = "Checks if the value of the field is `CRC_NORMAL`"]
    #[inline(always)]
    pub fn is_crc_normal(&self) -> bool {
        *self == CRC_BYPASS_A::CRC_NORMAL
    }
    #[doc = "Checks if the value of the field is `CRC_BYPASS`"]
    #[inline(always)]
    pub fn is_crc_bypass(&self) -> bool {
        *self == CRC_BYPASS_A::CRC_BYPASS
    }
}
#[doc = "Field `CRC_BYPASS` writer - Configuration Setting to prevent CRC bytes from being written to memory and being read by firmware"]
pub type CRC_BYPASS_W<'a, const O: u8> = crate::BitWriter<'a, ARB_EP4_CFG_SPEC, O, CRC_BYPASS_A>;
impl<'a, const O: u8> CRC_BYPASS_W<'a, O> {
    #[doc = "No CRC bypass; CRC bytes will be written to memory and Termin will be generated for the CRC byte/s"]
    #[inline(always)]
    pub fn crc_normal(self) -> &'a mut W {
        self.variant(CRC_BYPASS_A::CRC_NORMAL)
    }
    #[doc = "CRC Bypass Set; CRC bytes will not be written into memory and Termin will be generated for the last data byte/s"]
    #[inline(always)]
    pub fn crc_bypass(self) -> &'a mut W {
        self.variant(CRC_BYPASS_A::CRC_BYPASS)
    }
}
#[doc = "Field `RESET_PTR` reader - Configuration Setting to Reset the RA and WA Pointers to their start values at the End of Packet transaction."]
pub type RESET_PTR_R = crate::BitReader<RESET_PTR_A>;
#[doc = "Configuration Setting to Reset the RA and WA Pointers to their start values at the End of Packet transaction.\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RESET_PTR_A {
    #[doc = "0: Do not Reset Pointer; Krypton Backward compatibility mode"]
    RESET_KRYPTON = 0,
    #[doc = "1: Reset Pointer; recommended value for reduction of CPU Configuration Writes."]
    RESET_NORMAL = 1,
}
impl From<RESET_PTR_A> for bool {
    #[inline(always)]
    fn from(variant: RESET_PTR_A) -> Self {
        variant as u8 != 0
    }
}
impl RESET_PTR_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> RESET_PTR_A {
        match self.bits {
            false => RESET_PTR_A::RESET_KRYPTON,
            true => RESET_PTR_A::RESET_NORMAL,
        }
    }
    #[doc = "Checks if the value of the field is `RESET_KRYPTON`"]
    #[inline(always)]
    pub fn is_reset_krypton(&self) -> bool {
        *self == RESET_PTR_A::RESET_KRYPTON
    }
    #[doc = "Checks if the value of the field is `RESET_NORMAL`"]
    #[inline(always)]
    pub fn is_reset_normal(&self) -> bool {
        *self == RESET_PTR_A::RESET_NORMAL
    }
}
#[doc = "Field `RESET_PTR` writer - Configuration Setting to Reset the RA and WA Pointers to their start values at the End of Packet transaction."]
pub type RESET_PTR_W<'a, const O: u8> = crate::BitWriter<'a, ARB_EP4_CFG_SPEC, O, RESET_PTR_A>;
impl<'a, const O: u8> RESET_PTR_W<'a, O> {
    #[doc = "Do not Reset Pointer; Krypton Backward compatibility mode"]
    #[inline(always)]
    pub fn reset_krypton(self) -> &'a mut W {
        self.variant(RESET_PTR_A::RESET_KRYPTON)
    }
    #[doc = "Reset Pointer; recommended value for reduction of CPU Configuration Writes."]
    #[inline(always)]
    pub fn reset_normal(self) -> &'a mut W {
        self.variant(RESET_PTR_A::RESET_NORMAL)
    }
}
impl R {
    #[doc = "Bit 0 - Indication that Endpoint Packet Data is Ready in Main memory"]
    #[inline(always)]
    pub fn in_data_rdy(&self) -> IN_DATA_RDY_R {
        IN_DATA_RDY_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Manual DMA Request for a particular (1 to 8) endpoint; changing this field from 0 to 1 causes a DMA request to be generated."]
    #[inline(always)]
    pub fn dma_req(&self) -> DMA_REQ_R {
        DMA_REQ_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Configuration Setting to prevent CRC bytes from being written to memory and being read by firmware"]
    #[inline(always)]
    pub fn crc_bypass(&self) -> CRC_BYPASS_R {
        CRC_BYPASS_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Configuration Setting to Reset the RA and WA Pointers to their start values at the End of Packet transaction."]
    #[inline(always)]
    pub fn reset_ptr(&self) -> RESET_PTR_R {
        RESET_PTR_R::new(((self.bits >> 3) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Indication that Endpoint Packet Data is Ready in Main memory"]
    #[inline(always)]
    #[must_use]
    pub fn in_data_rdy(&mut self) -> IN_DATA_RDY_W<0> {
        IN_DATA_RDY_W::new(self)
    }
    #[doc = "Bit 1 - Manual DMA Request for a particular (1 to 8) endpoint; changing this field from 0 to 1 causes a DMA request to be generated."]
    #[inline(always)]
    #[must_use]
    pub fn dma_req(&mut self) -> DMA_REQ_W<1> {
        DMA_REQ_W::new(self)
    }
    #[doc = "Bit 2 - Configuration Setting to prevent CRC bytes from being written to memory and being read by firmware"]
    #[inline(always)]
    #[must_use]
    pub fn crc_bypass(&mut self) -> CRC_BYPASS_W<2> {
        CRC_BYPASS_W::new(self)
    }
    #[doc = "Bit 3 - Configuration Setting to Reset the RA and WA Pointers to their start values at the End of Packet transaction."]
    #[inline(always)]
    #[must_use]
    pub fn reset_ptr(&mut self) -> RESET_PTR_W<3> {
        RESET_PTR_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "Endpoint Configuration Register *1\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [arb_ep4_cfg](index.html) module"]
pub struct ARB_EP4_CFG_SPEC;
impl crate::RegisterSpec for ARB_EP4_CFG_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [arb_ep4_cfg::R](R) reader structure"]
impl crate::Readable for ARB_EP4_CFG_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [arb_ep4_cfg::W](W) writer structure"]
impl crate::Writable for ARB_EP4_CFG_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets ARB_EP4_CFG to value 0"]
impl crate::Resettable for ARB_EP4_CFG_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
