Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Feb 27 21:03:03 2025
| Host         : LAPTOP-K5G8HKBB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SOC_FIFO_timing_summary_routed.rpt -pb SOC_FIFO_timing_summary_routed.pb -rpx SOC_FIFO_timing_summary_routed.rpx -warn_on_violation
| Design       : SOC_FIFO
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-16  Warning   Large setup violation           2           
TIMING-20  Warning   Non-clocked latch               40          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (144)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (8)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (144)
--------------------------
 There are 40 register/latch pins with no clock driven by root clock pin: RST (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: CTRL/WriteCnt_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: WPTR/addr_temp_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: WPTR/addr_temp_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.463       -6.903                      2                   14        0.156        0.000                      0                   14        2.725        0.000                       0                    11  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 3.125}        6.250           160.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                -3.463       -6.903                      2                   12        0.156        0.000                      0                   12        2.725        0.000                       0                    11  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK                CLK                      2.793        0.000                      0                    2        0.196        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        CLK                         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            2  Failing Endpoints,  Worst Slack       -3.463ns,  Total Violation       -6.903ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.463ns  (required time - arrival time)
  Source:                 CTRL/Empty_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Empty
                            (output port clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            6.250ns  (CLK rise@6.250ns - CLK rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 2.307ns (67.194%)  route 1.126ns (32.806%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -5.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 6.250 - 6.250 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.865     5.244    CTRL/CLK_IBUF_BUFG
    SLICE_X49Y20         FDRE                                         r  CTRL/Empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.223     5.467 r  CTRL/Empty_reg/Q
                         net (fo=1, routed)           1.126     6.593    Empty_OBUF
    BA32                 OBUF (Prop_obuf_I_O)         2.084     8.677 r  Empty_OBUF_inst/O
                         net (fo=0)                   0.000     8.677    Empty
    BA32                                                              r  Empty (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.250     6.250 r  
                         clock pessimism              0.000     6.250    
                         clock uncertainty           -0.035     6.215    
                         output delay                -1.000     5.215    
  -------------------------------------------------------------------
                         required time                          5.215    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                 -3.463    

Slack (VIOLATED) :        -3.440ns  (required time - arrival time)
  Source:                 CTRL/Full_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Full
                            (output port clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            6.250ns  (CLK rise@6.250ns - CLK rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 2.367ns (69.391%)  route 1.044ns (30.609%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -5.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 6.250 - 6.250 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.865     5.244    CTRL/CLK_IBUF_BUFG
    SLICE_X49Y20         FDRE                                         r  CTRL/Full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.204     5.448 r  CTRL/Full_reg/Q
                         net (fo=1, routed)           1.044     6.492    Full_OBUF
    BA31                 OBUF (Prop_obuf_I_O)         2.163     8.655 r  Full_OBUF_inst/O
                         net (fo=0)                   0.000     8.655    Full
    BA31                                                              r  Full (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.250     6.250 r  
                         clock pessimism              0.000     6.250    
                         clock uncertainty           -0.035     6.215    
                         output delay                -1.000     5.215    
  -------------------------------------------------------------------
                         required time                          5.215    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                 -3.440    

Slack (MET) :             2.448ns  (required time - arrival time)
  Source:                 WEn
                            (input port clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            CTRL/element_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.250ns  (CLK rise@6.250ns - CLK rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.356ns (11.638%)  route 2.705ns (88.362%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            3.000ns
  Clock Path Skew:        2.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 8.490 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
    AU31                                              0.000     3.000 r  WEn (IN)
                         net (fo=0)                   0.000     3.000    WEn
    AU31                 IBUF (Prop_ibuf_I_O)         0.321     3.321 r  WEn_IBUF_inst/O
                         net (fo=4, routed)           2.705     6.026    CTRL/WEn_IBUF
    SLICE_X46Y9          LUT5 (Prop_lut5_I2_O)        0.035     6.061 r  CTRL/element_count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.061    CTRL/element_count[0]_i_1_n_0
    SLICE_X46Y9          FDRE                                         r  CTRL/element_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.250     6.250 r  
    AU32                                              0.000     6.250 r  CLK (IN)
                         net (fo=0)                   0.000     6.250    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     6.398 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     7.672    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.698 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.792     8.490    CTRL/CLK_IBUF_BUFG
    SLICE_X46Y9          FDRE                                         r  CTRL/element_count_reg[0]/C
                         clock pessimism              0.000     8.490    
                         clock uncertainty           -0.035     8.455    
    SLICE_X46Y9          FDRE (Setup_fdre_C_D)        0.054     8.509    CTRL/element_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.509    
                         arrival time                          -6.061    
  -------------------------------------------------------------------
                         slack                                  2.448    

Slack (MET) :             2.463ns  (required time - arrival time)
  Source:                 WEn
                            (input port clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            CTRL/element_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.250ns  (CLK rise@6.250ns - CLK rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.353ns (11.551%)  route 2.705ns (88.449%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            3.000ns
  Clock Path Skew:        2.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 8.490 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
    AU31                                              0.000     3.000 r  WEn (IN)
                         net (fo=0)                   0.000     3.000    WEn
    AU31                 IBUF (Prop_ibuf_I_O)         0.321     3.321 r  WEn_IBUF_inst/O
                         net (fo=4, routed)           2.705     6.026    CTRL/WEn_IBUF
    SLICE_X46Y9          LUT5 (Prop_lut5_I1_O)        0.032     6.058 r  CTRL/element_count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.058    CTRL/element_count[1]_i_1_n_0
    SLICE_X46Y9          FDRE                                         r  CTRL/element_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.250     6.250 r  
    AU32                                              0.000     6.250 r  CLK (IN)
                         net (fo=0)                   0.000     6.250    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     6.398 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     7.672    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.698 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.792     8.490    CTRL/CLK_IBUF_BUFG
    SLICE_X46Y9          FDRE                                         r  CTRL/element_count_reg[1]/C
                         clock pessimism              0.000     8.490    
                         clock uncertainty           -0.035     8.455    
    SLICE_X46Y9          FDRE (Setup_fdre_C_D)        0.066     8.521    CTRL/element_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.521    
                         arrival time                          -6.058    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 REn
                            (input port clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            CTRL/ReadCnt_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.250ns  (CLK rise@6.250ns - CLK rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.330ns (11.383%)  route 2.566ns (88.617%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            3.000ns
  Clock Path Skew:        2.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 8.490 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
    AN30                                              0.000     3.000 r  REn (IN)
                         net (fo=0)                   0.000     3.000    REn
    AN30                 IBUF (Prop_ibuf_I_O)         0.295     3.295 r  REn_IBUF_inst/O
                         net (fo=4, routed)           2.566     5.861    CTRL/REn_IBUF
    SLICE_X47Y9          LUT2 (Prop_lut2_I0_O)        0.035     5.896 r  CTRL/ReadCnt_i_1/O
                         net (fo=1, routed)           0.000     5.896    CTRL/ReadCnt_i_1_n_0
    SLICE_X47Y9          FDCE                                         r  CTRL/ReadCnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.250     6.250 r  
    AU32                                              0.000     6.250 r  CLK (IN)
                         net (fo=0)                   0.000     6.250    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     6.398 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     7.672    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.698 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.792     8.490    CTRL/CLK_IBUF_BUFG
    SLICE_X47Y9          FDCE                                         r  CTRL/ReadCnt_reg/C
                         clock pessimism              0.000     8.490    
                         clock uncertainty           -0.035     8.455    
    SLICE_X47Y9          FDCE (Setup_fdce_C_D)        0.031     8.486    CTRL/ReadCnt_reg
  -------------------------------------------------------------------
                         required time                          8.486    
                         arrival time                          -5.896    
  -------------------------------------------------------------------
                         slack                                  2.590    

Slack (MET) :             2.605ns  (required time - arrival time)
  Source:                 REn
                            (input port clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            CTRL/WriteCnt_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.250ns  (CLK rise@6.250ns - CLK rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.333ns (11.475%)  route 2.566ns (88.525%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            3.000ns
  Clock Path Skew:        2.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 8.490 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
    AN30                                              0.000     3.000 f  REn (IN)
                         net (fo=0)                   0.000     3.000    REn
    AN30                 IBUF (Prop_ibuf_I_O)         0.295     3.295 f  REn_IBUF_inst/O
                         net (fo=4, routed)           2.566     5.861    CTRL/REn_IBUF
    SLICE_X47Y9          LUT4 (Prop_lut4_I0_O)        0.038     5.899 r  CTRL/WriteCnt_i_1/O
                         net (fo=1, routed)           0.000     5.899    CTRL/WriteCnt_i_1_n_0
    SLICE_X47Y9          FDCE                                         r  CTRL/WriteCnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.250     6.250 r  
    AU32                                              0.000     6.250 r  CLK (IN)
                         net (fo=0)                   0.000     6.250    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     6.398 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     7.672    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.698 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.792     8.490    CTRL/CLK_IBUF_BUFG
    SLICE_X47Y9          FDCE                                         r  CTRL/WriteCnt_reg/C
                         clock pessimism              0.000     8.490    
                         clock uncertainty           -0.035     8.455    
    SLICE_X47Y9          FDCE (Setup_fdce_C_D)        0.049     8.504    CTRL/WriteCnt_reg
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -5.899    
  -------------------------------------------------------------------
                         slack                                  2.605    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 CTRL/element_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            CTRL/Empty_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK rise@6.250ns - CLK rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.359ns (25.903%)  route 1.027ns (74.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 11.105 - 6.250 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.890     5.269    CTRL/CLK_IBUF_BUFG
    SLICE_X46Y9          FDRE                                         r  CTRL/element_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.236     5.505 f  CTRL/element_count_reg[1]/Q
                         net (fo=5, routed)           1.027     6.531    CTRL/element_count_reg_n_0_[1]
    SLICE_X49Y20         LUT2 (Prop_lut2_I1_O)        0.123     6.654 r  CTRL/Empty_i_1/O
                         net (fo=1, routed)           0.000     6.654    CTRL/Empty_i_1_n_0
    SLICE_X49Y20         FDRE                                         r  CTRL/Empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.250     6.250 r  
    AU32                                              0.000     6.250 r  CLK (IN)
                         net (fo=0)                   0.000     6.250    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     6.785 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     9.295    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.378 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.727    11.105    CTRL/CLK_IBUF_BUFG
    SLICE_X49Y20         FDRE                                         r  CTRL/Empty_reg/C
                         clock pessimism              0.342    11.448    
                         clock uncertainty           -0.035    11.412    
    SLICE_X49Y20         FDRE (Setup_fdre_C_D)        0.034    11.446    CTRL/Empty_reg
  -------------------------------------------------------------------
                         required time                         11.446    
                         arrival time                          -6.654    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.809ns  (required time - arrival time)
  Source:                 CTRL/element_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            CTRL/Full_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK rise@6.250ns - CLK rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.366ns (26.276%)  route 1.027ns (73.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 11.105 - 6.250 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.890     5.269    CTRL/CLK_IBUF_BUFG
    SLICE_X46Y9          FDRE                                         r  CTRL/element_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.236     5.505 r  CTRL/element_count_reg[1]/Q
                         net (fo=5, routed)           1.027     6.531    CTRL/element_count_reg_n_0_[1]
    SLICE_X49Y20         LUT2 (Prop_lut2_I1_O)        0.130     6.661 r  CTRL/Full_i_1/O
                         net (fo=1, routed)           0.000     6.661    CTRL/p_0_in
    SLICE_X49Y20         FDRE                                         r  CTRL/Full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.250     6.250 r  
    AU32                                              0.000     6.250 r  CLK (IN)
                         net (fo=0)                   0.000     6.250    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     6.785 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     9.295    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.378 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.727    11.105    CTRL/CLK_IBUF_BUFG
    SLICE_X49Y20         FDRE                                         r  CTRL/Full_reg/C
                         clock pessimism              0.342    11.448    
                         clock uncertainty           -0.035    11.412    
    SLICE_X49Y20         FDRE (Setup_fdre_C_D)        0.058    11.470    CTRL/Full_reg
  -------------------------------------------------------------------
                         required time                         11.470    
                         arrival time                          -6.661    
  -------------------------------------------------------------------
                         slack                                  4.809    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 CTRL/WriteCnt_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WPTR/addr_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK rise@6.250ns - CLK rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.330ns (40.939%)  route 0.476ns (59.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 11.127 - 6.250 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.890     5.269    CTRL/CLK_IBUF_BUFG
    SLICE_X47Y9          FDCE                                         r  CTRL/WriteCnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDCE (Prop_fdce_C_Q)         0.204     5.473 r  CTRL/WriteCnt_reg/Q
                         net (fo=7, routed)           0.476     5.949    WPTR/w2
    SLICE_X47Y8          LUT2 (Prop_lut2_I0_O)        0.126     6.075 r  WPTR/addr_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     6.075    WPTR/addr_temp[0]_i_1_n_0
    SLICE_X47Y8          FDRE                                         r  WPTR/addr_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.250     6.250 r  
    AU32                                              0.000     6.250 r  CLK (IN)
                         net (fo=0)                   0.000     6.250    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     6.785 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     9.295    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.378 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.749    11.127    WPTR/CLK_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  WPTR/addr_temp_reg[0]/C
                         clock pessimism              0.366    11.494    
                         clock uncertainty           -0.035    11.458    
    SLICE_X47Y8          FDRE (Setup_fdre_C_D)        0.033    11.491    WPTR/addr_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         11.491    
                         arrival time                          -6.075    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.431ns  (required time - arrival time)
  Source:                 CTRL/WriteCnt_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WPTR/addr_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK rise@6.250ns - CLK rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.341ns (41.734%)  route 0.476ns (58.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 11.127 - 6.250 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.890     5.269    CTRL/CLK_IBUF_BUFG
    SLICE_X47Y9          FDCE                                         r  CTRL/WriteCnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDCE (Prop_fdce_C_Q)         0.204     5.473 r  CTRL/WriteCnt_reg/Q
                         net (fo=7, routed)           0.476     5.949    WPTR/w2
    SLICE_X47Y8          LUT3 (Prop_lut3_I1_O)        0.137     6.086 r  WPTR/addr_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     6.086    WPTR/addr_temp[1]_i_1_n_0
    SLICE_X47Y8          FDRE                                         r  WPTR/addr_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.250     6.250 r  
    AU32                                              0.000     6.250 r  CLK (IN)
                         net (fo=0)                   0.000     6.250    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     6.785 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     9.295    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.378 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.749    11.127    WPTR/CLK_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  WPTR/addr_temp_reg[1]/C
                         clock pessimism              0.366    11.494    
                         clock uncertainty           -0.035    11.458    
    SLICE_X47Y8          FDRE (Setup_fdre_C_D)        0.058    11.516    WPTR/addr_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         11.516    
                         arrival time                          -6.086    
  -------------------------------------------------------------------
                         slack                                  5.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 CTRL/element_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            CTRL/WriteCnt_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.148ns (61.100%)  route 0.094ns (38.900%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.792     2.240    CTRL/CLK_IBUF_BUFG
    SLICE_X46Y9          FDRE                                         r  CTRL/element_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.118     2.358 f  CTRL/element_count_reg[0]/Q
                         net (fo=5, routed)           0.094     2.452    CTRL/element_count_reg_n_0_[0]
    SLICE_X47Y9          LUT4 (Prop_lut4_I2_O)        0.030     2.482 r  CTRL/WriteCnt_i_1/O
                         net (fo=1, routed)           0.000     2.482    CTRL/WriteCnt_i_1_n_0
    SLICE_X47Y9          FDCE                                         r  CTRL/WriteCnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.054     2.745    CTRL/CLK_IBUF_BUFG
    SLICE_X47Y9          FDCE                                         r  CTRL/WriteCnt_reg/C
                         clock pessimism             -0.493     2.251    
    SLICE_X47Y9          FDCE (Hold_fdce_C_D)         0.075     2.326    CTRL/WriteCnt_reg
  -------------------------------------------------------------------
                         required time                         -2.326    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 CTRL/ReadCnt_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            RPTR/addr_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.130ns (44.628%)  route 0.161ns (55.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.792     2.240    CTRL/CLK_IBUF_BUFG
    SLICE_X47Y9          FDCE                                         r  CTRL/ReadCnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDCE (Prop_fdce_C_Q)         0.100     2.340 r  CTRL/ReadCnt_reg/Q
                         net (fo=2, routed)           0.161     2.501    RPTR/ReadCnt
    SLICE_X47Y7          LUT3 (Prop_lut3_I1_O)        0.030     2.531 r  RPTR/addr_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     2.531    RPTR/addr_temp[1]_i_1_n_0
    SLICE_X47Y7          FDRE                                         r  RPTR/addr_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.054     2.745    RPTR/CLK_IBUF_BUFG
    SLICE_X47Y7          FDRE                                         r  RPTR/addr_temp_reg[1]/C
                         clock pessimism             -0.490     2.254    
    SLICE_X47Y7          FDRE (Hold_fdre_C_D)         0.075     2.329    RPTR/addr_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.531    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 CTRL/element_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            CTRL/element_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.145ns (48.137%)  route 0.156ns (51.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.792     2.240    CTRL/CLK_IBUF_BUFG
    SLICE_X46Y9          FDRE                                         r  CTRL/element_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.118     2.358 r  CTRL/element_count_reg[0]/Q
                         net (fo=5, routed)           0.156     2.514    CTRL/element_count_reg_n_0_[0]
    SLICE_X46Y9          LUT5 (Prop_lut5_I2_O)        0.027     2.541 r  CTRL/element_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.541    CTRL/element_count[1]_i_1_n_0
    SLICE_X46Y9          FDRE                                         r  CTRL/element_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.054     2.745    CTRL/CLK_IBUF_BUFG
    SLICE_X46Y9          FDRE                                         r  CTRL/element_count_reg[1]/C
                         clock pessimism             -0.504     2.240    
    SLICE_X46Y9          FDRE (Hold_fdre_C_D)         0.096     2.336    CTRL/element_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 WEn
                            (input port clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            CTRL/ReadCnt_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.578ns (15.740%)  route 3.092ns (84.260%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    AU31                                              0.000     2.000 f  WEn (IN)
                         net (fo=0)                   0.000     2.000    WEn
    AU31                 IBUF (Prop_ibuf_I_O)         0.542     2.542 f  WEn_IBUF_inst/O
                         net (fo=4, routed)           3.092     5.634    CTRL/WEn_IBUF
    SLICE_X47Y9          LUT2 (Prop_lut2_I1_O)        0.036     5.670 r  CTRL/ReadCnt_i_1/O
                         net (fo=1, routed)           0.000     5.670    CTRL/ReadCnt_i_1_n_0
    SLICE_X47Y9          FDCE                                         r  CTRL/ReadCnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.890     5.269    CTRL/CLK_IBUF_BUFG
    SLICE_X47Y9          FDCE                                         r  CTRL/ReadCnt_reg/C
                         clock pessimism              0.000     5.269    
                         clock uncertainty            0.035     5.304    
    SLICE_X47Y9          FDCE (Hold_fdce_C_D)         0.154     5.458    CTRL/ReadCnt_reg
  -------------------------------------------------------------------
                         required time                         -5.458    
                         arrival time                           5.670    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 CTRL/element_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            CTRL/element_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.146ns (48.308%)  route 0.156ns (51.692%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.792     2.240    CTRL/CLK_IBUF_BUFG
    SLICE_X46Y9          FDRE                                         r  CTRL/element_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.118     2.358 r  CTRL/element_count_reg[0]/Q
                         net (fo=5, routed)           0.156     2.514    CTRL/element_count_reg_n_0_[0]
    SLICE_X46Y9          LUT5 (Prop_lut5_I4_O)        0.028     2.542 r  CTRL/element_count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.542    CTRL/element_count[0]_i_1_n_0
    SLICE_X46Y9          FDRE                                         r  CTRL/element_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.054     2.745    CTRL/CLK_IBUF_BUFG
    SLICE_X46Y9          FDRE                                         r  CTRL/element_count_reg[0]/C
                         clock pessimism             -0.504     2.240    
    SLICE_X46Y9          FDRE (Hold_fdre_C_D)         0.087     2.327    CTRL/element_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 CTRL/ReadCnt_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            RPTR/addr_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.246%)  route 0.161ns (55.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.792     2.240    CTRL/CLK_IBUF_BUFG
    SLICE_X47Y9          FDCE                                         r  CTRL/ReadCnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDCE (Prop_fdce_C_Q)         0.100     2.340 r  CTRL/ReadCnt_reg/Q
                         net (fo=2, routed)           0.161     2.501    RPTR/ReadCnt
    SLICE_X47Y7          LUT2 (Prop_lut2_I0_O)        0.028     2.529 r  RPTR/addr_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     2.529    RPTR/addr_temp[0]_i_1_n_0
    SLICE_X47Y7          FDRE                                         r  RPTR/addr_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.054     2.745    RPTR/CLK_IBUF_BUFG
    SLICE_X47Y7          FDRE                                         r  RPTR/addr_temp_reg[0]/C
                         clock pessimism             -0.490     2.254    
    SLICE_X47Y7          FDRE (Hold_fdre_C_D)         0.060     2.314    RPTR/addr_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 WPTR/addr_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WPTR/addr_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.133ns (41.545%)  route 0.187ns (58.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.792     2.240    WPTR/CLK_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  WPTR/addr_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.100     2.340 r  WPTR/addr_temp_reg[0]/Q
                         net (fo=6, routed)           0.187     2.527    WPTR/addr_temp[0]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.033     2.560 r  WPTR/addr_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     2.560    WPTR/addr_temp[1]_i_1_n_0
    SLICE_X47Y8          FDRE                                         r  WPTR/addr_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.054     2.745    WPTR/CLK_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  WPTR/addr_temp_reg[1]/C
                         clock pessimism             -0.504     2.240    
    SLICE_X47Y8          FDRE (Hold_fdre_C_D)         0.075     2.315    WPTR/addr_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 WPTR/addr_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WPTR/addr_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.618%)  route 0.187ns (59.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.792     2.240    WPTR/CLK_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  WPTR/addr_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.100     2.340 r  WPTR/addr_temp_reg[0]/Q
                         net (fo=6, routed)           0.187     2.527    WPTR/addr_temp[0]
    SLICE_X47Y8          LUT2 (Prop_lut2_I1_O)        0.028     2.555 r  WPTR/addr_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     2.555    WPTR/addr_temp[0]_i_1_n_0
    SLICE_X47Y8          FDRE                                         r  WPTR/addr_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.054     2.745    WPTR/CLK_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  WPTR/addr_temp_reg[0]/C
                         clock pessimism             -0.504     2.240    
    SLICE_X47Y8          FDRE (Hold_fdre_C_D)         0.060     2.300    WPTR/addr_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 CTRL/element_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            CTRL/Full_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.147ns (17.995%)  route 0.670ns (82.005%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.792     2.240    CTRL/CLK_IBUF_BUFG
    SLICE_X46Y9          FDRE                                         r  CTRL/element_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.118     2.358 r  CTRL/element_count_reg[0]/Q
                         net (fo=5, routed)           0.670     3.028    CTRL/element_count_reg_n_0_[0]
    SLICE_X49Y20         LUT2 (Prop_lut2_I0_O)        0.029     3.057 r  CTRL/Full_i_1/O
                         net (fo=1, routed)           0.000     3.057    CTRL/p_0_in
    SLICE_X49Y20         FDRE                                         r  CTRL/Full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.031     2.722    CTRL/CLK_IBUF_BUFG
    SLICE_X49Y20         FDRE                                         r  CTRL/Full_reg/C
                         clock pessimism             -0.470     2.251    
    SLICE_X49Y20         FDRE (Hold_fdre_C_D)         0.075     2.326    CTRL/Full_reg
  -------------------------------------------------------------------
                         required time                         -2.326    
                         arrival time                           3.057    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 CTRL/element_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            CTRL/Empty_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.146ns (17.894%)  route 0.670ns (82.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.792     2.240    CTRL/CLK_IBUF_BUFG
    SLICE_X46Y9          FDRE                                         r  CTRL/element_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.118     2.358 f  CTRL/element_count_reg[0]/Q
                         net (fo=5, routed)           0.670     3.028    CTRL/element_count_reg_n_0_[0]
    SLICE_X49Y20         LUT2 (Prop_lut2_I0_O)        0.028     3.056 r  CTRL/Empty_i_1/O
                         net (fo=1, routed)           0.000     3.056    CTRL/Empty_i_1_n_0
    SLICE_X49Y20         FDRE                                         r  CTRL/Empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.031     2.722    CTRL/CLK_IBUF_BUFG
    SLICE_X49Y20         FDRE                                         r  CTRL/Empty_reg/C
                         clock pessimism             -0.470     2.251    
    SLICE_X49Y20         FDRE (Hold_fdre_C_D)         0.061     2.312    CTRL/Empty_reg
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           3.056    
  -------------------------------------------------------------------
                         slack                                  0.744    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         6.250       4.842      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         6.250       5.500      SLICE_X49Y20   CTRL/Full_reg/C
Min Period        n/a     FDCE/C   n/a            0.750         6.250       5.500      SLICE_X47Y9    CTRL/WriteCnt_reg/C
Min Period        n/a     FDRE/C   n/a            0.750         6.250       5.500      SLICE_X46Y9    CTRL/element_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         6.250       5.500      SLICE_X47Y7    RPTR/addr_temp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         6.250       5.500      SLICE_X47Y8    WPTR/addr_temp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.250       5.550      SLICE_X49Y20   CTRL/Empty_reg/C
Min Period        n/a     FDCE/C   n/a            0.700         6.250       5.550      SLICE_X47Y9    CTRL/ReadCnt_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         6.250       5.550      SLICE_X46Y9    CTRL/element_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.250       5.550      SLICE_X47Y7    RPTR/addr_temp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         3.125       2.725      SLICE_X49Y20   CTRL/Full_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         3.125       2.725      SLICE_X49Y20   CTRL/Full_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         3.125       2.725      SLICE_X47Y9    CTRL/WriteCnt_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         3.125       2.725      SLICE_X47Y9    CTRL/WriteCnt_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         3.125       2.725      SLICE_X46Y9    CTRL/element_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         3.125       2.725      SLICE_X46Y9    CTRL/element_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         3.125       2.725      SLICE_X47Y7    RPTR/addr_temp_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         3.125       2.725      SLICE_X47Y7    RPTR/addr_temp_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         3.125       2.725      SLICE_X47Y8    WPTR/addr_temp_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         3.125       2.725      SLICE_X47Y8    WPTR/addr_temp_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.125       2.775      SLICE_X49Y20   CTRL/Empty_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         3.125       2.775      SLICE_X49Y20   CTRL/Empty_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.125       2.775      SLICE_X49Y20   CTRL/Full_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         3.125       2.775      SLICE_X49Y20   CTRL/Full_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         3.125       2.775      SLICE_X47Y9    CTRL/ReadCnt_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         3.125       2.775      SLICE_X47Y9    CTRL/ReadCnt_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         3.125       2.775      SLICE_X47Y9    CTRL/WriteCnt_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         3.125       2.775      SLICE_X47Y9    CTRL/WriteCnt_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.125       2.775      SLICE_X46Y9    CTRL/element_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         3.125       2.775      SLICE_X46Y9    CTRL/element_count_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 RST
                            (input port clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            CTRL/ReadCnt_reg/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            6.250ns  (CLK rise@6.250ns - CLK rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.317ns (12.456%)  route 2.228ns (87.544%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        2.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 8.490 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
    AV31                                              0.000     3.000 f  RST (IN)
                         net (fo=0)                   0.000     3.000    RST
    AV31                 IBUF (Prop_ibuf_I_O)         0.317     3.317 f  RST_IBUF_inst/O
                         net (fo=17, routed)          2.228     5.545    CTRL/RST_IBUF
    SLICE_X47Y9          FDCE                                         f  CTRL/ReadCnt_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.250     6.250 r  
    AU32                                              0.000     6.250 r  CLK (IN)
                         net (fo=0)                   0.000     6.250    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     6.398 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     7.672    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.698 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.792     8.490    CTRL/CLK_IBUF_BUFG
    SLICE_X47Y9          FDCE                                         r  CTRL/ReadCnt_reg/C
                         clock pessimism              0.000     8.490    
                         clock uncertainty           -0.035     8.455    
    SLICE_X47Y9          FDCE (Recov_fdce_C_CLR)     -0.117     8.338    CTRL/ReadCnt_reg
  -------------------------------------------------------------------
                         required time                          8.338    
                         arrival time                          -5.545    
  -------------------------------------------------------------------
                         slack                                  2.793    

Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 RST
                            (input port clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            CTRL/WriteCnt_reg/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            6.250ns  (CLK rise@6.250ns - CLK rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.317ns (12.456%)  route 2.228ns (87.544%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        2.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 8.490 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
    AV31                                              0.000     3.000 f  RST (IN)
                         net (fo=0)                   0.000     3.000    RST
    AV31                 IBUF (Prop_ibuf_I_O)         0.317     3.317 f  RST_IBUF_inst/O
                         net (fo=17, routed)          2.228     5.545    CTRL/RST_IBUF
    SLICE_X47Y9          FDCE                                         f  CTRL/WriteCnt_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.250     6.250 r  
    AU32                                              0.000     6.250 r  CLK (IN)
                         net (fo=0)                   0.000     6.250    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     6.398 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     7.672    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.698 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.792     8.490    CTRL/CLK_IBUF_BUFG
    SLICE_X47Y9          FDCE                                         r  CTRL/WriteCnt_reg/C
                         clock pessimism              0.000     8.490    
                         clock uncertainty           -0.035     8.455    
    SLICE_X47Y9          FDCE (Recov_fdce_C_CLR)     -0.117     8.338    CTRL/WriteCnt_reg
  -------------------------------------------------------------------
                         required time                          8.338    
                         arrival time                          -5.545    
  -------------------------------------------------------------------
                         slack                                  2.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 RST
                            (input port clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            CTRL/ReadCnt_reg/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.538ns (16.000%)  route 2.822ns (84.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    AV31                                              0.000     2.000 f  RST (IN)
                         net (fo=0)                   0.000     2.000    RST
    AV31                 IBUF (Prop_ibuf_I_O)         0.538     2.538 f  RST_IBUF_inst/O
                         net (fo=17, routed)          2.822     5.360    CTRL/RST_IBUF
    SLICE_X47Y9          FDCE                                         f  CTRL/ReadCnt_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.890     5.269    CTRL/CLK_IBUF_BUFG
    SLICE_X47Y9          FDCE                                         r  CTRL/ReadCnt_reg/C
                         clock pessimism              0.000     5.269    
                         clock uncertainty            0.035     5.304    
    SLICE_X47Y9          FDCE (Remov_fdce_C_CLR)     -0.140     5.164    CTRL/ReadCnt_reg
  -------------------------------------------------------------------
                         required time                         -5.164    
                         arrival time                           5.360    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 RST
                            (input port clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            CTRL/WriteCnt_reg/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.538ns (16.000%)  route 2.822ns (84.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    AV31                                              0.000     2.000 f  RST (IN)
                         net (fo=0)                   0.000     2.000    RST
    AV31                 IBUF (Prop_ibuf_I_O)         0.538     2.538 f  RST_IBUF_inst/O
                         net (fo=17, routed)          2.822     5.360    CTRL/RST_IBUF
    SLICE_X47Y9          FDCE                                         f  CTRL/WriteCnt_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.890     5.269    CTRL/CLK_IBUF_BUFG
    SLICE_X47Y9          FDCE                                         r  CTRL/WriteCnt_reg/C
                         clock pessimism              0.000     5.269    
                         clock uncertainty            0.035     5.304    
    SLICE_X47Y9          FDCE (Remov_fdce_C_CLR)     -0.140     5.164    CTRL/WriteCnt_reg
  -------------------------------------------------------------------
                         required time                         -5.164    
                         arrival time                           5.360    
  -------------------------------------------------------------------
                         slack                                  0.196    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RA/DOUT_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            DOUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.893ns  (logic 2.414ns (61.995%)  route 1.480ns (38.005%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         LDCE                         0.000     0.000 r  RA/DOUT_reg[5]/G
    SLICE_X46Y11         LDCE (EnToQ_ldce_G_Q)        0.330     0.330 r  RA/DOUT_reg[5]/Q
                         net (fo=1, routed)           1.480     1.810    DOUT_OBUF[5]
    BA30                 OBUF (Prop_obuf_I_O)         2.084     3.893 r  DOUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.893    DOUT[5]
    BA30                                                              r  DOUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RA/DOUT_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            DOUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.808ns  (logic 2.415ns (63.423%)  route 1.393ns (36.577%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         LDCE                         0.000     0.000 r  RA/DOUT_reg[4]/G
    SLICE_X46Y11         LDCE (EnToQ_ldce_G_Q)        0.330     0.330 r  RA/DOUT_reg[4]/Q
                         net (fo=1, routed)           1.393     1.723    DOUT_OBUF[4]
    BB31                 OBUF (Prop_obuf_I_O)         2.085     3.808 r  DOUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.808    DOUT[4]
    BB31                                                              r  DOUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RA/DOUT_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            DOUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.765ns  (logic 2.354ns (62.531%)  route 1.411ns (37.469%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         LDCE                         0.000     0.000 r  RA/DOUT_reg[7]/G
    SLICE_X47Y11         LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  RA/DOUT_reg[7]/Q
                         net (fo=1, routed)           1.411     1.704    DOUT_OBUF[7]
    AW30                 OBUF (Prop_obuf_I_O)         2.061     3.765 r  DOUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.765    DOUT[7]
    AW30                                                              r  DOUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RA/DOUT_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            DOUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.734ns  (logic 2.354ns (63.050%)  route 1.380ns (36.950%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         LDCE                         0.000     0.000 r  RA/DOUT_reg[2]/G
    SLICE_X47Y11         LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  RA/DOUT_reg[2]/Q
                         net (fo=1, routed)           1.380     1.673    DOUT_OBUF[2]
    AW31                 OBUF (Prop_obuf_I_O)         2.061     3.734 r  DOUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.734    DOUT[2]
    AW31                                                              r  DOUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RA/DOUT_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            DOUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.686ns  (logic 2.357ns (63.949%)  route 1.329ns (36.051%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         LDCE                         0.000     0.000 r  RA/DOUT_reg[6]/G
    SLICE_X47Y11         LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  RA/DOUT_reg[6]/Q
                         net (fo=1, routed)           1.329     1.622    DOUT_OBUF[6]
    AY30                 OBUF (Prop_obuf_I_O)         2.064     3.686 r  DOUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.686    DOUT[6]
    AY30                                                              r  DOUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RA/DOUT_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            DOUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.659ns  (logic 2.347ns (64.142%)  route 1.312ns (35.858%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         LDCE                         0.000     0.000 r  RA/DOUT_reg[3]/G
    SLICE_X47Y11         LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  RA/DOUT_reg[3]/Q
                         net (fo=1, routed)           1.312     1.605    DOUT_OBUF[3]
    AV30                 OBUF (Prop_obuf_I_O)         2.054     3.659 r  DOUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.659    DOUT[3]
    AV30                                                              r  DOUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RA/DOUT_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            DOUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.586ns  (logic 2.370ns (66.081%)  route 1.216ns (33.919%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         LDCE                         0.000     0.000 r  RA/DOUT_reg[1]/G
    SLICE_X46Y11         LDCE (EnToQ_ldce_G_Q)        0.330     0.330 r  RA/DOUT_reg[1]/Q
                         net (fo=1, routed)           1.216     1.546    DOUT_OBUF[1]
    AR30                 OBUF (Prop_obuf_I_O)         2.040     3.586 r  DOUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.586    DOUT[1]
    AR30                                                              r  DOUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RA/DOUT_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            DOUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.565ns  (logic 2.365ns (66.351%)  route 1.200ns (33.649%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         LDCE                         0.000     0.000 r  RA/DOUT_reg[0]/G
    SLICE_X46Y11         LDCE (EnToQ_ldce_G_Q)        0.330     0.330 r  RA/DOUT_reg[0]/Q
                         net (fo=1, routed)           1.200     1.530    DOUT_OBUF[0]
    AT30                 OBUF (Prop_obuf_I_O)         2.035     3.565 r  DOUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.565    DOUT[0]
    AT30                                                              r  DOUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RA/reg_array_reg[3][5]/G
                            (positive level-sensitive latch)
  Destination:            RA/DOUT_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.186ns  (logic 0.471ns (21.548%)  route 1.715ns (78.452%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          LDCE                         0.000     0.000 r  RA/reg_array_reg[3][5]/G
    SLICE_X47Y5          LDCE (EnToQ_ldce_G_Q)        0.385     0.385 r  RA/reg_array_reg[3][5]/Q
                         net (fo=1, routed)           0.460     0.845    RA/reg_array_reg_n_0_[3][5]
    SLICE_X47Y5          LUT6 (Prop_lut6_I1_O)        0.043     0.888 r  RA/DOUT_reg[2]_i_2/O
                         net (fo=1, routed)           0.966     1.854    RA/reg_array[2]
    SLICE_X47Y8          LUT2 (Prop_lut2_I0_O)        0.043     1.897 r  RA/DOUT_reg[2]_i_1/O
                         net (fo=1, routed)           0.288     2.186    RA/DOUT_reg[2]_i_1_n_0
    SLICE_X47Y11         LDCE                                         r  RA/DOUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RA/reg_array_reg[3][0]/G
                            (positive level-sensitive latch)
  Destination:            RA/DOUT_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.127ns  (logic 0.482ns (22.664%)  route 1.645ns (77.336%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          LDCE                         0.000     0.000 r  RA/reg_array_reg[3][0]/G
    SLICE_X47Y6          LDCE (EnToQ_ldce_G_Q)        0.385     0.385 r  RA/reg_array_reg[3][0]/Q
                         net (fo=1, routed)           0.918     1.303    RA/reg_array_reg_n_0_[3][0]
    SLICE_X46Y7          LUT6 (Prop_lut6_I1_O)        0.043     1.346 r  RA/DOUT_reg[7]_i_3/O
                         net (fo=1, routed)           0.448     1.794    RA/reg_array[7]
    SLICE_X47Y9          LUT2 (Prop_lut2_I0_O)        0.054     1.848 r  RA/DOUT_reg[7]_i_1/O
                         net (fo=1, routed)           0.279     2.127    RA/DOUT_reg[7]_i_1_n_0
    SLICE_X47Y11         LDCE                                         r  RA/DOUT_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DIN[4]
                            (input port)
  Destination:            RA/reg_array_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.115ns (20.688%)  route 0.439ns (79.312%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN31                                              0.000     0.000 r  DIN[4] (IN)
                         net (fo=0)                   0.000     0.000    DIN[4]
    AN31                 IBUF (Prop_ibuf_I_O)         0.115     0.115 r  DIN_IBUF[4]_inst/O
                         net (fo=4, routed)           0.439     0.554    RA/D[4]
    SLICE_X46Y4          LDCE                                         r  RA/reg_array_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIN[6]
                            (input port)
  Destination:            RA/reg_array_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.566ns  (logic 0.119ns (21.092%)  route 0.446ns (78.908%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP32                                              0.000     0.000 r  DIN[6] (IN)
                         net (fo=0)                   0.000     0.000    DIN[6]
    AP32                 IBUF (Prop_ibuf_I_O)         0.119     0.119 r  DIN_IBUF[6]_inst/O
                         net (fo=4, routed)           0.446     0.566    RA/D[6]
    SLICE_X46Y6          LDCE                                         r  RA/reg_array_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIN[4]
                            (input port)
  Destination:            RA/reg_array_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.575ns  (logic 0.115ns (19.935%)  route 0.460ns (80.065%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN31                                              0.000     0.000 r  DIN[4] (IN)
                         net (fo=0)                   0.000     0.000    DIN[4]
    AN31                 IBUF (Prop_ibuf_I_O)         0.115     0.115 r  DIN_IBUF[4]_inst/O
                         net (fo=4, routed)           0.460     0.575    RA/D[4]
    SLICE_X46Y3          LDCE                                         r  RA/reg_array_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIN[5]
                            (input port)
  Destination:            RA/reg_array_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.580ns  (logic 0.117ns (20.247%)  route 0.462ns (79.753%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR32                                              0.000     0.000 r  DIN[5] (IN)
                         net (fo=0)                   0.000     0.000    DIN[5]
    AR32                 IBUF (Prop_ibuf_I_O)         0.117     0.117 r  DIN_IBUF[5]_inst/O
                         net (fo=4, routed)           0.462     0.580    RA/D[5]
    SLICE_X46Y5          LDCE                                         r  RA/reg_array_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIN[7]
                            (input port)
  Destination:            RA/reg_array_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.128ns (21.496%)  route 0.466ns (78.504%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP30                                              0.000     0.000 r  DIN[7] (IN)
                         net (fo=0)                   0.000     0.000    DIN[7]
    AP30                 IBUF (Prop_ibuf_I_O)         0.128     0.128 r  DIN_IBUF[7]_inst/O
                         net (fo=4, routed)           0.466     0.594    RA/D[7]
    SLICE_X46Y6          LDCE                                         r  RA/reg_array_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIN[7]
                            (input port)
  Destination:            RA/reg_array_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.128ns (21.496%)  route 0.466ns (78.504%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP30                                              0.000     0.000 r  DIN[7] (IN)
                         net (fo=0)                   0.000     0.000    DIN[7]
    AP30                 IBUF (Prop_ibuf_I_O)         0.128     0.128 r  DIN_IBUF[7]_inst/O
                         net (fo=4, routed)           0.466     0.594    RA/D[7]
    SLICE_X47Y6          LDCE                                         r  RA/reg_array_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIN[5]
                            (input port)
  Destination:            RA/reg_array_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.595ns  (logic 0.117ns (19.721%)  route 0.478ns (80.279%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR32                                              0.000     0.000 r  DIN[5] (IN)
                         net (fo=0)                   0.000     0.000    DIN[5]
    AR32                 IBUF (Prop_ibuf_I_O)         0.117     0.117 r  DIN_IBUF[5]_inst/O
                         net (fo=4, routed)           0.478     0.595    RA/D[5]
    SLICE_X46Y4          LDCE                                         r  RA/reg_array_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIN[3]
                            (input port)
  Destination:            RA/reg_array_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.602ns  (logic 0.114ns (18.967%)  route 0.488ns (81.033%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP31                                              0.000     0.000 r  DIN[3] (IN)
                         net (fo=0)                   0.000     0.000    DIN[3]
    AP31                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  DIN_IBUF[3]_inst/O
                         net (fo=4, routed)           0.488     0.602    RA/D[3]
    SLICE_X46Y4          LDCE                                         r  RA/reg_array_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIN[6]
                            (input port)
  Destination:            RA/reg_array_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.608ns  (logic 0.119ns (19.632%)  route 0.488ns (80.368%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP32                                              0.000     0.000 r  DIN[6] (IN)
                         net (fo=0)                   0.000     0.000    DIN[6]
    AP32                 IBUF (Prop_ibuf_I_O)         0.119     0.119 r  DIN_IBUF[6]_inst/O
                         net (fo=4, routed)           0.488     0.608    RA/D[6]
    SLICE_X46Y7          LDCE                                         r  RA/reg_array_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIN[6]
                            (input port)
  Destination:            RA/reg_array_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.616ns  (logic 0.119ns (19.362%)  route 0.497ns (80.638%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP32                                              0.000     0.000 r  DIN[6] (IN)
                         net (fo=0)                   0.000     0.000    DIN[6]
    AP32                 IBUF (Prop_ibuf_I_O)         0.119     0.119 r  DIN_IBUF[6]_inst/O
                         net (fo=4, routed)           0.497     0.616    RA/D[6]
    SLICE_X47Y4          LDCE                                         r  RA/reg_array_reg[2][1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RPTR/addr_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            RA/DOUT_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.087ns  (logic 0.373ns (17.877%)  route 1.714ns (82.123%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.891     5.270    RPTR/CLK_IBUF_BUFG
    SLICE_X47Y7          FDRE                                         r  RPTR/addr_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.204     5.474 r  RPTR/addr_temp_reg[1]/Q
                         net (fo=9, routed)           0.459     5.932    RA/DOUT_reg[0]_i_1_0
    SLICE_X47Y5          LUT6 (Prop_lut6_I3_O)        0.126     6.058 r  RA/DOUT_reg[2]_i_2/O
                         net (fo=1, routed)           0.966     7.025    RA/reg_array[2]
    SLICE_X47Y8          LUT2 (Prop_lut2_I0_O)        0.043     7.068 r  RA/DOUT_reg[2]_i_1/O
                         net (fo=1, routed)           0.288     7.356    RA/DOUT_reg[2]_i_1_n_0
    SLICE_X47Y11         LDCE                                         r  RA/DOUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RPTR/addr_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            RA/DOUT_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.800ns  (logic 0.380ns (21.107%)  route 1.420ns (78.893%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.891     5.270    RPTR/CLK_IBUF_BUFG
    SLICE_X47Y7          FDRE                                         r  RPTR/addr_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.204     5.474 r  RPTR/addr_temp_reg[1]/Q
                         net (fo=9, routed)           0.553     6.026    RA/DOUT_reg[0]_i_1_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I3_O)        0.126     6.152 r  RA/DOUT_reg[5]_i_2/O
                         net (fo=1, routed)           0.581     6.734    RA/reg_array[5]
    SLICE_X46Y9          LUT2 (Prop_lut2_I0_O)        0.050     6.784 r  RA/DOUT_reg[5]_i_1/O
                         net (fo=1, routed)           0.286     7.070    RA/DOUT_reg[5]_i_1_n_0
    SLICE_X46Y11         LDCE                                         r  RA/DOUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RPTR/addr_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            RA/DOUT_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.757ns  (logic 0.373ns (21.229%)  route 1.384ns (78.771%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.891     5.270    RPTR/CLK_IBUF_BUFG
    SLICE_X47Y7          FDRE                                         r  RPTR/addr_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.204     5.474 r  RPTR/addr_temp_reg[1]/Q
                         net (fo=9, routed)           0.557     6.030    RA/DOUT_reg[0]_i_1_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I3_O)        0.126     6.156 r  RA/DOUT_reg[4]_i_2/O
                         net (fo=1, routed)           0.548     6.704    RA/reg_array[4]
    SLICE_X46Y9          LUT2 (Prop_lut2_I0_O)        0.043     6.747 r  RA/DOUT_reg[4]_i_1/O
                         net (fo=1, routed)           0.279     7.027    RA/DOUT_reg[4]_i_1_n_0
    SLICE_X46Y11         LDCE                                         r  RA/DOUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RPTR/addr_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            RA/DOUT_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.549ns  (logic 0.382ns (24.666%)  route 1.167ns (75.334%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.891     5.270    RPTR/CLK_IBUF_BUFG
    SLICE_X47Y7          FDRE                                         r  RPTR/addr_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.204     5.474 r  RPTR/addr_temp_reg[1]/Q
                         net (fo=9, routed)           0.468     5.941    RA/DOUT_reg[0]_i_1_0
    SLICE_X47Y5          LUT6 (Prop_lut6_I3_O)        0.126     6.067 r  RA/DOUT_reg[3]_i_2/O
                         net (fo=1, routed)           0.411     6.478    RA/reg_array[3]
    SLICE_X47Y8          LUT2 (Prop_lut2_I0_O)        0.052     6.530 r  RA/DOUT_reg[3]_i_1/O
                         net (fo=1, routed)           0.288     6.818    RA/DOUT_reg[3]_i_1_n_0
    SLICE_X47Y11         LDCE                                         r  RA/DOUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RPTR/addr_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            RA/DOUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.545ns  (logic 0.309ns (19.999%)  route 1.236ns (80.001%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.891     5.270    RPTR/CLK_IBUF_BUFG
    SLICE_X47Y7          FDRE                                         r  RPTR/addr_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.223     5.493 r  RPTR/addr_temp_reg[0]/Q
                         net (fo=10, routed)          0.584     6.077    RA/DOUT_reg[0]_i_1_1
    SLICE_X46Y7          LUT6 (Prop_lut6_I4_O)        0.043     6.120 r  RA/DOUT_reg[1]_i_2/O
                         net (fo=1, routed)           0.447     6.567    RA/reg_array[1]
    SLICE_X46Y9          LUT2 (Prop_lut2_I0_O)        0.043     6.610 r  RA/DOUT_reg[1]_i_1/O
                         net (fo=1, routed)           0.205     6.815    RA/DOUT_reg[1]_i_1_n_0
    SLICE_X46Y11         LDCE                                         r  RA/DOUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RPTR/addr_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            RA/DOUT_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.523ns  (logic 0.320ns (21.010%)  route 1.203ns (78.990%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.891     5.270    RPTR/CLK_IBUF_BUFG
    SLICE_X47Y7          FDRE                                         r  RPTR/addr_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.223     5.493 r  RPTR/addr_temp_reg[0]/Q
                         net (fo=10, routed)          0.476     5.968    RA/DOUT_reg[0]_i_1_1
    SLICE_X46Y7          LUT6 (Prop_lut6_I4_O)        0.043     6.011 r  RA/DOUT_reg[7]_i_3/O
                         net (fo=1, routed)           0.448     6.459    RA/reg_array[7]
    SLICE_X47Y9          LUT2 (Prop_lut2_I0_O)        0.054     6.513 r  RA/DOUT_reg[7]_i_1/O
                         net (fo=1, routed)           0.279     6.793    RA/DOUT_reg[7]_i_1_n_0
    SLICE_X47Y11         LDCE                                         r  RA/DOUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RPTR/addr_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            RA/DOUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.509ns  (logic 0.383ns (25.377%)  route 1.126ns (74.623%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.891     5.270    RPTR/CLK_IBUF_BUFG
    SLICE_X47Y7          FDRE                                         r  RPTR/addr_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.204     5.474 r  RPTR/addr_temp_reg[1]/Q
                         net (fo=9, routed)           0.425     5.898    RA/DOUT_reg[0]_i_1_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I3_O)        0.126     6.024 r  RA/DOUT_reg[0]_i_2/O
                         net (fo=1, routed)           0.429     6.453    RA/reg_array[0]
    SLICE_X46Y9          LUT2 (Prop_lut2_I0_O)        0.053     6.506 r  RA/DOUT_reg[0]_i_1/O
                         net (fo=1, routed)           0.273     6.779    RA/DOUT_reg[0]_i_1_n_0
    SLICE_X46Y11         LDCE                                         r  RA/DOUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RPTR/addr_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            RA/DOUT_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.389ns  (logic 0.309ns (22.242%)  route 1.080ns (77.758%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.891     5.270    RPTR/CLK_IBUF_BUFG
    SLICE_X47Y7          FDRE                                         r  RPTR/addr_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.223     5.493 r  RPTR/addr_temp_reg[0]/Q
                         net (fo=10, routed)          0.268     5.760    RA/DOUT_reg[0]_i_1_1
    SLICE_X47Y6          LUT6 (Prop_lut6_I4_O)        0.043     5.803 r  RA/DOUT_reg[6]_i_2/O
                         net (fo=1, routed)           0.419     6.222    RA/reg_array[6]
    SLICE_X47Y9          LUT2 (Prop_lut2_I0_O)        0.043     6.265 r  RA/DOUT_reg[6]_i_1/O
                         net (fo=1, routed)           0.394     6.659    RA/DOUT_reg[6]_i_1_n_0
    SLICE_X47Y11         LDCE                                         r  RA/DOUT_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RPTR/addr_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            RA/DOUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.622ns  (logic 0.160ns (25.722%)  route 0.462ns (74.278%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.792     2.240    RPTR/CLK_IBUF_BUFG
    SLICE_X47Y7          FDRE                                         r  RPTR/addr_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.100     2.340 r  RPTR/addr_temp_reg[0]/Q
                         net (fo=10, routed)          0.113     2.453    RA/DOUT_reg[0]_i_1_1
    SLICE_X46Y7          LUT6 (Prop_lut6_I4_O)        0.028     2.481 r  RA/DOUT_reg[0]_i_2/O
                         net (fo=1, routed)           0.213     2.694    RA/reg_array[0]
    SLICE_X46Y9          LUT2 (Prop_lut2_I0_O)        0.032     2.726 r  RA/DOUT_reg[0]_i_1/O
                         net (fo=1, routed)           0.137     2.862    RA/DOUT_reg[0]_i_1_n_0
    SLICE_X46Y11         LDCE                                         r  RA/DOUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RPTR/addr_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            RA/DOUT_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.669ns  (logic 0.158ns (23.628%)  route 0.511ns (76.372%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.792     2.240    RPTR/CLK_IBUF_BUFG
    SLICE_X47Y7          FDRE                                         r  RPTR/addr_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.100     2.340 r  RPTR/addr_temp_reg[0]/Q
                         net (fo=10, routed)          0.164     2.504    RA/DOUT_reg[0]_i_1_1
    SLICE_X47Y5          LUT6 (Prop_lut6_I4_O)        0.028     2.532 r  RA/DOUT_reg[3]_i_2/O
                         net (fo=1, routed)           0.203     2.735    RA/reg_array[3]
    SLICE_X47Y8          LUT2 (Prop_lut2_I0_O)        0.030     2.765 r  RA/DOUT_reg[3]_i_1/O
                         net (fo=1, routed)           0.144     2.909    RA/DOUT_reg[3]_i_1_n_0
    SLICE_X47Y11         LDCE                                         r  RA/DOUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RPTR/addr_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            RA/DOUT_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.689ns  (logic 0.187ns (27.144%)  route 0.502ns (72.856%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.792     2.240    RPTR/CLK_IBUF_BUFG
    SLICE_X47Y7          FDRE                                         r  RPTR/addr_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.091     2.331 r  RPTR/addr_temp_reg[1]/Q
                         net (fo=9, routed)           0.144     2.475    RA/DOUT_reg[0]_i_1_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I3_O)        0.066     2.541 r  RA/DOUT_reg[7]_i_3/O
                         net (fo=1, routed)           0.219     2.760    RA/reg_array[7]
    SLICE_X47Y9          LUT2 (Prop_lut2_I0_O)        0.030     2.790 r  RA/DOUT_reg[7]_i_1/O
                         net (fo=1, routed)           0.139     2.929    RA/DOUT_reg[7]_i_1_n_0
    SLICE_X47Y11         LDCE                                         r  RA/DOUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RPTR/addr_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            RA/DOUT_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.701ns  (logic 0.185ns (26.380%)  route 0.516ns (73.620%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.792     2.240    RPTR/CLK_IBUF_BUFG
    SLICE_X47Y7          FDRE                                         r  RPTR/addr_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.091     2.331 r  RPTR/addr_temp_reg[1]/Q
                         net (fo=9, routed)           0.112     2.443    RA/DOUT_reg[0]_i_1_0
    SLICE_X47Y6          LUT6 (Prop_lut6_I3_O)        0.066     2.509 r  RA/DOUT_reg[6]_i_2/O
                         net (fo=1, routed)           0.212     2.720    RA/reg_array[6]
    SLICE_X47Y9          LUT2 (Prop_lut2_I0_O)        0.028     2.748 r  RA/DOUT_reg[6]_i_1/O
                         net (fo=1, routed)           0.193     2.941    RA/DOUT_reg[6]_i_1_n_0
    SLICE_X47Y11         LDCE                                         r  RA/DOUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RPTR/addr_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            RA/DOUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.731ns  (logic 0.185ns (25.312%)  route 0.546ns (74.688%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.792     2.240    RPTR/CLK_IBUF_BUFG
    SLICE_X47Y7          FDRE                                         r  RPTR/addr_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.091     2.331 r  RPTR/addr_temp_reg[1]/Q
                         net (fo=9, routed)           0.211     2.542    RA/DOUT_reg[0]_i_1_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I3_O)        0.066     2.608 r  RA/DOUT_reg[1]_i_2/O
                         net (fo=1, routed)           0.233     2.841    RA/reg_array[1]
    SLICE_X46Y9          LUT2 (Prop_lut2_I0_O)        0.028     2.869 r  RA/DOUT_reg[1]_i_1/O
                         net (fo=1, routed)           0.102     2.971    RA/DOUT_reg[1]_i_1_n_0
    SLICE_X46Y11         LDCE                                         r  RA/DOUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RPTR/addr_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            RA/DOUT_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.778ns  (logic 0.156ns (20.050%)  route 0.622ns (79.950%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.792     2.240    RPTR/CLK_IBUF_BUFG
    SLICE_X47Y7          FDRE                                         r  RPTR/addr_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.100     2.340 r  RPTR/addr_temp_reg[0]/Q
                         net (fo=10, routed)          0.206     2.546    RA/DOUT_reg[0]_i_1_1
    SLICE_X46Y5          LUT6 (Prop_lut6_I4_O)        0.028     2.574 r  RA/DOUT_reg[4]_i_2/O
                         net (fo=1, routed)           0.277     2.851    RA/reg_array[4]
    SLICE_X46Y9          LUT2 (Prop_lut2_I0_O)        0.028     2.879 r  RA/DOUT_reg[4]_i_1/O
                         net (fo=1, routed)           0.139     3.018    RA/DOUT_reg[4]_i_1_n_0
    SLICE_X46Y11         LDCE                                         r  RA/DOUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RPTR/addr_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            RA/DOUT_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.864ns  (logic 0.154ns (17.822%)  route 0.710ns (82.178%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.792     2.240    RPTR/CLK_IBUF_BUFG
    SLICE_X47Y7          FDRE                                         r  RPTR/addr_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.100     2.340 r  RPTR/addr_temp_reg[0]/Q
                         net (fo=10, routed)          0.273     2.613    RA/DOUT_reg[0]_i_1_1
    SLICE_X46Y5          LUT6 (Prop_lut6_I4_O)        0.028     2.641 r  RA/DOUT_reg[5]_i_2/O
                         net (fo=1, routed)           0.294     2.935    RA/reg_array[5]
    SLICE_X46Y9          LUT2 (Prop_lut2_I0_O)        0.026     2.961 r  RA/DOUT_reg[5]_i_1/O
                         net (fo=1, routed)           0.143     3.104    RA/DOUT_reg[5]_i_1_n_0
    SLICE_X46Y11         LDCE                                         r  RA/DOUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port clocked by CLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            RA/DOUT_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.240ns  (logic 0.179ns (14.391%)  route 1.062ns (85.609%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    AV31                                              0.000     2.000 f  RST (IN)
                         net (fo=0)                   0.000     2.000    RST
    AV31                 IBUF (Prop_ibuf_I_O)         0.151     2.151 f  RST_IBUF_inst/O
                         net (fo=17, routed)          0.919     3.069    RA/RST_IBUF
    SLICE_X47Y8          LUT2 (Prop_lut2_I1_O)        0.028     3.097 r  RA/DOUT_reg[2]_i_1/O
                         net (fo=1, routed)           0.143     3.240    RA/DOUT_reg[2]_i_1_n_0
    SLICE_X47Y11         LDCE                                         r  RA/DOUT_reg[2]/D
  -------------------------------------------------------------------    -------------------





