Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cf676d14844545058a9a70d5312ead2f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Mads Rumle Nordstrom/Desktop/FPGA-Tetris/FPGA-Tetris/FPGA-Tetris.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Mads Rumle Nordstrom/Desktop/FPGA-Tetris/FPGA-Tetris/FPGA-Tetris.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.HorizontalCounter
Compiling module xil_defaultlib.VerticalCounter
Compiling module xil_defaultlib.VGAController
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_behav
