# vsim -l ALL.log -voptargs="+acc" -assertdebug -c tb_ip_TIMER "+TEST=ALL" -do "log -r /*; run -all; quit" 
# Start time: 03:08:38 on Dec 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "APB_trans(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.4 linux_x86_64 Oct  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_ip_TIMER(fast)
# Loading work.cnt_sys_signal(fast)
# Loading work.sys_signal(fast)
# Loading work.cnt_clk_in_gen(fast)
# Loading work.apb_if(fast__1)
# Loading work.ip_TIMER(fast)
# Loading work.rw_reg_control(fast)
# Loading work.APB_trans(fast)
# Loading work.rw_write_logic(fast)
# Loading work.rw_read_logic(fast)
# Loading work.pos_cnt_edge_detect(fast)
# Loading work.clk_sel_synced_alt(fast)
# Loading work.pos_edge_detect_synced(fast)
# Loading work.logic_control(fast)
# Loading work.cnt_unit(fast)
# Loading work.ovf_udf_comp(fast)
# Loading work.APB_trans_bus(fast)
# log -r /*
#  run -all
# ===== START tb_ip_TIMER =====
# [TB] Selected TEST = ALL
# 
# [--- TC1.1: TDR read/write ---]
# TC1.1-1 PASS: Default TDR value = 0x00
# TC1.1-2 PASS: Wrote & read 0x9a correctly
# TC1.1-2 PASS: Wrote & read 0xb6 correctly
# TC1.1-2 PASS: Wrote & read 0xdc correctly
# TC1.1-2 PASS: Wrote & read 0x00 correctly
# TC1.1-2 PASS: Wrote & read 0x79 correctly
# TC1.1-2 PASS: Wrote & read 0x6d correctly
# TC1.1-2 PASS: Wrote & read 0xcc correctly
# TC1.1-2 PASS: Wrote & read 0x9d correctly
# TC1.1-2 PASS: Wrote & read 0x48 correctly
# TC1.1-2 PASS: Wrote & read 0x91 correctly
# TC1.1-2 PASS: Wrote & read 0x16 correctly
# TC1.1-2 PASS: Wrote & read 0x86 correctly
# TC1.1-2 PASS: Wrote & read 0x14 correctly
# TC1.1-2 PASS: Wrote & read 0xa3 correctly
# TC1.1-2 PASS: Wrote & read 0x6d correctly
# TC1.1-2 PASS: Wrote & read 0x11 correctly
# TC1.1-2 PASS: Wrote & read 0xa1 correctly
# TC1.1-2 PASS: Wrote & read 0x65 correctly
# TC1.1-2 PASS: Wrote & read 0x4c correctly
# TC1.1-2 PASS: Wrote & read 0x60 correctly
# 
# [--- TC1.2: TCR read/write mask ---]
# TC1.2-1 PASS: Default TCR value = 0x00
# TC1.2-2 PASS: Wrote 0x42, read masked 0x02 OK
# TC1.2-2 PASS: Wrote 0xc4, read masked 0x80 OK
# TC1.2-2 PASS: Wrote 0x02, read masked 0x02 OK
# TC1.2-2 PASS: Wrote 0x32, read masked 0x32 OK
# TC1.2-2 PASS: Wrote 0x70, read masked 0x30 OK
# TC1.2-2 PASS: Wrote 0x37, read masked 0x33 OK
# TC1.2-2 PASS: Wrote 0x88, read masked 0x80 OK
# TC1.2-2 PASS: Wrote 0x97, read masked 0x93 OK
# TC1.2-2 PASS: Wrote 0x9f, read masked 0x93 OK
# TC1.2-2 PASS: Wrote 0xa4, read masked 0xa0 OK
# TC1.2-2 PASS: Wrote 0x82, read masked 0x82 OK
# TC1.2-2 PASS: Wrote 0x71, read masked 0x31 OK
# TC1.2-2 PASS: Wrote 0x72, read masked 0x32 OK
# TC1.2-2 PASS: Wrote 0x63, read masked 0x23 OK
# TC1.2-2 PASS: Wrote 0x44, read masked 0x00 OK
# TC1.2-2 PASS: Wrote 0x05, read masked 0x01 OK
# TC1.2-2 PASS: Wrote 0xd4, read masked 0x90 OK
# TC1.2-2 PASS: Wrote 0x55, read masked 0x11 OK
# TC1.2-2 PASS: Wrote 0x9c, read masked 0x90 OK
# TC1.2-2 PASS: Wrote 0x82, read masked 0x82 OK
# 
# [--- TC1.3: TSR read/write ---]
# TC1.3-1 PASS: Default TSR value = 0x00
# TC1.3-2 PASS: TSR ignores SW write (readback = 0)
# TC1.3-2 PASS: TSR ignores SW write (readback = 0)
# TC1.3-2 PASS: TSR ignores SW write (readback = 0)
# TC1.3-2 PASS: TSR ignores SW write (readback = 0)
# TC1.3-2 PASS: TSR ignores SW write (readback = 0)
# TC1.3-2 PASS: TSR ignores SW write (readback = 0)
# TC1.3-2 PASS: TSR ignores SW write (readback = 0)
# TC1.3-2 PASS: TSR ignores SW write (readback = 0)
# TC1.3-2 PASS: TSR ignores SW write (readback = 0)
# TC1.3-2 PASS: TSR ignores SW write (readback = 0)
# TC1.3-2 PASS: TSR ignores SW write (readback = 0)
# TC1.3-2 PASS: TSR ignores SW write (readback = 0)
# TC1.3-2 PASS: TSR ignores SW write (readback = 0)
# TC1.3-2 PASS: TSR ignores SW write (readback = 0)
# TC1.3-2 PASS: TSR ignores SW write (readback = 0)
# TC1.3-2 PASS: TSR ignores SW write (readback = 0)
# TC1.3-2 PASS: TSR ignores SW write (readback = 0)
# TC1.3-2 PASS: TSR ignores SW write (readback = 0)
# TC1.3-2 PASS: TSR ignores SW write (readback = 0)
# TC1.3-2 PASS: TSR ignores SW write (readback = 0)
# 
# [--- TC1.4: TCNT read-only ---]
# TC1.4-1 PASS: Read TCNT OK, PSLVERR=0
# => Try write 0x4d to TCNT ...
# TC1.4-2 PASS: Write TCNT failed as expected (PSLVERR=1)
# TC1.4-3 PASS: TCNT unchanged (0x60)
# 
# [--- TC1.5: Null Address ---]
# TC1.5 PASS: PSLVERR asserted for invalid addr 0x48
# TC1.5 PASS: PSLVERR asserted for invalid addr 0x84
# TC1.5 PASS: PSLVERR asserted for invalid addr 0x16
# TC1.5 PASS: PSLVERR asserted for invalid addr 0xad
# TC1.5 PASS: PSLVERR asserted for invalid addr 0xb4
# TC1.5 PASS: PSLVERR asserted for invalid addr 0xd6
# TC1.5 PASS: PSLVERR asserted for invalid addr 0x82
# TC1.5 PASS: PSLVERR asserted for invalid addr 0x7c
# TC1.5 PASS: PSLVERR asserted for invalid addr 0x64
# TC1.5 PASS: PSLVERR asserted for invalid addr 0x2e
# TC1.5 PASS: PSLVERR asserted for invalid addr 0xa0
# TC1.5 PASS: PSLVERR asserted for invalid addr 0xa
# TC1.5 PASS: PSLVERR asserted for invalid addr 0x5c
# TC1.5 PASS: PSLVERR asserted for invalid addr 0xf9
# TC1.5 PASS: PSLVERR asserted for invalid addr 0x84
# TC1.5 PASS: PSLVERR asserted for invalid addr 0x4a
# TC1.5 PASS: PSLVERR asserted for invalid addr 0x49
# TC1.5 PASS: PSLVERR asserted for invalid addr 0x7e
# TC1.5 PASS: PSLVERR asserted for invalid addr 0xe3
# TC1.5 PASS: PSLVERR asserted for invalid addr 0xc0
# 
# [--- TC1.6: Mixed Address ---]
# TC1.6 PASS: Invalid addr 0x63 flagged (PSLVERR=1)
# TC1.6 PASS: Invalid addr 0xf8 flagged (PSLVERR=1)
# TC1.6 PASS: Invalid addr 0x49 flagged (PSLVERR=1)
# TC1.6 PASS: Invalid addr 0xed flagged (PSLVERR=1)
# TC1.6 PASS: Invalid addr 0x82 flagged (PSLVERR=1)
# TC1.6 PASS: Invalid addr 0xc0 flagged (PSLVERR=1)
# TC1.6 PASS: Invalid addr 0x4a flagged (PSLVERR=1)
# TC1.6 PASS: Invalid addr 0xd4 flagged (PSLVERR=1)
# TC1.6 PASS: Invalid addr 0x56 flagged (PSLVERR=1)
# TC1.6 PASS: Invalid addr 0x9f flagged (PSLVERR=1)
# TC1.6 PASS: Invalid addr 0xd9 flagged (PSLVERR=1)
# TC1.6 PASS: Invalid addr 0x9c flagged (PSLVERR=1)
# TC1.6 PASS: Invalid addr 0x64 flagged (PSLVERR=1)
# TC1.6 PASS: Invalid addr 0x59 flagged (PSLVERR=1)
# TC1.6 PASS: Invalid addr 0x23 flagged (PSLVERR=1)
# TC1.6 PASS: Invalid addr 0xea flagged (PSLVERR=1)
# TC1.6 PASS: Invalid addr 0x11 flagged (PSLVERR=1)
# TC1.6 PASS: Invalid addr 0xe5 flagged (PSLVERR=1)
# TC1.6 PASS: Invalid addr 0xce flagged (PSLVERR=1)
# TC1.6 PASS: Invalid addr 0x7e flagged (PSLVERR=1)
# 
# [--- TC2.1: Up-Counting + OVF + Clear, CKS=0 ---]
# Start count = 8'hFD | Current count = 0x2
# TC2.1-1 PASS: TMR_OVF flag is set exactly
# TC2.1-2 PASS: OVF flag set by HW
# TC2.1-3 PASS: OVF cleared by SW
# TC2.1-3 PASS: OVF flag is cleared exactly
# 
# [--- TC2.1: Up-Counting + OVF + Clear, CKS=1 ---]
# Start count = 8'hFD | Current count = 0x2
# TC2.1-1 PASS: TMR_OVF flag is set exactly
# TC2.1-2 PASS: OVF flag set by HW
# TC2.1-3 PASS: OVF cleared by SW
# TC2.1-3 PASS: OVF flag is cleared exactly
# 
# [--- TC2.1: Up-Counting + OVF + Clear, CKS=2 ---]
# Start count = 8'hFD | Current count = 0x2
# TC2.1-1 PASS: TMR_OVF flag is set exactly
# TC2.1-2 PASS: OVF flag set by HW
# TC2.1-3 PASS: OVF cleared by SW
# TC2.1-3 PASS: OVF flag is cleared exactly
# 
# [--- TC2.1: Up-Counting + OVF + Clear, CKS=3 ---]
# Start count = 8'hFD | Current count = 0x2
# TC2.1-1 PASS: TMR_OVF flag is set exactly
# TC2.1-2 PASS: OVF flag set by HW
# TC2.1-3 PASS: OVF cleared by SW
# TC2.1-3 PASS: OVF flag is cleared exactly
# 
# [--- TC2.2: Down-Counting + UDF + Clear, CKS=0 ---]
# Start count = 8'h02 | Current count = 0xfd
# TC2.2-1 PASS: TMR_UDF flag is set exactly
# TC2.2-2 PASS: UDF flag set by HW
# TC2.2-3 PASS: UDF cleared by SW
# TC2.2-3 PASS: UDF flag is cleared exactly
# 
# [--- TC2.2: Down-Counting + UDF + Clear, CKS=1 ---]
# Start count = 8'h02 | Current count = 0xfd
# TC2.2-1 PASS: TMR_UDF flag is set exactly
# TC2.2-2 PASS: UDF flag set by HW
# TC2.2-3 PASS: UDF cleared by SW
# TC2.2-3 PASS: UDF flag is cleared exactly
# 
# [--- TC2.2: Down-Counting + UDF + Clear, CKS=2 ---]
# Start count = 8'h02 | Current count = 0xfd
# TC2.2-1 PASS: TMR_UDF flag is set exactly
# TC2.2-2 PASS: UDF flag set by HW
# TC2.2-3 PASS: UDF cleared by SW
# TC2.2-3 PASS: UDF flag is cleared exactly
# 
# [--- TC2.2: Down-Counting + UDF + Clear, CKS=3 ---]
# Start count = 8'h02 | Current count = 0xfd
# TC2.2-1 PASS: TMR_UDF flag is set exactly
# TC2.2-2 PASS: UDF flag set by HW
# TC2.2-3 PASS: UDF cleared by SW
# TC2.2-3 PASS: UDF flag is cleared exactly
# 
# [TC2.3] upcount_forkjoin, CKS=0
# 
# [--- TC2.1: Up-Counting + OVF + Clear, CKS=0 ---]
#   [TC2.3] Thread2 INFO: running in parallel, CKS=0
# Start count = 8'hFD | Current count = 0x2
# TC2.1-1 PASS: TMR_OVF flag is set exactly
# TC2.1-2 PASS: OVF flag set by HW
# TC2.1-3 PASS: OVF cleared by SW
# TC2.1-3 PASS: OVF flag is cleared exactly
# TC2.3 (CKS=0) DONE (dựa trên TC2.1)
# 
# [TC2.3] upcount_forkjoin, CKS=1
# 
# [--- TC2.1: Up-Counting + OVF + Clear, CKS=1 ---]
# Start count = 8'hFD | Current count = 0x2
# TC2.1-1 PASS: TMR_OVF flag is set exactly
# TC2.1-2 PASS: OVF flag set by HW
# TC2.1-3 PASS: OVF cleared by SW
# TC2.1-3 PASS: OVF flag is cleared exactly
#   [TC2.3] Thread2 INFO: running in parallel, CKS=1
# TC2.3 (CKS=1) DONE (dựa trên TC2.1)
# 
# [TC2.3] upcount_forkjoin, CKS=2
# 
# [--- TC2.1: Up-Counting + OVF + Clear, CKS=2 ---]
# Start count = 8'hFD | Current count = 0x2
# TC2.1-1 PASS: TMR_OVF flag is set exactly
# TC2.1-2 PASS: OVF flag set by HW
# TC2.1-3 PASS: OVF cleared by SW
# TC2.1-3 PASS: OVF flag is cleared exactly
#   [TC2.3] Thread2 INFO: running in parallel, CKS=2
# TC2.3 (CKS=2) DONE (dựa trên TC2.1)
# 
# [TC2.3] upcount_forkjoin, CKS=3
# 
# [--- TC2.1: Up-Counting + OVF + Clear, CKS=3 ---]
# Start count = 8'hFD | Current count = 0x2
# TC2.1-1 PASS: TMR_OVF flag is set exactly
# TC2.1-2 PASS: OVF flag set by HW
# TC2.1-3 PASS: OVF cleared by SW
# TC2.1-3 PASS: OVF flag is cleared exactly
#   [TC2.3] Thread2 INFO: running in parallel, CKS=3
# TC2.3 (CKS=3) DONE (dựa trên TC2.1)
# 
# [TC2.4] dwcount_forkjoin, CKS=0
# 
# [--- TC2.2: Down-Counting + UDF + Clear, CKS=0 ---]
#   [TC2.4] Thread2 INFO: running in parallel, CKS=0
# Start count = 8'h02 | Current count = 0xfd
# TC2.2-1 PASS: TMR_UDF flag is set exactly
# TC2.2-2 PASS: UDF flag set by HW
# TC2.2-3 PASS: UDF cleared by SW
# TC2.2-3 PASS: UDF flag is cleared exactly
# TC2.4 (CKS=0) DONE (dựa trên TC2.2)
# 
# [TC2.4] dwcount_forkjoin, CKS=1
# 
# [--- TC2.2: Down-Counting + UDF + Clear, CKS=1 ---]
# Start count = 8'h02 | Current count = 0xfd
# TC2.2-1 PASS: TMR_UDF flag is set exactly
# TC2.2-2 PASS: UDF flag set by HW
# TC2.2-3 PASS: UDF cleared by SW
# TC2.2-3 PASS: UDF flag is cleared exactly
#   [TC2.4] Thread2 INFO: running in parallel, CKS=1
# TC2.4 (CKS=1) DONE (dựa trên TC2.2)
# 
# [TC2.4] dwcount_forkjoin, CKS=2
# 
# [--- TC2.2: Down-Counting + UDF + Clear, CKS=2 ---]
# Start count = 8'h02 | Current count = 0xfd
# TC2.2-1 PASS: TMR_UDF flag is set exactly
# TC2.2-2 PASS: UDF flag set by HW
# TC2.2-3 PASS: UDF cleared by SW
# TC2.2-3 PASS: UDF flag is cleared exactly
#   [TC2.4] Thread2 INFO: running in parallel, CKS=2
# TC2.4 (CKS=2) DONE (dựa trên TC2.2)
# 
# [TC2.4] dwcount_forkjoin, CKS=3
# 
# [--- TC2.2: Down-Counting + UDF + Clear, CKS=3 ---]
# Start count = 8'h02 | Current count = 0xfd
# TC2.2-1 PASS: TMR_UDF flag is set exactly
# TC2.2-2 PASS: UDF flag set by HW
# TC2.2-3 PASS: UDF cleared by SW
# TC2.2-3 PASS: UDF flag is cleared exactly
#   [TC2.4] Thread2 INFO: running in parallel, CKS=3
# TC2.4 (CKS=3) DONE (dựa trên TC2.2)
# 
# [--- TC2.5: UP Pause/Resume, CKS=0 ---]
#   TCNT before pause = 0x71
# TC2.5-1 PASS: TCNT is almost stable while paused (0x74 -> 0x74, diff=0)
# TC2.5-2 PASS: TCNT changes after resume (0x74 -> 0x7f)
# TC2.5: PASS
# 
# [--- TC2.5: UP Pause/Resume, CKS=1 ---]
#   TCNT before pause = 0xf
# TC2.5-1 PASS: TCNT is almost stable while paused (0x10 -> 0x10, diff=0)
# TC2.5-2 PASS: TCNT changes after resume (0x10 -> 0x1b)
# TC2.5: PASS
# 
# [--- TC2.5: UP Pause/Resume, CKS=2 ---]
#   TCNT before pause = 0x75
# TC2.5-1 PASS: TCNT is almost stable while paused (0x75 -> 0x75, diff=0)
# TC2.5-2 PASS: TCNT changes after resume (0x75 -> 0x80)
# TC2.5: PASS
# 
# [--- TC2.5: UP Pause/Resume, CKS=3 ---]
#   TCNT before pause = 0x8b
# TC2.5-1 PASS: TCNT is almost stable while paused (0x8b -> 0x8b, diff=0)
# TC2.5-2 PASS: TCNT changes after resume (0x8b -> 0x95)
# TC2.5: PASS
# 
# [--- TC2.5: DOWN Pause/Resume, CKS=0 ---]
#   TCNT before pause = 0xe7
# TC2.5-1 PASS: TCNT is almost stable while paused (0xe4 -> 0xe4, diff=0)
# TC2.5-2 PASS: TCNT changes after resume (0xe4 -> 0xd9)
# TC2.5: PASS
# 
# [--- TC2.5: DOWN Pause/Resume, CKS=1 ---]
#   TCNT before pause = 0x7f
# TC2.5-1 PASS: TCNT is almost stable while paused (0x7e -> 0x7e, diff=0)
# TC2.5-2 PASS: TCNT changes after resume (0x7e -> 0x73)
# TC2.5: PASS
# 
# [--- TC2.5: DOWN Pause/Resume, CKS=2 ---]
#   TCNT before pause = 0x84
# TC2.5-1 PASS: TCNT is almost stable while paused (0x84 -> 0x84, diff=0)
# TC2.5-2 PASS: TCNT changes after resume (0x84 -> 0x79)
# TC2.5: PASS
# 
# [--- TC2.5: DOWN Pause/Resume, CKS=3 ---]
#   TCNT before pause = 0x70
# TC2.5-1 PASS: TCNT is almost stable while paused (0x70 -> 0x70, diff=0)
# TC2.5-2 PASS: TCNT changes after resume (0x70 -> 0x66)
# TC2.5: PASS
# 
# [TC2.6] countdw_reset_countup_pclk2
#   Before reset: TCNT = 0x59
#   Reset part PASS: TDR/TCR/TSR back to default
#   Up-count part PASS: OVF flag set (TSR=0x1)
# TC2.6 countdw_reset_countup_pclk2: PASS
# 
# [TC2.7] countup_reset_countdw_pclk2
#   Before reset: TCNT = 0xb6
#   Reset part PASS: TDR/TCR/TSR back to default
#   Down-count part PASS: UDF flag set (TSR=0x2)
# TC2.7 countup_reset_countdw_pclk2: PASS
# 
# [TC2.8] countup_reset_load_countdw_pclk2
#   Reset part PASS: TDR/TCR/TSR back to default
#   Load+Down part PASS: UDF flag set (TSR=0x2)
# TC2.8 countup_reset_load_countdw_pclk2: PASS
# 
# [TC2.9] countdw_reset_load_countdw_pclk2
#   Reset part PASS: TDR/TCR/TSR back to default
#   Load+Down part PASS: UDF flag set (TSR=0x2)
# TC2.9 countdw_reset_load_countdw_pclk2: PASS
# 
# [--- TC2.10: fake_underflow ---]
# TC2.10 PASS: UDF flag NOT set in fake_underflow (TSR=0x0)
# 
# [--- TC2.11: fake_overflow ---]
# TC2.11 PASS: OVF flag NOT set in fake_overflow (TSR=0x0)
# ===== END tb_ip_TIMER, err_cnt = 0 =====
# ** Note: $finish    : tb/tb_ip_TIMER.sv(195)
#    Time: 96395 ns  Iteration: 0  Instance: /tb_ip_TIMER
# End time: 03:08:39 on Dec 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
