

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>Register Access</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="IDesignSpec">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="Register Access">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="Register Access" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="RegisterAccess"
		  data-hnd-context="57"
		  data-hnd-title="Register Access"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="Customcodeoutput.html">Custom code output</a></li><li><a href="SpecificationCreation.html">Specification Creation</a></li><li><a href="Registers.html">Registers</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="Registers.html" title="Registers" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="Registers.html" title="Registers" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="Bitbyteenabledaddressing.html" title="Bit/byte enabled addressing" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>Register Access</h2>

            <div class="main-content">
                
<p class="rvps2"><span class="rvts14">IDS provides different types of hardware and software accesses for the Register. Thus with IDS a user can use a variety of hardware and software access according to their requirement but with proper and legal combinations.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">All the possible hardware and &nbsp;software access with all the legal combinations and with their explanations are shown below:</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps3">
<table width="100%" cellpadding="1" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px; margin: 0px auto;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts15">Software Access&nbsp;</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 902px;">
   <p class="rvps3"><span class="rvts15">&nbsp; &nbsp; Hardware Access</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps2"><span class="rvts14"><br/></span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps3"><span class="rvts15">ro</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps3"><span class="rvts15">wo</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps3"><span class="rvts15">rw</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts15">ro</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts14">resettable constant, hw readable, sw readable. Default value required.</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps2"><span class="rvts14">&nbsp;hw writable, sw readable.</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">(hw sets value, but does not want to read back)</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts14">hw read-writable, sw readable</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts15">wo</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts14">hw readable, sw writable</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <div class="rvps3">
   <table cellpadding="0" style="border-width: 0px; border-spacing: 0px; margin: 0px auto;">
    <tr style="vertical-align: top;">
     <td style="padding: 0px; vertical-align: top; width: 8px; height: 5px;">
      <p class="rvps3"><span class="rvts412">X&nbsp;</span></p>
     </td>
    </tr>
   </table>
   </div>
   <p class="rvps3"><span class="rvts412">(Illegal Combination)</span></p>
   <p class="rvps3"><span class="rvts412"><br/></span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps141"><span class="rvts14">hw read-writable, sw writable</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts15">w0t</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts14">hw readable, sw write zero to toggle.</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">(the hardware can read only and from the software side whenever zero is written to a register's particular bit then the corresponding register bit is toggled otherwise it remains unaffected)</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps3"><span class="rvts412">X</span></p>
   <p class="rvps3"><span class="rvts412"><br/></span></p>
   <p class="rvps3"><span class="rvts412">(Illegal Combination)</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts14">hw read-writable, sw write zero toggle.</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">(the hardware can read and write to the register bits normally but from the software side whenever zero is written &nbsp;to a register's particular bit then the corresponding register bit is toggled otherwise it remains unaffected)&nbsp;</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts15">w0c</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts14">hw readable, &nbsp;sw write zero to clear.</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">(the hardware can read only and from the software side whenever zero is written to a register's particular bit then corresponding register bits are cleared otherwise it remains unaffected)</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps3"><span class="rvts412">X</span></p>
   <p class="rvps3"><span class="rvts412"><br/></span></p>
   <p class="rvps3"><span class="rvts412">(Illegal Combination)</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts14">hw read-writable, sw write zero to clear.</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">(the hardware can read and write to the register bits normally but from the software side whenever zero is written to a register's particular bit then corresponding register bits are cleared otherwise it remains unaffected)</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts15">ws</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts14">hw readable, sw write to set</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps3"><span class="rvts412">X</span></p>
   <p class="rvps3"><span class="rvts412"><br/></span></p>
   <p class="rvps3"><span class="rvts412">(Illegal Combination)</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts14">hw read-writable, sw write to set</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts15">wc</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts14">hw readable, sw write to clear</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps3"><span class="rvts412">X</span></p>
   <p class="rvps3"><span class="rvts412"><br/></span></p>
   <p class="rvps3"><span class="rvts412">(Illegal Combination)</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts14">hw read-writable, sw write to clear</span></p>
   <p class="rvps2"><a class="rvts23" href="RegisterAccess.html#Waveform">refer here for waveform</a></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts15">wcrs</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts14">hw readable, sw write to clear, sw read to set</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps2"><span class="rvts14">hw writable, sw write to clear, sw read to set</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts14">hw read-writable, sw write to clear, sw read to set</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts15">wrs</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts14">hw readable, sw writable, sw read to set&nbsp;</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps2"><span class="rvts14">hw writable, sw writable, sw read to set&nbsp;</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts14">hw read-writable, sw writable, sw read to set&nbsp;</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts15">wrc</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts14">hw readable, sw writable, sw read to clear</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps2"><span class="rvts14">hw writable, sw writable, sw read to clear</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts14">hw read-writable, sw writable, sw read to clear</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts15">w0crs</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts14">hw readable, sw write zero to clear, sw read to set</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps2"><span class="rvts14">hw writable, sw write zero to clear, sw read to set</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts14">hw read-writable, sw write zero to clear, sw read to set</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts15">w0src</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts14">hw readable, sw write zero to set, sw read to clear</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps2"><span class="rvts14">hw writable, sw write to set, sw read to clear</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts14">hw read-writable, sw write to set, sw read to clear</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts15">w1src</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts14">hw readable, sw write one to set, &nbsp;sw read to clear</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps2"><span class="rvts14">hw writable, sw write one to set, sw read to clear</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts14">hw read-writable, sw write one to set, sw read to clear</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts15">wsrc</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts14">hw readable, sw write to set, sw read to clear</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps2"><span class="rvts14">hw writable, sw write to set, sw read to clear</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts14">hw read-writable, sw write to set, sw read to clear</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts15">w1crs</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts14">hw readable, sw write one to clear, sw read to set</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps2"><span class="rvts14">hw writable, sw write one to clear, sw read to set</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts14">hw read-writable, sw write one to clear, sw read to set</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts15">w0s</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts14">hw readable, sw write zero to set</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">(the hardware can read and from the software side whenever zero is written to a register's particular bit then corresponding register bits is set otherwise it remains unaffected)</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps3"><span class="rvts412">X</span></p>
   <p class="rvps3"><span class="rvts412"><br/></span></p>
   <p class="rvps3"><span class="rvts412">(Illegal Combination)</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts14">hw read-writable, sw write zero to set.</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">(the hardware can read and write to the register bits normally but from the software side whenever zero is written to a register's particular bit then corresponding register bits is set otherwise it remains unaffected)</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts15">w1s</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts14">hw readable, sw write one to set.</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">(the hardware can read and from the software side whenever one is written to a register's particular bit then corresponding register bits is set otherwise it remains unaffected)</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps3"><span class="rvts412">X</span></p>
   <p class="rvps3"><span class="rvts412"><br/></span></p>
   <p class="rvps3"><span class="rvts412">(Illegal Combination)</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts14">hw read-writable, sw write one to set.</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">(the hardware can read and write to the register bits normally but from the software side whenever one is written to a register's particular bit then corresponding register bits is set otherwise it remains unaffected)</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts15">w1t</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts14">hw readable, sw write one to toggle</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">(the hardware can read and from the software side whenever one is written to a register's particular bit then corresponding register bits is toggled otherwise it remains unaffected)</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps3"><span class="rvts412">X</span></p>
   <p class="rvps3"><span class="rvts412"><br/></span></p>
   <p class="rvps3"><span class="rvts412">(Illegal Combination)</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts14">hw read-writable, sw write one to toggle</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">(the hardware can read and write to the register bits normally but from the software side whenever one is written to a register's particular bit then corresponding register bits is toggled otherwise it remains unaffected)</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts15">w1c</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts14">hw readable, sw write one to clear</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">(the hardware can read and from the software side whenever one is written to a register's particular bit then corresponding register bits is cleared otherwise it remains unaffected)</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps3"><span class="rvts412">X</span></p>
   <p class="rvps3"><span class="rvts412"><br/></span></p>
   <p class="rvps3"><span class="rvts412">(Illegal Combination)</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts14">hw read-writable, sw write one to clear&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">(the hardware can read and write to the register bits normally but from the software side whenever one is written to a register's particular bit then corresponding register bits is cleared otherwise it remains unaffected)</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts15">rw</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts14">hw readable, sw read writable</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps2"><span class="rvts14">hw writable, sw read writable</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts14">hw read-writable, sw read-writable</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts15">r/w0s</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts14">hw readable, sw readable, sw write zero to set</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">(the hardware can read and from the software side,software can read and write. Whenever zero is written to a register's particular bit then corresponding register bits is set to zero otherwise it remains unaffected)&nbsp;</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps2"><span class="rvts14">hw writable, sw readable, sw write zero to set</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">(the hardware can write and from the software side,software can read and write. Whenever zero is written to a register's particular bit then corresponding register bits is set to zero otherwise it remains unaffected)&nbsp;</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts14">hw read-writable, sw readable, sw write zero to set</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">(the hardware can read and write to the register bits normally but from the software side,software can also read and write. Whenever zero is written to a register's particular bit then corresponding register bits is set to zero otherwise it remains unaffected)&nbsp;</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts15">r/w1s</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts14">hw readable, sw readable, sw write one to set</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">(the hardware can read and from the software side, software can read and write. Whenever one is written to a register's particular bit then corresponding register bits is set otherwise it remains unaffected)&nbsp;</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps2"><span class="rvts14">hw writable, sw readable, sw write one to set</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">(the hardware can write and from the software side, software can read and write. Whenever one is written to a register's particular bit then corresponding register bits is set otherwise it remains unaffected)&nbsp;</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts14">hw read-writable, sw readable, sw write one to set</span></p>
   <p class="rvps2"><span class="rvts14">(both hardware can read and write to the register bits normally but from the software side, software can also read and write. Whenever one is written to a register's particular bit then corresponding register bits is set otherwise it remains unaffected)&nbsp;</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts15">r/w1c</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts14">hw readable, sw readable, sw write one to clear</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">(the hardware can read and from the software side,software can read and write. Whenever one is written to a register's particular bit then corresponding register bits is clear otherwise it remains unaffected)&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps2"><span class="rvts14">hw writable, sw readable, sw write one to clear</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">(the hardware can write and from the software side,software can read and write. Whenever one is written to a register's particular bit then corresponding register bits is clear otherwise it remains unaffected)&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts14">hw read-writable, sw readable, sw write one to clear</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">(the hardware can read and write to the register bits normally and from the software side,software can also read and write. Whenever one is written to a register's particular bit then corresponding register bits is clear otherwise it remains unaffected)&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts15">r/w0c</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts14">hw readable, sw readable, sw write zero to clear</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">(the hardware can read and from the software side,software can read and write. Whenever zero is written to a register's particular bit then corresponding register bits is clear otherwise it remains unaffected)&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps2"><span class="rvts14">hw writable, sw readable, sw write zero to clear</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">(the hardware can write and from the software side,software can read and write. Whenever zero is written to a register's particular bit then corresponding register bits is clear otherwise it remains unaffected)&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts14">hw read-writable, sw readable, sw write zero to clear</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">the hardware can read and write to the register bits normally and from the software side,software can also read and write. Whenever zero is written to a register's particular bit then corresponding register bits is clear otherwise it remains unaffected)&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts15">r/wc</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts14">hw readable, sw readable, sw write to clear</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps2"><span class="rvts14">hw writable, sw readable, sw write to clear</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts14">hw read-writable, sw readable, sw write to clear</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts15">r/ws</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts14">hw readable, sw readable, sw write to set</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps2"><span class="rvts14">hw writable, sw readable, sw write to set</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts14">hw read-writable, sw readable, sw write to set</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts15">r/w1t</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts14">hw readable, sw readable, sw write one to toggle</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">(the hardware can read and from the software side,software can read and write. Whenever one is written to a register's particular bit then corresponding register bits is toggled otherwise it remains unaffected)&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps2"><span class="rvts14">hw writable, sw readable, sw write one to toggle</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">(the hardware can write and from the software side,software can read and write. Whenever one is written to a register's particular bit then corresponding register bits is toggled otherwise it remains unaffected)&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts14">hw read-writable, sw readable, sw write one to toggle</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">(the hardware can read and write to the register bits normally and from the software side,software can also read and write. Whenever one is written to a register's particular bit then corresponding register bits is toggled otherwise it remains unaffected)&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts15">r/w0t</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts14">hw readable, sw readable, sw write zero to toggle</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">(the hardware can read and from the software side,software can read and write. Whenever zero is written to a register's particular bit then corresponding register bits is toggled otherwise it remains unaffected)&nbsp;</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps2"><span class="rvts14">hw writable, sw readable, sw write zero to toggle</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">(the hardware can write and from the software side,software can read and write. Whenever zero is written to a register's particular bit then corresponding register bits is toggled otherwise it remains unaffected)&nbsp;</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts14">hw read-writable, sw readable, sw write zero to toggle</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">(the hardware can read and write to the register bits normally and from the software side,software can also read and write. Whenever zero is written to a register's particular bit then corresponding register bits is toggled otherwise it remains unaffected)&nbsp;</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts15">rc</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps3"><span class="rvts412">X</span></p>
   <p class="rvps3"><span class="rvts412"><br/></span></p>
   <p class="rvps3"><span class="rvts412">(Illegal Combination)</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps2"><span class="rvts14">hw writable, sw read to clear</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts14">hw &nbsp;read-writable, sw read to clear</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts15">rs</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps3"><span class="rvts412">X</span></p>
   <p class="rvps3"><span class="rvts412"><br/></span></p>
   <p class="rvps3"><span class="rvts412">(Illegal Combination)</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps2"><span class="rvts14">hw writable, sw read to set</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts14">hw &nbsp;read-writable, sw read to set</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts15">w1</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts205">hw readable, sw write to 1</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps2"><span class="rvts205">hw </span><span class="rvts14">writable</span><span class="rvts205">, sw write to 1</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts14">hw &nbsp;read-writable, </span><span class="rvts205">sw write to 1</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts15">wo1</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts205">hw readable, sw is written only once</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <div class="rvps3">
   <table cellpadding="0" style="border-width: 0px; border-spacing: 0px; margin: 0px auto;">
    <tr style="vertical-align: top;">
     <td style="padding: 0px; vertical-align: top; width: 8px; height: 5px;">
      <p class="rvps3"><span class="rvts412">X&nbsp;</span></p>
     </td>
    </tr>
   </table>
   </div>
   <p class="rvps3"><span class="rvts412">(Illegal Combination)</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts14">hw &nbsp;read-writable, </span><span class="rvts205">sw is written only once</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts35">r/wor</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts205">hw readable, sw readable and sw writable by </span><span class="rvts34">Bitwise ORing of current field value and write data</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps2"><span class="rvts205">hw writable, sw readable and sw writable by </span><span class="rvts34">Bitwise ORing of current field value and write data</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts205">hw </span><span class="rvts14">read-writable</span><span class="rvts205">, sw readable and sw writable by </span><span class="rvts34">Bitwise ORing of current field value and write data</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts35">r/wand</span><span class="rvts416">&nbsp;</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts205">hw readable, sw readable and sw writable by </span><span class="rvts34">Bitwise ANDing of current field value and write data</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps2"><span class="rvts205">hw writable, sw readable and sw writable by </span><span class="rvts34">Bitwise ANDing of current field value and write data</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts205">hw </span><span class="rvts14">read-writable</span><span class="rvts205">, sw readable and sw writable by </span><span class="rvts34">Bitwise ANDing of current field value and write data</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts35">wor</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts205">hw readable, sw writable by </span><span class="rvts34">Bitwise ORing of current field value and write data</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps3"><span class="rvts412">X</span></p>
   <p class="rvps3"><span class="rvts412"><br/></span></p>
   <p class="rvps3"><span class="rvts412">(Illegal Combination)</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts205">hw </span><span class="rvts14">read-writable</span><span class="rvts205">, &nbsp;sw writable by </span><span class="rvts34">Bitwise ORing of current field value and write data</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><span class="rvts35">wand</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts205">hw readable, &nbsp;sw writable by </span><span class="rvts34">Bitwise ANDing of current field value and write data</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps3"><span class="rvts412">X</span></p>
   <p class="rvps3"><span class="rvts412"><br/></span></p>
   <p class="rvps3"><span class="rvts412">(Illegal Combination)</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts205">hw </span><span class="rvts14">read-writable</span><span class="rvts205">, &nbsp;sw writable by </span><span class="rvts34">Bitwise ANDing of current field value and write data</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 147px;">
   <p class="rvps3"><a name="r/wo1"></a><span class="rvts35">r/wo1</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 311px;">
   <p class="rvps2"><span class="rvts205">hw readable, sw readable and sw writable only once</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 297px;">
   <p class="rvps2"><span class="rvts205">hw writable, sw readable and sw writable only once</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 280px;">
   <p class="rvps2"><span class="rvts205">hw read-writable, sw readable and sw writable only once</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Note</span><span class="rvts14"> : </span><span class="rvts205">In addition to the above, SW and HW access can be "na" that is  NO ACCESS. This ensures that the SW or HW does not have any access to the register field.</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps2 noindent"><span class="rvts205">By default, HW access for any register is "ro"&nbsp;</span></li>
</ul>
<p class="rvps2"><span class="rvts413"><br/></span></p>
<p class="rvps2"><span class="rvts413">&nbsp;</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps111 noindent"><span class="rvts0"><span class="rvts417">Based on the &nbsp;Hardware and Software Access types various ports and logic are generated as shown below:</span></span></li>
</ul>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<h3 class="rvps105"><span class="rvts0"><span class="rvts293">1. Hardware Access</span></span><span class="rvts0"><span class="rvts273">&nbsp;</span></span></h3>
<p class="rvps2"><span class="rvts14">The various ports and logic that are created for the Verilog and VHDL output are as follows:</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="1" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 107px;">
   <p class="rvps3"><span class="rvts15">HW Access</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 462px;">
   <p class="rvps3"><span class="rvts15">Verilog</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 474px;">
   <p class="rvps3"><span class="rvts15">VHDL (alt 1)</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 107px;">
   <p class="rvps3"><span class="rvts14">ro</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 462px;">
   <p class="rvps2"><span class="rvts15">Ports :</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">&lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt;_r</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts15">RTL :</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">&nbsp;if (!reset_l )</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">&lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt;_q = &lt;reg&gt;_&lt;field&gt;_&lt;default&gt;;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">assign &lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt;_r =</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt;_q;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 474px;">
   <p class="rvps2"><span class="rvts15">Ports :</span></p>
   <p class="rvps2"><span class="rvts15"><br/></span></p>
   <p class="rvps2"><span class="rvts14">type &lt;blockname&gt;_outrec is record</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp;&lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt;:std_logic_vector(&lt;data_bits&gt;);</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; end record;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts15">RTL :</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">&nbsp;if &nbsp;reset_l = '0' then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">q_&lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt;&lt;= &lt;default&gt;_&lt;regname&gt;_&lt;field&gt;;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">reg_out.&lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt;&lt;=</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;q_&lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt;</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 107px;">
   <p class="rvps3"><span class="rvts14">wo</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 462px;">
   <p class="rvps2"><span class="rvts15">Ports :</span></p>
   <p class="rvps2"><span class="rvts351"><br/></span></p>
   <p class="rvps2"><span class="rvts14">&lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt;_in</span></p>
   <p class="rvps2"><span class="rvts14">&lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt;_in_enb</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts6"><br/></span></p>
   <p class="rvps2"><span class="rvts6"><br/></span></p>
   <p class="rvps2"><span class="rvts6"><br/></span></p>
   <p class="rvps2"><span class="rvts6"><br/></span></p>
   <p class="rvps2"><span class="rvts6"><br/></span></p>
   <p class="rvps2"><span class="rvts15">RTL :</span></p>
   <p class="rvps2"><span class="rvts15"><br/></span></p>
   <p class="rvps2"><span class="rvts14">if (!reset_l )</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">&lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt;_q&lt;= &lt;reg&gt;_&lt;field&gt;_&lt;default&gt;;</span></p>
   <p class="rvps2"><span class="rvts351"><br/></span></p>
   <p class="rvps2"><span class="rvts14">&nbsp;if (&lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt;_in_enb)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp;&lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt;_q &nbsp;&lt;= &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt;_in;</span></p>
   <p class="rvps2"><span class="rvts351"><br/></span></p>
   <p class="rvps2"><span class="rvts351"><br/></span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 474px;">
   <p class="rvps2"><span class="rvts15">Ports :</span></p>
   <p class="rvps2"><span class="rvts351"><br/></span></p>
   <p class="rvps2"><span class="rvts14">type &lt;blockname&gt;_inrec is record</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp;&lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt;:std_logic_vector(&lt;data_bits&gt;);</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp;end record;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">type &lt;blockname&gt;_enb_inrec is record</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp;&lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt;:std_logic_vector(&lt;data_bits&gt;);</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp;end record;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts15">RTL :</span></p>
   <p class="rvps2"><span class="rvts15"><br/></span></p>
   <p class="rvps2"><span class="rvts14">if &nbsp;reset_l = '0' then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">q_&lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt;&lt;= &lt;default&gt;_&lt;regname&gt;_&lt;field&gt;;</span></p>
   <p class="rvps2"><span class="rvts351"><br/></span></p>
   <p class="rvps2"><span class="rvts14">if &nbsp;(reg_in_enb.&lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt; = '1') then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; q_&lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt; &nbsp;&lt;= &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;reg_in.&lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt;;</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 107px;">
   <p class="rvps3"><span class="rvts14">rw</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 462px;">
   <p class="rvps2"><span class="rvts15">Ports :</span></p>
   <p class="rvps2"><span class="rvts15"><br/></span></p>
   <p class="rvps2"><span class="rvts14">&lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt;_in</span></p>
   <p class="rvps2"><span class="rvts14">&lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt;_in_enb</span></p>
   <p class="rvps2"><span class="rvts14">&lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt;_r</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts15">RTL :</span></p>
   <p class="rvps2"><span class="rvts15"><br/></span></p>
   <p class="rvps2"><span class="rvts14">&nbsp;if (!reset_l )</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">&lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt;_q&lt;= &lt;reg&gt;_&lt;field&gt;_&lt;default&gt;;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">&nbsp;if (&lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt;_in_enb)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">&lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt;_q&lt;=&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt;_in;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">assign &lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt;_r&lt;=&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt;_q;</span></p>
   <p class="rvps2"><span class="rvts15"><br/></span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 474px;">
   <p class="rvps2"><span class="rvts15">Ports :</span></p>
   <p class="rvps2"><span class="rvts15"><br/></span></p>
   <p class="rvps2"><span class="rvts14">type &lt;blockname&gt;_inrec is record</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp;&lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt;:std_logic_vector(&lt;data_bits&gt;);</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp;end record;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">type &lt;blockname&gt;_enb_inrec is record</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp;&lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt;:std_logic_vector(&lt;data_bits&gt;);</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp;end record;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">type &lt;blockname&gt;_outrec is record</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp;&lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt;:std_logic_vector(&lt;data_bits&gt;);</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; end record;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts15">RTL :</span></p>
   <p class="rvps2"><span class="rvts15"><br/></span></p>
   <p class="rvps2"><span class="rvts14">if &nbsp;reset_l = '0' then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">q_&lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt;&lt;= &lt;default&gt;_&lt;regname&gt;_&lt;field&gt;;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">if &nbsp;(reg_in_enb.&lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt; = '1') then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">q_&lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt; &lt;= &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg_in.&lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt;;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">reg_out.&lt;reggroup&gt;_&lt;regname&gt;_&lt;field&gt;&lt;=</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;q_&lt;reggroup&gt;_&lt;regname&gt;_&lt;field</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<h3 class="rvps105"><span class="rvts0"><span class="rvts293">2. Software Access</span></span><span class="rvts0"><span class="rvts273">&nbsp;</span></span></h3>
<p class="rvps2"><span class="rvts14">The various ports and logic that are created for the Verilog and VHDL output are as follows:</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="1" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px;">
   <p class="rvps3"><span class="rvts15">Software Access</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px;">
   <p class="rvps3"><span class="rvts15">Verilog</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px;">
   <p class="rvps3"><span class="rvts15">VHDL</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px;">
   <p class="rvps3"><span class="rvts14">ro</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px;">
   <p class="rvps2"><span class="rvts14">if (!reset_l )</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q&lt;= &lt;reg&gt;_&lt;field&gt;_&lt;default&gt;;</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px;">
   <p class="rvps2"><span class="rvts14">if &nbsp;reset_l = '0' then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; q_&lt;regname&gt;_&lt;field&gt;&lt;= &lt;default&gt;_&lt;regname&gt;_&lt;field&gt;;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px;">
   <p class="rvps3"><span class="rvts14">wo</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px;">
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_wr_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q&lt;=&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;(wr_data[&lt;data_bits&gt;] &amp; reg_enb[&lt;data_bits&gt;]) |</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; (&lt;regname&gt;_&lt;field&gt;_q &amp; (~reg_enb[&lt;data_bits&gt;]));</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts15">Example :</span></p>
   <p class="rvps2"><span class="rvts14">if (attendence_wr_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; attendence_F1_q&lt;= (wr_data[7:0] &amp; reg_enb[7:0]) |</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; (attendence_F1_q &amp; (~reg_enb[7:0]));</span></p>
   <p class="rvps2"><span class="rvts15"><br/></span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px;">
   <p class="rvps2"><span class="rvts14">if (wr_valid_&lt;regname&gt;= '1') &nbsp;then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; q_&lt;regname&gt;_&lt;field&gt;&lt;= wr_data(&lt;data_bits&gt;);</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts15"><br/></span></p>
   <p class="rvps2"><span class="rvts15"><br/></span></p>
   <p class="rvps2"><span class="rvts15"><br/></span></p>
   <p class="rvps2"><span class="rvts15">Example :</span></p>
   <p class="rvps2"><span class="rvts14">if (wr_valid_attendence)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; q_attendence_F1&lt;= wr_data(7 downto 0);</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px;">
   <p class="rvps3"><span class="rvts14">rw</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px;">
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_wr_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q&lt;=&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; (wr_data[&lt;data_bits&gt;] &amp; reg_enb[&lt;data_bits&gt;] ) |</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;(&lt;regname&gt;_&lt;field&gt;_q &amp;(~reg_enb[&lt;data_bits&gt;]));</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px;">
   <p class="rvps2"><span class="rvts14">if (wr_valid_&lt;regname&gt;= '1') &nbsp;then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; q_&lt;regname&gt;_&lt;field&gt; &lt;= wr_data(&lt;data_bits&gt;);</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px;">
   <p class="rvps3"><span class="rvts14">r/w1c</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px;">
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_wr_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q&lt;=&lt;regname&gt;_&lt;field&gt;_q &amp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;((~wr_data[&lt;data_bits&gt;]) &amp; reg_enb[&lt;data_bits&gt;]);</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px;">
   <p class="rvps2"><span class="rvts14">if (wr_valid_&lt;regname&gt;= '1') &nbsp;then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; q_&lt;regname&gt;_&lt;field&gt; &lt;= &nbsp;(q_&lt;regname&gt;_&lt;field&gt;) and&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; not(wr_data(&lt;data_bits&gt;)); &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px;">
   <p class="rvps3"><span class="rvts14">r/wc</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px;">
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_wr_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q&lt;=&lt;regname&gt;_&lt;field&gt;_q &amp;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; (~reg_enb[data_bits] );</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts15">Example :</span></p>
   <p class="rvps2"><span class="rvts14">if (attendence_wr_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; attendence_F1_q&lt;= attendence_F1_q &amp; (~reg_enb[7:0]);</span></p>
   <p class="rvps2"><span class="rvts15"><br/></span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px;">
   <p class="rvps2"><span class="rvts14">if &nbsp;(wr_valid_&lt;regname&gt;= '1') then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp;q_&lt;regname&gt;_&lt;field&gt;&lt;=( others=&gt;'0' );&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts15">Example :</span></p>
   <p class="rvps2"><span class="rvts14">if (wr_valid_attendence='1')</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; q_attendence_F1&lt;= ( others=&gt;'0' );&nbsp;</span></p>
   <p class="rvps2"><span class="rvts15"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px;">
   <p class="rvps3"><span class="rvts14">r/w1t</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px;">
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_wr_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q&lt;=&lt;regname&gt;_&lt;field&gt;_q ^ &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; (wr_data[&lt;data_bits&gt;] &amp; reg_enb[&lt;data_bits&gt;]); &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts15">Example :</span></p>
   <p class="rvps2"><span class="rvts14">if (attendence_wr_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; attendence_F1_q&lt;=attendence_F1_q ^&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; (wr_data[7:0] &amp; reg_enb[7:0]); &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px;">
   <p class="rvps2"><span class="rvts14">if (wr_valid_&lt;regname&gt;= '1') &nbsp;then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; q_&lt;regname&gt;_&lt;field&gt;&lt;= &nbsp;(q_&lt;regname&gt;_&lt;field&gt;) xor</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; wr_data(&lt;data_bits&gt;);</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts15">Example :</span></p>
   <p class="rvps2"><span class="rvts14">if (wr_valid_attendence='1')</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp;q_attendence_F1&lt;=q_attendence_F1 xor wr_data[7 downto 0];</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px;">
   <p class="rvps3"><span class="rvts14">rc</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px;">
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_rd_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q&lt;= &lt;no. of bits&gt;'b&lt;zeros equal to the</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; number of bits&gt;;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts15">Example :</span></p>
   <p class="rvps2"><span class="rvts14">if (attendence_rd_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; attendence_F1_q&lt;= 8'b00000000;&nbsp;</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px;">
   <p class="rvps2"><span class="rvts14">if &nbsp;(rd_valid_&lt;regname&gt;= '1') then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; q_&lt;regname&gt;_&lt;field&gt; &lt;= (others =&gt; '0');</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts15">Example :</span></p>
   <p class="rvps2"><span class="rvts14">if (rd_valid_attendence='1')</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; q_attendence_F1&lt;= (others =&gt; '0');</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px;">
   <p class="rvps3"><span class="rvts14">rs</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px;">
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_rd_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q&lt;= &lt;no. of bits&gt;'b&lt;one's equal to the</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;number of bits&gt;;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts15">Example :</span></p>
   <p class="rvps2"><span class="rvts14">if (attendence_rd_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; attendence_F1_q&lt;= 8'b11111111;&nbsp;</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px;">
   <p class="rvps2"><span class="rvts14">if &nbsp;(rd_valid_&lt;regname&gt;= '1') then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; q_&lt;regname&gt;_&lt;field&gt;&lt;=(others =&gt; '1');</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts15">Example :</span></p>
   <p class="rvps2"><span class="rvts14">if (rd_valid_attendence = '1')</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; q_attendence_F1&lt;= (others =&gt; '1');</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px;">
   <p class="rvps3"><span class="rvts14">wrs</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px;">
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_wr_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q &lt;=&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;( wr_data[&lt;data_bits&gt;] &amp; reg_enb[&lt;data_bits&gt;] ) |</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;(&lt;regname&gt;_&lt;field&gt;_q &amp; (~reg_enb[&lt;data_bits&gt;]));</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_rd_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q&lt;= &lt;no. of bits&gt;'b&lt;one's equal to the</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;number of bits&gt;;</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px;">
   <p class="rvps2"><span class="rvts14">if (wr_valid_&lt;regname&gt;= '1') &nbsp;then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; q_&lt;regname&gt;_&lt;field&gt;&lt;= wr_data(&lt;data_bits&gt;);</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">if (rd_valid_&lt;regname&gt;= '1') &nbsp;then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; q_&lt;regname&gt;_&lt;field&gt; &lt;= ( others =&gt; '1' ); &nbsp;&nbsp;</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px;">
   <p class="rvps3"><span class="rvts14">wrc</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px;">
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_wr_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q &lt;=&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;( wr_data[&lt;data_bits&gt;] &amp; reg_enb[&lt;data_bits&gt;] ) |</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;(&lt;regname&gt;_&lt;field&gt;_q &amp; (~reg_enb[&lt;data_bits&gt;]));</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_rd_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q&lt;= &lt;no. of bits&gt;'b&lt;zeros equal to the</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; number of bits&gt;;</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px;">
   <p class="rvps2"><span class="rvts14">if (wr_valid_&lt;regname&gt;= '1') &nbsp;then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp;q_&lt;regname&gt;_&lt;field&gt;&lt;= wr_data(&lt;data_bits&gt;);</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">if (rd_valid_&lt;regname&gt;= '1') &nbsp;then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; q_&lt;regname&gt;_&lt;field&gt;&lt;=( others=&gt;'0' ); &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px;">
   <p class="rvps3"><span class="rvts14">wc</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px;">
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_wr_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q&lt;= &lt;regname&gt;_&lt;field&gt;_q &amp;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;(~reg_enb[&lt;data_bits&gt;]);</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px;">
   <p class="rvps2"><span class="rvts14">if (wr_valid_&lt;regname&gt;= '1') &nbsp;then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; q_&lt;regname&gt;_&lt;field&gt; &lt;= ( others =&gt; '0' );</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px;">
   <p class="rvps3"><span class="rvts14">ws</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px;">
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_wr_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q&lt;= &lt;regname&gt;_&lt;field&gt;_q |</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;reg_enb[&lt;data_bits&gt;];</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px;">
   <p class="rvps2"><span class="rvts14">if (wr_valid_&lt;regname&gt;= '1') &nbsp;then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; q_&lt;regname&gt;_&lt;field&gt; &lt;= ( others =&gt; '1' );</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px;">
   <p class="rvps3"><span class="rvts14">wsrc</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px;">
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_wr_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q&lt;= &lt;regname&gt;_&lt;field&gt;_q |</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;reg_enb[&lt;data_bits&gt;];</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_rd_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q&lt;= &lt;no. of bits&gt;'b&lt;zeros equal to the</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;number of bits&gt;;</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px;">
   <p class="rvps2"><span class="rvts14">if (wr_valid_&lt;regname&gt;= '1') &nbsp;then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; q_&lt;regname&gt;_&lt;field&gt; &lt;= ( others =&gt; '1' );</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">if (rd_valid_&lt;regname&gt;= '1') &nbsp;then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; q_&lt;regname&gt;_&lt;field&gt; &lt;= ( others =&gt; '0' );</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px;">
   <p class="rvps3"><span class="rvts14">wcrs</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px;">
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_wr_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q&lt;= &lt;regname&gt;_&lt;field&gt;_q &amp;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;(~reg_enb[&lt;data_bits&gt;]);</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_rd_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q&lt;= &lt;no. of bits&gt;'b&lt;ones equal to the</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;number of bits&gt;;</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px;">
   <p class="rvps2"><span class="rvts14">if (wr_valid_&lt;regname&gt;= '1') &nbsp;then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; q_&lt;regname&gt;_&lt;field&gt; &lt;= ( others =&gt; '0' );</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">if (rd_valid_&lt;regname&gt;= '1') &nbsp;then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; q_&lt;regname&gt;_&lt;field&gt; &lt;= ( others =&gt; '1' );</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px;">
   <p class="rvps3"><span class="rvts14">w1c</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px;">
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_wr_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q&lt;=&lt;regname&gt;_&lt;field&gt;_q &amp;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; ( ~wr_data[&lt;data_bits&gt;] &amp; reg_enb[data_bits] );</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px;">
   <p class="rvps2"><span class="rvts14">if (wr_valid_&lt;regname&gt;= '1') &nbsp;then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; q_&lt;regname&gt;_&lt;field&gt;&lt;=q_&lt;regname&gt;_&lt;field&gt; and &nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;(not(wr_data[&lt;data_bits&gt;])) ;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px;">
   <p class="rvps3"><span class="rvts14">w1s</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px;">
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_wr_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q&lt;=&lt;regname&gt;_&lt;field&gt;_q | &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; (wr_data[&lt;data_bits&gt;] &amp; reg_enb[&lt;data_bits&gt;]);</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px;">
   <p class="rvps2"><span class="rvts14">if (wr_valid_&lt;regname&gt;= '1') &nbsp;then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; q_&lt;regname&gt;_&lt;field&gt;&lt;=q_&lt;regname&gt;_&lt;field&gt; or</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; (wr_data[&lt;data_bits&gt;]) ; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px;">
   <p class="rvps3"><span class="rvts14">w1t</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px;">
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_wr_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q&lt;=&lt;regname&gt;_&lt;field&gt;_q ^ &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;(wr_data[&lt;data_bits&gt;] &amp; reg_enb[&lt;data_bits&gt;]);</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px;">
   <p class="rvps2"><span class="rvts14">if (wr_valid_&lt;regname&gt;= '1') &nbsp;then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; q_&lt;regname&gt;_&lt;field&gt;&lt;=q_&lt;regname&gt;_&lt;field&gt; xor</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; (wr_data[&lt;data_bits&gt;]) ;</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px;">
   <p class="rvps3"><span class="rvts14">w0c</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px;">
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_wr_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q&lt;=&lt;regname&gt;_&lt;field&gt;_q &amp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;(~(~wr_data[&lt;data_bits&gt;] &amp; reg_enb[&lt;data_bits&gt;] ));</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px;">
   <p class="rvps2"><span class="rvts14">if (wr_valid_&lt;regname&gt;= '1') &nbsp;then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; q_&lt;regname&gt;_&lt;field&gt;&lt;=q_&lt;regname&gt;_&lt;field&gt; and &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; (wr_data[&lt;data_bits&gt;]) ;</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px;">
   <p class="rvps3"><span class="rvts14">w1src</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px;">
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_wr_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q&lt;=&lt;regname&gt;_&lt;field&gt;_q |</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; ( wr_data[&lt;data_bits&gt;] &amp; reg_enb[data_bits] );</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_rd_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q&lt;= &lt;no. of bits&gt;'b&lt;zeros equal to the</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;number of bits&gt;;</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px;">
   <p class="rvps2"><span class="rvts14">if (wr_valid_&lt;regname&gt;= '1') &nbsp;then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; q_&lt;regname&gt;_&lt;field&gt;&lt;=q_&lt;regname&gt;_&lt;field&gt; or</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; (wr_data[&lt;data_bits&gt;]) ;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">if (rd_valid_&lt;regname&gt;= '1') &nbsp;then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; q_&lt;regname&gt;_&lt;field&gt; &lt;= ( others =&gt; '0' );</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px;">
   <p class="rvps3"><span class="rvts14">w1crs</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px;">
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_wr_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q&lt;=&lt;regname&gt;_&lt;field&gt;_q &amp;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; ( ~wr_data[&lt;data_bits&gt;] &amp; reg_enb[data_bits] );</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_rd_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q&lt;= &lt;no. of bits&gt;'b&lt;ones equal to the</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; number of bits&gt;;</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px;">
   <p class="rvps2"><span class="rvts14">if (wr_valid_&lt;regname&gt;= '1') &nbsp;then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; q_&lt;regname&gt;_&lt;field&gt;&lt;=q_&lt;regname&gt;_&lt;field&gt; and</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;(not(wr_data[&lt;data_bits&gt;])) ;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">if (rd_valid_&lt;regname&gt;= '1') &nbsp;then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp;q_&lt;regname&gt;_&lt;field&gt; &lt;= ( others =&gt; '1' );</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px;">
   <p class="rvps3"><span class="rvts14">w0src</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px;">
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_wr_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q&lt;=&lt;regname&gt;_&lt;field&gt;_q | &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; ((~wr_data[&lt;data_bits&gt;]) &amp; reg_enb[&lt;data_bits&gt;]);</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_rd_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q&lt;= &lt;no. of bits&gt;'b&lt;zeros equal to the</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; number of bits&gt;;</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px;">
   <p class="rvps2"><span class="rvts14">if (wr_valid_&lt;regname&gt;= '1') &nbsp;then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; q_&lt;regname&gt;_&lt;field&gt;&lt;=q_&lt;regname&gt;_&lt;field&gt; or</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; (not(wr_data[&lt;data_bits&gt;])) ;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">if (rd_valid_&lt;regname&gt;= '1') &nbsp;then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; q_&lt;regname&gt;_&lt;field&gt; &lt;= ( others =&gt; '0' );</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px;">
   <p class="rvps3"><span class="rvts14">w0crs</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px;">
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_wr_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q&lt;=&lt;regname&gt;_&lt;field&gt;_q &amp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;(~(~wr_data[&lt;data_bits&gt;] &amp; reg_enb[&lt;data_bits&gt;] ));</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_rd_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q&lt;= &lt;no. of bits&gt;'b&lt;ones equal to the</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; number of bits&gt;;</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px;">
   <p class="rvps2"><span class="rvts14">if (wr_valid_&lt;regname&gt;= '1') &nbsp;then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; q_&lt;regname&gt;_&lt;field&gt;&lt;=q_&lt;regname&gt;_&lt;field&gt; and</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; wr_data[&lt;data_bits&gt;] ;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">if (rd_valid_&lt;regname&gt;= '1') &nbsp;then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; q_&lt;regname&gt;_&lt;field&gt; &lt;= ( others =&gt; '1' );</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px;">
   <p class="rvps3"><span class="rvts14">r/w0t</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px;">
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_wr_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q&lt;=&lt;regname&gt;_&lt;field&gt;_q ^ &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;(~wr_data[&lt;data_bits&gt;] &amp; reg_enb[&lt;data_bits&gt;]);</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px;">
   <p class="rvps2"><span class="rvts14">if (wr_valid_&lt;regname&gt;= '1') &nbsp;then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; q_&lt;regname&gt;_&lt;field&gt;&lt;=q_&lt;regname&gt;_&lt;field&gt; xor</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; (not(wr_data[&lt;data_bits&gt;])) ;</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px; height: 53px;">
   <p class="rvps3"><span class="rvts14">r/w0c</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px; height: 53px;">
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_wr_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q&lt;=&lt;regname&gt;_&lt;field&gt;_q &amp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;(~(~wr_data[&lt;data_bits&gt;]) &amp; reg_enb[&lt;data_bits&gt;]);</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px; height: 53px;">
   <p class="rvps2"><span class="rvts14">if (wr_valid_&lt;regname&gt;= '1') &nbsp;then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; q_&lt;regname&gt;_&lt;field&gt;&lt;=q_&lt;regname&gt;_&lt;field&gt; and</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;(wr_data[&lt;data_bits&gt;]) ; &nbsp; &nbsp;</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px;">
   <p class="rvps3"><span class="rvts14">w0s</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px;">
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_wr_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q&lt;=&lt;regname&gt;_&lt;field&gt;_q | &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;((~wr_data[&lt;data_bits&gt;]) &amp; reg_enb[&lt;data_bits&gt;]);</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px;">
   <p class="rvps2"><span class="rvts14">if (wr_valid_&lt;regname&gt;= '1') &nbsp;then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; q_&lt;regname&gt;_&lt;field&gt;&lt;=q_&lt;regname&gt;_&lt;field&gt; or</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; (not(wr_data[&lt;data_bits&gt;])) ;</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px;">
   <p class="rvps3"><span class="rvts14">r/ws</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px;">
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_rd_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q&lt;=&lt;regname&gt;_&lt;field&gt;_q |&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;reg_enb[&lt;data_bits&gt;];</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px;">
   <p class="rvps2"><span class="rvts14">if (wr_valid_&lt;regname&gt;= '1') &nbsp;then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; q_&lt;regname&gt;_&lt;field&gt; &lt;= (others =&gt; '1');</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px;">
   <p class="rvps3"><span class="rvts14">r/w1s</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px;">
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_wr_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &lt;regname&gt;_&lt;field&gt;_q&lt;=&lt;regname&gt;_&lt;field&gt;_q | &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; (wr_data[&lt;data_bits&gt;] &amp; reg_enb[&lt;data_bits&gt;]);</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px;">
   <p class="rvps2"><span class="rvts14">if (wr_valid_&lt;regname&gt;= '1') &nbsp;then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; q_&lt;regname&gt;_&lt;field&gt;&lt;=q_&lt;regname&gt;_&lt;field&gt; or</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; (wr_data[&lt;data_bits&gt;]) ;</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px;">
   <p class="rvps3"><span class="rvts14">w0t</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px;">
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_wr_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps152"><span class="rvts14">&lt;regname&gt;_&lt;field&gt;_q&lt;=&lt;regname&gt;_&lt;field&gt;_q ^ &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; ((~wr_data[&lt;data_bits&gt;]) &amp; reg_enb[&lt;data_bits&gt;]);</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px;">
   <p class="rvps2"><span class="rvts14">if (wr_valid_&lt;regname&gt;= '1') &nbsp;then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">q_&lt;regname&gt;_&lt;field&gt;&lt;=q_&lt;regname&gt;_&lt;field&gt; xor</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; (not(wr_data[&lt;data_bits&gt;])) ;</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px;">
   <p class="rvps3"><span class="rvts14">r/w0s</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px;">
   <p class="rvps2"><span class="rvts14">if (&lt;regname&gt;_wr_valid)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">&lt;regname&gt;_&lt;field&gt;_q &lt;= &lt;regname&gt;_&lt;field&gt;_q | ( ~wr_data[&lt;data_bits&gt;] &amp; reg_enb[&lt;data_bits&gt;] );</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px;">
   <p class="rvps2"><span class="rvts14">if (wr_valid_&lt;regname&gt;='1') then</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">q_&lt;regname&gt;_&lt;field&gt; &lt;= q_&lt;regname&gt;_&lt;field&gt; or ( not(wr_data[&lt;data_bits&gt;]) and reg_enb[&lt;data_bits&gt;] );</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px; height: 68px;">
   <p class="rvps3"><a name="megvii"></a><span class="rvts34">r/wor&nbsp;</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px; height: 68px;">
   <p class="rvps2"><span class="rvts34">if (Read_Write_wr_valid)&nbsp;</span></p>
   <p class="rvps2"><span class="rvts34">&nbsp;Read_Write_Fld1_q &lt;= ((Read_Write_Fld1_q | wr_data [31: 0]) &amp; reg_enb[31 : 0] ) | (Read_Write_Fld1_q &amp; (~reg_enb[31 : 0]));&nbsp;</span><span class="rvts128"> &nbsp;</span></p>
   <p class="rvps2"><span class="rvts62">// wr_data ORed with Current Value</span></p>
   <p class="rvps2"><span class="rvts6"><br/></span></p>
   <p class="rvps2"><span class="rvts128">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts6"><br/></span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px; height: 68px;">
   <p class="rvps2"><span class="rvts14"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px;">
   <p class="rvps3"><span class="rvts34">r/wand&nbsp;</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px;">
   <p class="rvps2"><span class="rvts34">if (Read_Write_wr_valid)</span></p>
   <p class="rvps2"><span class="rvts34">Read_Write_Fld1_q &lt;= ((Read_Write_Fld1_q &amp; wr_data[31 : 0]) &amp; reg_enb[31 : 0] ) | (Read_Write_Fld1_q &amp; ( ~(reg_enb[31 : 0])));</span></p>
   <p class="rvps2"><span class="rvts128">&nbsp;</span><span class="rvts62">// wr_data ANDed with Current Value</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px;">
   <p class="rvps2"><span class="rvts14"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px;">
   <p class="rvps3"><span class="rvts34">wor&nbsp;</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px;">
   <p class="rvps2"><span class="rvts34">if (Read_Write_wr_valid)&nbsp;</span></p>
   <p class="rvps2"><span class="rvts34">&nbsp;Read_Write_Fld1_q &lt;= ((Read_Write_Fld1_q |wr_data [31: 0] ) &amp; reg_enb[31 : 0] ) | (Read_Write_Fld1_q &amp; (~reg_enb[31 : 0]));&nbsp;</span><span class="rvts128"> &nbsp;</span></p>
   <p class="rvps2"><span class="rvts62">// wr_data ORed with Current Value</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px;">
   <p class="rvps2"><span class="rvts14"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px;">
   <p class="rvps3"><span class="rvts34">wand&nbsp;</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px;">
   <p class="rvps2"><span class="rvts34">if (Read_Write_wr_valid)</span></p>
   <p class="rvps2"><span class="rvts34">Read_Write_Fld1_q &lt;= ((Read_Write_Fld1_q &amp; wr_data[31 : 0]) &amp; reg_enb[31 : 0] ) | (Read_Write_Fld1_q &amp; ( ~(reg_enb[31 : 0])));</span></p>
   <p class="rvps2"><span class="rvts128">&nbsp;</span><span class="rvts62">// wr_data ANDed with Current Value</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px;">
   <p class="rvps2"><span class="rvts14"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 143px;">
   <p class="rvps3"><span class="rvts34">r/wo1</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 449px;">
   <p class="rvps156"><span class="rvts14">if (!Reg1_F1_q_flag &amp;&amp; Reg1_wr_valid) &nbsp; // F1 : SW</span></p>
   <p class="rvps156"><span class="rvts14">&nbsp; &nbsp;begin</span></p>
   <p class="rvps156"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp;Reg1_F1_q &lt;= &nbsp;(wr_data[31 : 0] &amp; reg_enb[31 : 0]) | (Reg1_F1_q &amp; ( ~ reg_enb[31 : 0]));</span></p>
   <p class="rvps156"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts379">Reg1_F1_q_flag &lt;= 1'b1;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts6"><br/></span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 440px;">
   <p class="rvps2"><span class="rvts14"><br/></span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><a name="Waveform"></a><span class="rvts16">Waveforms:</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps2"><img alt="" style="padding : 1px;" src="lib/NewItem2619.png"></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><span class="rvts15">Fig1. SW =WC &amp; HW=RW</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts260">Diagram:</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 986px; height : 615px; padding : 1px;" src="lib/NewItem2625.png"></p>
<p class="rvps3"><span class="rvts15">Figure 2. SW =WC &amp; HW=RW</span></p>
<p class="rvps2"><span class="rvts198"><br/></span></p>
<p class="rvps2"><span class="rvts198">Custom Field Accesses in UVM RAL</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts34">IDS also supports SW accesses R/WOr, R/WAnd, WOr, WAnd for bitwise OR and bitwise AND operation on the current field value and the write data.</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps12 noindent"><span class="rvts34">R/WOr - R: Read, W: Bitwise OR of current field value and write data.</span></li>
 <li class="rvps12 noindent"><span class="rvts34">R/WAnd - R: Read, W: Bitwise AND of current field value and write data.</span></li>
 <li class="rvps12 noindent"><span class="rvts34">WOr - W: Bitwise OR of current field value and write data.</span></li>
 <li class="rvps12 noindent"><span class="rvts34">WAnd - W: Bitwise AND of current field value and write data.</span></li>
</ul>
<p class="rvps12"><span class="rvts20"><br/></span></p>
<p class="rvps12"><span class="rvts171">Sample Register Specification(IDS-Word):</span></p>
<p class="rvps12"><span class="rvts162"><br/></span></p>
<p class="rvps12"><span class="rvts14">// Custom Accesses with Alias Registers</span></p>
<p class="rvps12"><span class="rvts414"><br/></span></p>
<p class="rvps143"><img alt="" style="padding : 1px;" src="lib/NewItem3026.png"></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps12"><span class="rvts14">// Custom Accesses with Normal Registers</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps143"><img alt="" style="padding : 1px;" src="lib/NewItem3027.png"></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps143"><span class="rvts14"><br/></span></p>
<p class="rvps12"><span class="rvts16">Updated UVM Code Snippets:</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps12"><span class="rvts15">Extended field class to support new custom Access:</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps12"><span class="rvts356">class agni_custom_access_reg_field extends uvm_reg_field;</span></p>
<p class="rvps12"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">`uvm_object_utils(agni_custom_access_reg_field)</span></p>
<p class="rvps12"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">function new(string name = "agni_custom_access_reg_field");</span></p>
<p class="rvps12"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">super.new(name);</span></p>
<p class="rvps12"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">void'(define_access("RWOR"));</span></p>
<p class="rvps12"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">void'(define_access("RWAND"));</span></p>
<p class="rvps12"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">void'(define_access("WOR"));</span></p>
<p class="rvps12"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">void'(define_access("WAND"));</span></p>
<p class="rvps12"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">endfunction &nbsp;</span></p>
<p class="rvps12"><span class="rvts356">endclass</span></p>
<p class="rvps12"><span class="rvts356"><br/></span></p>
<p class="rvps12"><span class="rvts19"><br/></span></p>
<p class="rvps12"><span class="rvts20">Callback to support new custom Access:</span></p>
<p class="rvps12"><span class="rvts20"><br/></span></p>
<p class="rvps12"><span class="rvts370">class agni_custom_access_cb extends uvm_reg_cbs;</span></p>
<p class="rvps149"><span class="rvts370">.</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"></span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">virtual function void post_predict(input uvm_reg_field &nbsp;fld, .);</span></p>
<p class="rvps153"><span class="rvts370">if (kind == UVM_PREDICT_WRITE &amp;&amp; path == UVM_FRONTDOOR) begin</span></p>
<p class="rvps154"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">if ((fld.get_access() == "RWOR") || (fld.get_access() == "WOR")) begin</span></p>
<p class="rvps155"><span class="rvts370">void'(fld.predict((previous | value), -1, UVM_PREDICT_DIRECT, path, map));</span></p>
<p class="rvps154"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">end&nbsp;</span></p>
<p class="rvps154"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">else if ((fld.get_access() == "RWAND") || (fld.get_access() == "WAND")) begin</span></p>
<p class="rvps155"><span class="rvts370">void'(fld.predict((previous &amp; value), -1, UVM_PREDICT_DIRECT, path, map));</span></p>
<p class="rvps154"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">end</span></p>
<p class="rvps154"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">end</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; endfunction</span></p>
<p class="rvps12"><span class="rvts370">endclass</span></p>
<p class="rvps12"><span class="rvts6"><br/></span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps12"><span class="rvts15">Updated Alias Callback to support custom Access:</span></p>
<p class="rvps12"><span class="rvts6"><br/></span></p>
<p class="rvps12"><span class="rvts356">class Alias_cb extends uvm_reg_cbs;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">local uvm_reg_field &nbsp;m_toF;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"></span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
<p class="rvps12"><span class="rvts356"><br/></span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">virtual function void post_predict(input uvm_reg_field &nbsp;fld, );</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">if (kind == UVM_PREDICT_WRITE &amp;&amp; path == UVM_FRONTDOOR) begin</span></p>
<p class="rvps12"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">if ((fld.get_access() == "RWOR") || (fld.get_access() == "WOR")) begin</span></p>
<p class="rvps155"><span class="rvts356">void'(m_toF.predict((previous | value), -1, UVM_PREDICT_DIRECT, path, map));</span></p>
<p class="rvps12"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">end&nbsp;</span></p>
<p class="rvps12"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">else if ((fld.get_access() == "RWAND") || (fld.get_access() == "WAND")) begin</span></p>
<p class="rvps155"><span class="rvts356">void'(m_toF.predict((previous &amp; value), -1, UVM_PREDICT_DIRECT, path, map));</span></p>
<p class="rvps12"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">end</span></p>
<p class="rvps12"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">else begin</span></p>
<p class="rvps12"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">void'(m_toF.predict(value, -1, UVM_PREDICT_DIRECT, path, map));</span></p>
<p class="rvps12"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">end</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">end</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">endfunction</span></p>
<p class="rvps12"><span class="rvts356">endclass</span></p>
<p class="rvps12"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Callback Registration in the top block class:</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts356">class Block1_block extends uvm_reg_block;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">`uvm_object_utils(Block1_block)</span></p>
<p class="rvps22"><span class="rvts356">.</span></p>
<p class="rvps22"><span class="rvts356"></span></p>
<p class="rvps22"><span class="rvts356">virtual function void build();</span></p>
<p class="rvps22"><span class="rvts356"></span></p>
<p class="rvps22"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">// Callback registration for Alias register fields</span></p>
<p class="rvps129"><span class="rvts356">begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">Alias_cb Alias_Block1_Read_Write_Fld1;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">Alias_cb Alias_Block1_Read_Write_ORed_Fld1;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">Alias_cb Alias_Block1_Read_Write_ANDed_Fld1;</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps146"><span class="rvts356">Alias_Block1_Read_Write_Fld1 = new("Alias_Block1_Read_Write_Fld1", Read_Write.Fld1);</span></p>
<p class="rvps146"><span class="rvts356">uvm_reg_field_cb::add(Read_Write_ORed.Fld1, Alias_Block1_Read_Write_Fld1);</span></p>
<p class="rvps146"><span class="rvts356">uvm_reg_field_cb::add(Read_Write_ANDed.Fld1, Alias_Block1_Read_Write_Fld1);</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps146"><span class="rvts356">Alias_Block1_Read_Write_ORed_Fld1 = new("Alias_Block1_Read_Write_ORed_Fld1", Read_Write_ORed.Fld1);</span></p>
<p class="rvps146"><span class="rvts356">uvm_reg_field_cb::add(Read_Write.Fld1, Alias_Block1_Read_Write_ORed_Fld1);</span></p>
<p class="rvps146"><span class="rvts356">uvm_reg_field_cb::add(Read_Write_ANDed.Fld1, Alias_Block1_Read_Write_ORed_Fld1);</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps146"><span class="rvts356">Alias_Block1_Read_Write_ANDed_Fld1 = new("Alias_Block1_Read_Write_ANDed_Fld1", Read_Write_ANDed.Fld1);</span></p>
<p class="rvps146"><span class="rvts356">uvm_reg_field_cb::add(Read_Write.Fld1, Alias_Block1_Read_Write_ANDed_Fld1);</span></p>
<p class="rvps146"><span class="rvts356">uvm_reg_field_cb::add(Read_Write_ORed.Fld1, Alias_Block1_Read_Write_ANDed_Fld1);</span></p>
<p class="rvps84"><span class="rvts356">end</span></p>
<p class="rvps22"><span class="rvts356">// Callback registration for custom access fields</span></p>
<p class="rvps129"><span class="rvts356">begin</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">agni_custom_access_cb agni_custom_access_cb_obj;</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">agni_custom_access_cb_obj = new("agni_custom_access_cb_obj");</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">uvm_reg_field_cb::add(Write_ORed.Fld1, agni_custom_access_cb_obj);</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">uvm_reg_field_cb::add(Write_ANDed.Fld1, agni_custom_access_cb_obj)</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp;&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">lock_model();</span></p>
<p class="rvps2"><span class="rvts356">&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">endfunction</span></p>
<p class="rvps2"><span class="rvts356">..</span></p>
<p class="rvps2"><span class="rvts356">endclass : Block1_block</span></p>
<p class="rvps12"><span class="rvts356"><br/></span></p>
<p class="rvps9"><span class="rvts418">On</span><a name="One_time"></a><span class="rvts418">e time writable feature</span></p>
<p class="rvps9"><span class="rvts76">SystemRDL:</span></p>
<p class="rvps9"><span class="rvts37">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts415">reg GLOBAL_FOO {</span></p>
<p class="rvps9"><span class="rvts415">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; field {</span></p>
<p class="rvps9"><span class="rvts415">&nbsp; sw = rw1;</span></p>
<p class="rvps9"><span class="rvts415">&nbsp; hw = rw;</span></p>
<p class="rvps9"><span class="rvts415">&nbsp; onwrite = w;</span></p>
<p class="rvps9"><span class="rvts415">&nbsp; onread = r;</span></p>
<p class="rvps9"><span class="rvts415">&nbsp; } F1[31:0]=0;</span></p>
<p class="rvps9"><span class="rvts415">&nbsp; &nbsp; &nbsp; };</span></p>
<p class="rvps9"><span class="rvts415">addrmap block1{</span></p>
<p class="rvps9"><span class="rvts415">GLOBAL_FOO GLOBAL_FOO_1;</span></p>
<p class="rvps9"><span class="rvts415">};</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts76">IDS-Word Input</span></p>
<p class="rvps12"><span class="rvts6"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem4250.png"></p>
<p class="rvps2"><span class="rvts37"><br/></span></p>
<p class="rvps2"><span class="rvts76">IDS-Excel Input</span></p>
<p class="rvps12"><span class="rvts356"><br/></span></p>
<p class="rvps12"><img alt="" style="width : 1137px; height : 216px; padding : 1px;" src="lib/NewItem4237.png"></p>
<p class="rvps12"><span class="rvts356"><br/></span></p>
<p class="rvps9"><span class="rvts76">RTL Output</span></p>
<p class="rvps9"><span class="rvts415">/*DESCRIPTION&nbsp; &nbsp; : 1=ENABLE h, 0=DISABLE h*/</span></p>
<p class="rvps9"><span class="rvts415">&nbsp;&nbsp;&nbsp; always @(posedge clk)&nbsp; begin</span></p>
<p class="rvps9"><span class="rvts415">&nbsp;&nbsp;&nbsp; if (!reset_l)</span></p>
<p class="rvps9"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp; begin</span></p>
<p class="rvps9"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp; GLOBAL_ENB_1_enable1_q_flag &lt;= 1'b0;</span></p>
<p class="rvps9"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp; &nbsp; GLOBAL_ENB_1_enable1_q &lt;= 1'd0;</span></p>
<p class="rvps9"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp; end</span></p>
<p class="rvps9"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp; else</span></p>
<p class="rvps9"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp; &nbsp; &nbsp; begin&nbsp;</span></p>
<p class="rvps158"><span class="rvts415">if (GLOBAL_ENB_1_wr_valid &amp;&amp; !GLOBAL_ENB_1_enable1_q_flag) &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; //ENABLE1 : SW Write</span></p>
<p class="rvps9"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps157"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;GLOBAL_ENB_1_enable1_q &lt;= (wr_data [0]&nbsp; &amp; reg_enb&nbsp; [0] ) | (GLOBAL_ENB_1_enable1_q &amp; (~reg_enb&nbsp; [0] ));</span></p>
<p class="rvps9"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;GLOBAL_ENB_1_enable1_q_flag &lt;= 1'b1;</span></p>
<p class="rvps9"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; end</span></p>
<p class="rvps9"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; end</span></p>
<p class="rvps9"><span class="rvts415">&nbsp;&nbsp;&nbsp; end //end always</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps9"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;assign GLOBAL_ENB_1_enable1_r = GLOBAL_ENB_1_enable1_q; // Field : ENABLE1</span><span class="rvts6"></span></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpauthoringsoftware.com/articles/what-is-a-help-authoring-tool/">Maximize Your Productivity with a Help Authoring Tool</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

