// Seed: 4111529365
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  input id_1;
  logic id_3;
  reg   id_4;
  assign id_3 = id_1;
  assign id_4 = !id_4;
  always @(negedge id_1 or 1) begin
    id_4 <= 'b0;
  end
endmodule
