###############################################################
#  Generated by:      Cadence Tempus 21.14-s111_1
#  OS:                Linux x86_64(Host ID thinker)
#  Generated on:      Tue Oct  3 15:28:42 2023
#  Design:            one_bit_adder_reg_to_reg
#  Command:           report_timing -max_paths 10000
###############################################################
Path 1: VIOLATED Setup Check with Pin sum_out_reg/CK 
Endpoint:   sum_out_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: A_reg_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
- Setup                         0.375
+ Phase Shift                   0.100
= Required Time                -0.275
- Arrival Time                  0.546
= Slack Time                   -0.821
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------
      Instance     Arc          Cell      Delay  Arrival  Required  
                                                 Time     Time  
      ------------------------------------------------------------
      A_reg_reg    CK ^         -         -      0.000    -0.821  
      A_reg_reg    CK ^ -> Q v  DFFRHQX1  0.290  0.290    -0.531  
      g33          A v -> S v   ADDHXL    0.255  0.546    -0.275  
      sum_out_reg  D v          DFFRHQX1  0.000  0.546    -0.275  
      ------------------------------------------------------------
Path 2: VIOLATED Setup Check with Pin carry_out_reg/CK 
Endpoint:   carry_out_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: A_reg_reg/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
- Setup                         0.358
+ Phase Shift                   0.100
= Required Time                -0.258
- Arrival Time                  0.463
= Slack Time                   -0.721
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------
      Instance       Arc          Cell      Delay  Arrival  Required  
                                                   Time     Time  
      --------------------------------------------------------------
      A_reg_reg      CK ^         -         -      0.000    -0.721  
      A_reg_reg      CK ^ -> Q v  DFFRHQX1  0.290  0.290    -0.431  
      g33            A v -> CO v  ADDHXL    0.173  0.463    -0.258  
      carry_out_reg  D v          DFFRHQX1  0.000  0.463    -0.258  
      --------------------------------------------------------------
Path 3: VIOLATED Recovery Check with Pin A_reg_reg/CK 
Endpoint:   A_reg_reg/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst          (v) triggered by  leading edge of '@'
Path Groups: {async_default}
Other End Arrival Time          0.000
- Recovery                      0.223
+ Phase Shift                   0.100
= Required Time                -0.123
- Arrival Time                  0.189
= Slack Time                   -0.312
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ---------------------------------------------------------
      Instance   Arc         Cell      Delay  Arrival  Required  
                                              Time     Time  
      ---------------------------------------------------------
      -          rst v       -         -      0.000    -0.312  
      g36        A v -> Y ^  INVXL     0.189  0.189    -0.123  
      A_reg_reg  RN ^        DFFRHQX1  0.000  0.189    -0.123  
      ---------------------------------------------------------
Path 4: VIOLATED Recovery Check with Pin B_reg_reg/CK 
Endpoint:   B_reg_reg/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst          (v) triggered by  leading edge of '@'
Path Groups: {async_default}
Other End Arrival Time          0.000
- Recovery                      0.223
+ Phase Shift                   0.100
= Required Time                -0.123
- Arrival Time                  0.189
= Slack Time                   -0.312
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ---------------------------------------------------------
      Instance   Arc         Cell      Delay  Arrival  Required  
                                              Time     Time  
      ---------------------------------------------------------
      -          rst v       -         -      0.000    -0.312  
      g36        A v -> Y ^  INVXL     0.189  0.189    -0.123  
      B_reg_reg  RN ^        DFFRHQX1  0.000  0.189    -0.123  
      ---------------------------------------------------------
Path 5: VIOLATED Recovery Check with Pin carry_out_reg/CK 
Endpoint:   carry_out_reg/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst              (v) triggered by  leading edge of '@'
Path Groups: {async_default}
Other End Arrival Time          0.000
- Recovery                      0.223
+ Phase Shift                   0.100
= Required Time                -0.123
- Arrival Time                  0.189
= Slack Time                   -0.312
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      -------------------------------------------------------------
      Instance       Arc         Cell      Delay  Arrival  Required  
                                                  Time     Time  
      -------------------------------------------------------------
      -              rst v       -         -      0.000    -0.312  
      g36            A v -> Y ^  INVXL     0.189  0.189    -0.123  
      carry_out_reg  RN ^        DFFRHQX1  0.000  0.189    -0.123  
      -------------------------------------------------------------
Path 6: VIOLATED Recovery Check with Pin sum_out_reg/CK 
Endpoint:   sum_out_reg/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst            (v) triggered by  leading edge of '@'
Path Groups: {async_default}
Other End Arrival Time          0.000
- Recovery                      0.223
+ Phase Shift                   0.100
= Required Time                -0.123
- Arrival Time                  0.189
= Slack Time                   -0.312
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      -----------------------------------------------------------
      Instance     Arc         Cell      Delay  Arrival  Required  
                                                Time     Time  
      -----------------------------------------------------------
      -            rst v       -         -      0.000    -0.312  
      g36          A v -> Y ^  INVXL     0.189  0.189    -0.123  
      sum_out_reg  RN ^        DFFRHQX1  0.000  0.189    -0.123  
      -----------------------------------------------------------
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   carry_out       (^) checked with  leading edge of 'clk'
Beginpoint: carry_out_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
- External Delay                0.050
+ Phase Shift                   0.100
= Required Time                 0.050
- Arrival Time                  0.326
= Slack Time                   -0.276
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------
      Instance       Arc          Cell      Delay  Arrival  Required  
                                                   Time     Time  
      --------------------------------------------------------------
      carry_out_reg  CK ^         -         -      0.000    -0.276  
      carry_out_reg  CK ^ -> Q ^  DFFRHQX1  0.326  0.326    0.050  
      -              carry_out ^  -         0.000  0.326    0.050  
      --------------------------------------------------------------
Path 8: VIOLATED Setup Check with Pin A_reg_reg/CK 
Endpoint:   A_reg_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: A_in        (v) triggered by  leading edge of '@'
Path Groups: {clk}
Other End Arrival Time          0.000
- Setup                         0.348
+ Phase Shift                   0.100
= Required Time                -0.248
- Arrival Time                  0.000
= Slack Time                   -0.248
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      -----------------------------------------------------
      Instance   Arc     Cell      Delay  Arrival  Required  
                                          Time     Time  
      -----------------------------------------------------
      -          A_in v  -         -      0.000    -0.248  
      A_reg_reg  D v     DFFRHQX1  0.000  0.000    -0.248  
      -----------------------------------------------------
Path 9: VIOLATED Setup Check with Pin B_reg_reg/CK 
Endpoint:   B_reg_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: B_in        (v) triggered by  leading edge of '@'
Path Groups: {clk}
Other End Arrival Time          0.000
- Setup                         0.348
+ Phase Shift                   0.100
= Required Time                -0.248
- Arrival Time                  0.000
= Slack Time                   -0.248
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      -----------------------------------------------------
      Instance   Arc     Cell      Delay  Arrival  Required  
                                          Time     Time  
      -----------------------------------------------------
      -          B_in v  -         -      0.000    -0.248  
      B_reg_reg  D v     DFFRHQX1  0.000  0.000    -0.248  
      -----------------------------------------------------

tempus 8> 