# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../SPI_Tx.srcs/sources_1/imports/CA2014FA/shiftregister.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
