
"C:/Program Files/lscc/radiant/3.0/tcltk/windows/bin/tclsh" "proj_guitar_hero_impl_1_synthesize.tcl"

cpe -f proj_guitar_hero_impl_1.cprj mypll.cprj -a iCE40UP -o proj_guitar_hero_impl_1_cpe.ldc
WARNING - No LDC/SDC file specified.Analyzing Verilog file C:/Program Files/lscc/radiant/3.0/ip/pmi/pmi_iCE40UP.v. VERI-1482
INFO - "C:/Programanalyzing included file . VERI-1328INFO - "C:/Programanalyzing included file . VERI-1328INFO - "C:/Programanalyzing included file . VERI-1328INFO - "C:/Programanalyzing included file . VERI-1328INFO - "C:/Programanalyzing included file . VERI-1328INFO - "C:/Programanalyzing included file . VERI-1328INFO - "C:/Programanalyzing included file . VERI-1328INFO - "C:/Programanalyzing included file . VERI-1328INFO - "C:/Programanalyzing included file . VERI-1328INFO - "C:/Programanalyzing included file . VERI-1328INFO - "C:/Programanalyzing included file . VERI-1328INFO - "C:/Programanalyzing included file . VERI-1328INFO - "C:/Programanalyzing included file . VERI-1328INFO - "C:/Programanalyzing included file . VERI-1328INFO - "C:/Programanalyzing included file . VERI-1328INFO - "C:/Programanalyzing included file . VERI-1328INFO - "C:/Programanalyzing included file . VERI-1328INFO - "C:/Programanalyzing included file . VERI-1328INFO - "C:/Programanalyzing included file . VERI-1328INFO - "C:/Programanalyzing included file . VERI-1328INFO - "C:/Programanalyzing included file . VERI-1328INFO - "C:/Programanalyzing included file . VERI-1328INFO - "C:/Programanalyzing included file . VERI-1328INFO - "C:/Programanalyzing included file . VERI-1328INFO - "C:/Programanalyzing included file . VERI-1328INFO - "C:/Programanalyzing included file . VERI-1328INFO - "C:/Programanalyzing included file . VERI-1328INFO - "C:/Programanalyzing included file . VERI-1328INFO - "C:/Programanalyzing included file . VERI-1328INFO - "C:/Programanalyzing included file . VERI-1328INFO - "C:/Programanalyzing included file . VERI-1328INFO - "C:/Programanalyzing included file . VERI-1328INFO - "C:/Programanalyzing included file . VERI-1328Analyzing Verilog file //vs-home/npower03/GitHub/es4-guitar-hero/proj_guitar_hero/mypll/rtl/mypll.v. VERI-1482
Analyzing Verilog file C:/Program Files/lscc/radiant/3.0/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v. VERI-1482
Top module name (Verilog): mypll
INFO - "//vs-home/npower03/GitHub/es4-guitar-hero/proj_guitar_hero/mypll/rtl/mypll.v(11):compiling module . VERI-1018INFO - "//vs-home/npower03/GitHub/es4-guitar-hero/proj_guitar_hero/mypll/rtl/mypll.v(105):compiling module . VERI-1018INFO - "C:/Programcompiling module . VERI-1018Last elaborated design is mypll()
Source compile complete.
WARNING - No top module name specified for top-level design. Results may be inaccurate. Please go to View->Show Views->Hierarchy or Project->Active Implementation->Set Top-Level Unit in order to set top module.WARNING - No LDC/SDC file specified.Analyzing Verilog file c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.v. VERI-1482
INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328Analyzing Verilog file mypll.v. VERI-1482
Analyzing VHDL file //vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/source/impl_1/top.vhd. VHDL-1481
Analyzing VHDL file //vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/source/impl_1/top.vhd

INFO - "//vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/source/impl_1/top.vhd(10):analyzing entity . VHDL-1012INFO - "//vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/source/impl_1/top.vhd(21):analyzing architecture . VHDL-1010Analyzing VHDL file //vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/source/impl_1/draw_game.vhd. VHDL-1481
Analyzing VHDL file //vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/source/impl_1/draw_game.vhd

INFO - "//vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/source/impl_1/draw_game.vhd(10):analyzing entity . VHDL-1012INFO - "//vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/source/impl_1/draw_game.vhd(27):analyzing architecture . VHDL-1010Analyzing VHDL file //vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/source/impl_1/generate_notes.vhd. VHDL-1481
Analyzing VHDL file //vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/source/impl_1/generate_notes.vhd

INFO - "//vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/source/impl_1/generate_notes.vhd(9):analyzing entity . VHDL-1012INFO - "//vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/source/impl_1/generate_notes.vhd(18):analyzing architecture . VHDL-1010Analyzing VHDL file //vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/source/impl_1/vga.vhd. VHDL-1481
Analyzing VHDL file //vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/source/impl_1/vga.vhd

INFO - "//vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/source/impl_1/vga.vhd(5):analyzing entity . VHDL-1012INFO - "//vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/source/impl_1/vga.vhd(15):analyzing architecture . VHDL-1010WARNING - Setting mypll as the top-level module. To specify the top-level module explicitly, go to View->Set Views->Hierarchy or Project->Active Implementation->Set Top-Level Unit.INFO - The default VHDL library search path is now "//vs-home/npower03/GitHub/es4-guitar-hero/proj_guitar_hero/impl_1". VHDL-1504Top module language type = Verilog.
Top module name (Verilog, mixed language): mypll
INFO - "mypll.v(60):compiling module . VERI-1018Source compile complete.
Starting IP constraint check for mypll.
Writing output files.
CPE Completed. proj_guitar_hero_impl_1_cpe.ldc and CPEReport.txt produced.


synthesis -f proj_guitar_hero_impl_1_lattice.synproj
synthesis:  version Radiant Software (64-bit) 3.0.0.24.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor Corporation,  All rights reserved.
Fri Dec 10 15:54:49 2021


Command Line:  C:\Program Files\lscc\radiant\3.0\ispfpga\bin\nt64\synthesis.exe -f proj_guitar_hero_impl_1_lattice.synproj -gui -msgset //vs-home/npower03/GitHub/es4-guitar-hero/proj_guitar_hero/promote.xml 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -top option is not used.
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO - User-Selected Strategy SettingsOptimization goal = Area
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = proj_guitar_hero_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-sdc option: SDC file input is proj_guitar_hero_impl_1_cpe.ldc.
-vh2008

-path //vs-home/npower03/GitHub/es4-guitar-hero/proj_guitar_hero (searchpath added)
-path //vs-home/npower03/GitHub/es4-guitar-hero/proj_guitar_hero/impl_1 (searchpath added)
-path //vs-home/npower03/GitHub/es4-guitar-hero/proj_guitar_hero/mypll (searchpath added)
-path C:/Program Files/lscc/radiant/3.0/ispfpga/ice40tp/data (searchpath added)
Mixed language design
WARNING - A top-level module has not been specified for the mixed language design.Verilog design file = C:/Program Files/lscc/radiant/3.0/ip/pmi/pmi_iCE40UP.v
Verilog design file = //vs-home/npower03/GitHub/es4-guitar-hero/proj_guitar_hero/mypll/rtl/mypll.v
VHDL library = pmi
VHDL design file = C:/Program Files/lscc/radiant/3.0/ip/pmi/pmi_iCE40UP.vhd
VHDL library = work
VHDL design file = //vs-home/npower03/GitHub/es4-guitar-hero/proj_guitar_hero/source/impl_1/top.vhd
VHDL library = work
VHDL design file = //vs-home/npower03/GitHub/es4-guitar-hero/proj_guitar_hero/source/impl_1/draw_game.vhd
VHDL library = work
VHDL design file = //vs-home/npower03/GitHub/es4-guitar-hero/proj_guitar_hero/source/impl_1/generate_notes.vhd
VHDL library = work
VHDL design file = //vs-home/npower03/GitHub/es4-guitar-hero/proj_guitar_hero/source/impl_1/vga.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Compile design.
Compile Design Begin
Analyzing Verilog file c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.v. VERI-1482
INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328Analyzing Verilog file //vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/mypll/rtl/mypll.v. VERI-1482
Analyzing VHDL file c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.vhd

INFO - "c:/programanalyzing package . VHDL-1014Analyzing VHDL file //vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/source/impl_1/top.vhd. VHDL-1481
Analyzing VHDL file //vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/source/impl_1/top.vhd

INFO - "//vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/source/impl_1/top.vhd(10):analyzing entity . VHDL-1012INFO - "//vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/source/impl_1/top.vhd(21):analyzing architecture . VHDL-1010Analyzing VHDL file //vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/source/impl_1/draw_game.vhd. VHDL-1481
Analyzing VHDL file //vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/source/impl_1/draw_game.vhd

INFO - "//vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/source/impl_1/draw_game.vhd(10):analyzing entity . VHDL-1012INFO - "//vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/source/impl_1/draw_game.vhd(27):analyzing architecture . VHDL-1010Analyzing VHDL file //vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/source/impl_1/generate_notes.vhd. VHDL-1481
Analyzing VHDL file //vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/source/impl_1/generate_notes.vhd

INFO - "//vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/source/impl_1/generate_notes.vhd(9):analyzing entity . VHDL-1012INFO - "//vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/source/impl_1/generate_notes.vhd(18):analyzing architecture . VHDL-1010Analyzing VHDL file //vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/source/impl_1/vga.vhd. VHDL-1481
Analyzing VHDL file //vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/source/impl_1/vga.vhd

INFO - "//vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/source/impl_1/vga.vhd(5):analyzing entity . VHDL-1012INFO - "//vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/source/impl_1/vga.vhd(15):analyzing architecture . VHDL-1010WARNING - Setting vga as the top-level module. To specify the top-level module explicitly, go to View->Set Views->Hierarchy or Project->Active Implementation->Set Top-Level Unit.INFO - The default VHDL library search path is now "//vs-home/npower03/GitHub/es4-guitar-hero/proj_guitar_hero/impl_1". VHDL-1504Top module language type = VHDL.
unit vga is not yet analyzed. VHDL-1485
Top module name (VHDL, mixed language): vga
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING - Initial value found on net gnd will be ignored due to unrecognized driver typeWARNING - Initial value found on net pwr will be ignored due to unrecognized driver typeWARNING - "//vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/mypll/rtl/mypll.v(139):net  does not have a driver. VDB-1002WARNING - "//vs-home/npower03/github/es4-guitar-hero/proj_guitar_hero/mypll/rtl/mypll.v(140):net  does not have a driver. VDB-1002######## Missing driver on net \clock/lscc_pll_inst/sclk_i. Patching with GND.
######## Missing driver on net \clock/lscc_pll_inst/sdi_i. Patching with GND.




################### Begin Area Report (vga)######################
Number of register bits => 22 of 5280 (0 % )
CCU2 => 12
FD1P3XZ => 22
IB => 1
LUT4 => 16
OB => 9
PLL_B => 1
################### End Area Report ##################
Number of odd-length carry chains : 0
Number of even-length carry chains : 2

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : clock/lscc_pll_inst/clk, loads : 0
  Net : pllin_c, loads : 1
  Net : clock/lscc_pll_inst/pllpinout_c, loads : 1
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : column_9__N_31, loads : 14
  Net : n353, loads : 10
  Net : n214, loads : 10
  Net : row[9], loads : 5
  Net : row[8], loads : 5
  Net : row[5], loads : 5
  Net : row[7], loads : 3
  Net : row[6], loads : 3
  Net : column[9], loads : 3
  Net : column[3], loads : 3
################### End Clock Report ##################

Peak Memory Usage: 114 MB

--------------------------------------------------------------
Total CPU Time: 2 secs 
Total REAL Time: 3 secs 
--------------------------------------------------------------


postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o proj_guitar_hero_impl_1_syn.udb proj_guitar_hero_impl_1.vm -ldc //vs-home/npower03/GitHub/es4-guitar-hero/proj_guitar_hero/impl_1/proj_guitar_hero_impl_1.ldc
POSTSYN: Post Synthesis Process Radiant Software (64-bit) 3.0.0.24.1
Command Line: postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o proj_guitar_hero_impl_1_syn.udb -ldc //vs-home/npower03/GitHub/es4-guitar-hero/proj_guitar_hero/impl_1/proj_guitar_hero_impl_1.ldc -gui -msgset //vs-home/npower03/GitHub/es4-guitar-hero/proj_guitar_hero/promote.xml proj_guitar_hero_impl_1.vm 
   Architecture:     iCE40UP
   Device:           iCE40UP5K
   Package:          SG48
   Performance:      High-Performance_1.2V
Reading input file 'proj_guitar_hero_impl_1.vm' ...
CPU Time to convert: 0.0625
REAL Time to convert: 0
convert PEAK Memory Usage: 25 MB
convert CURRENT Memory Usage: 25 MB
Reading constraint file '//vs-home/npower03/GitHub/es4-guitar-hero/proj_guitar_hero/impl_1/proj_guitar_hero_impl_1.ldc' ...
Removing unused logic ...
Starting design annotation....
WARNING - No master clock for
	generated clock	"create_generated_clock.WARNING - No master clock for
	generated clock	"create_generated_clock.WARNING - Missing master pin for instance 'u_PLL_B'.WARNING - Missing master pin for instance 'u_PLL_B'.Writing output file 'proj_guitar_hero_impl_1_syn.udb'.
POSTSYN finished successfully.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 33 MB


timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1  -html -rpt "proj_guitar_hero_impl_1.tws" "proj_guitar_hero_impl_1_syn.udb" 
timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt proj_guitar_hero_impl_1.tws proj_guitar_hero_impl_1_syn.udb -gui
Starting design reading...
Initializing timer
Starting design annotation....
WARNING - No master clock for
	generated clock	"create_generated_clock.WARNING - No master clock for
	generated clock	"create_generated_clock.WARNING - Missing master pin for instance 'u_PLL_B'.WARNING - Missing master pin for instance 'u_PLL_B'.109 pins removed from timing;  check file logicalTimingIgnoredPins.log
High-Performance_1.2V

Starting full timing analysis...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/Program Files/lscc/radiant/3.0/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Connections ignored  10  counted  191  covered  0

STA Runtime and Peak Memory Usage :
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 47 MB

 0.706929s wall, 0.187500s user + 0.062500s system = 0.250000s CPU (35.4%)


map "proj_guitar_hero_impl_1_syn.udb"  -o "proj_guitar_hero_impl_1_map.udb" -mp "proj_guitar_hero_impl_1.mrp" -hierrpt     
map:  version Radiant Software (64-bit) 3.0.0.24.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor Corporation,  All rights reserved.

Command line:   map proj_guitar_hero_impl_1_syn.udb -o proj_guitar_hero_impl_1_map.udb -mp proj_guitar_hero_impl_1.mrp -hierrpt -gui 

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/Program Files/lscc/radiant/3.0/ispfpga.
Package Status:                     Preliminary    Version 1.5.



   Remove unused logic

   Do not produce over sized UDBs.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of slice registers:  22 out of  5280 (<1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:            42 out of  5280 (1%)
      Number of logic LUT4s:              18
      Number of ripple logic:             12 (24 LUT4s)
   Number of IO sites used:   10 out of 39 (26%)
      Number of IO sites used for general PIO: 10
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 10 out of 36 (28%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 10 out of 39 (26%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  2
      Net clk: 14 loads, 14 rising, 0 falling (Driver: Pin clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net pllin_c: 1 loads, 1 rising, 0 falling (Driver: Port pllin)
   Number of Clock Enables:  1
      Net column_9__N_31: 6 loads, 6 SLICEs
   Number of LSRs:  2
      Net n353: 6 loads, 6 SLICEs
      Net n214: 6 loads, 6 SLICEs
   Top 10 highest fanout non-clock nets:
      Net column_9__N_31: 10 loads
      Net n214: 6 loads
      Net n353: 6 loads
      Net row[5]: 5 loads
      Net row[8]: 5 loads
      Net row[9]: 5 loads
      Net VCC_net: 5 loads
      Net column[2]: 3 loads
      Net column[9]: 3 loads
      Net n317: 3 loads
Running physical design DRC...

 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 54 MB


timing -sethld -sp High-Performance_1.2V -hsp m -v 10 -u 10 -endpoints 10 -nperend 1  -html -rpt "proj_guitar_hero_impl_1.tw1" "proj_guitar_hero_impl_1_map.udb" 
timing -sethld -sp High-Performance_1.2V -hsp m -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt proj_guitar_hero_impl_1.tw1 proj_guitar_hero_impl_1_map.udb -gui
Starting design reading...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/Program Files/lscc/radiant/3.0/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.
Loading udb::Database ...
Design:  vga
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V



Successfully loading udb, 0.05 seconds

Initializing timer
Starting design annotation....
WARNING - No master clock for
	generated clock	"create_generated_clock.WARNING - No master clock for
	generated clock	"create_generated_clock.WARNING - Missing master pin for instance 'clock.lscc_pll_inst.u_PLL_B'.WARNING - Missing master pin for instance 'clock.lscc_pll_inst.u_PLL_B'.29 pins removed from timing;  check file physicalTimingIgnoredPins.log
High-Performance_1.2V

Starting full timing analysis...
Performance Hardware Data Status:   Advanced       Version 1.0.
Connections ignored  6  counted  171  covered  0
Changing speed to m

Starting full timing analysis...

STA Runtime and Peak Memory Usage :
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 62 MB

 1.158335s wall, 0.484375s user + 0.156250s system = 0.640625s CPU (55.3%)


par -f "proj_guitar_hero_impl_1.p2t" "proj_guitar_hero_impl_1_map.udb" "proj_guitar_hero_impl_1.udb"

Lattice Place and Route Report for Design "proj_guitar_hero_impl_1_map.udb"
Fri Dec 10 15:54:55 2021

PAR: Place And Route Radiant Software (64-bit) 3.0.0.24.1.
Command Line: par -w -t 1 -cores 1 -exp parPathBased=ON \
	proj_guitar_hero_impl_1_map.udb proj_guitar_hero_impl_1_par.dir/5_1.udb 

Loading proj_guitar_hero_impl_1_map.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/Program Files/lscc/radiant/3.0/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  vga
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
WARNING - No master clock for
	generated clock	"create_generated_clock.WARNING - No master clock for
	generated clock	"create_generated_clock.WARNING - Missing master pin for instance 'clock.lscc_pll_inst.u_PLL_B'.WARNING - Missing master pin for instance 'clock.lscc_pll_inst.u_PLL_B'.Number of Signals: 86
Number of Connections: 189
WARNING - Placement timing constraints are hard to meet. However, placement will continue. Use static timing analysis to identify errors. For more information, see online help subjects 'Place and Route Timing Report' or the 'Timing' application
Device utilization summary:

   SLICE (est.)      23/2640         <1% used
     LUT             42/5280         <1% used
     REG             22/5280         <1% used
   PIO               10/56           17% used
                     10/36           27% bonded
   IOLOGIC            0/56            0% used
   DSP                0/8             0% used
   I2C                0/2             0% used
   HFOSC              0/1             0% used
   LFOSC              0/1             0% used
   LEDDA_IP           0/1             0% used
   RGBA_DRV           0/1             0% used
   FILTER             0/2             0% used
   SRAM               0/4             0% used
   WARMBOOT           0/1             0% used
   SPI                0/2             0% used
   EBR                0/30            0% used
   PLL                1/1           100% used
   RGBOUTBUF          0/3             0% used
   I3C                0/2             0% used
   OPENDRAIN          0/3             0% used

Pin Constraint Summary:
   0 out of 10 pins locked (0% locked).
.
............
Finished Placer Phase 0 (HIER). CPU time: 0 secs , REAL time: 0 secs 


................
Finished Placer Phase 0 (AP).  CPU time: 0 secs , REAL time: 0 secs 

Starting Placer Phase 1. CPU time: 0 secs , REAL time: 0 secs 
..  ..
....................

Placer score = 3812.

Device SLICE utilization summary after final SLICE packing:
   SLICE             23/2640         <1% used

WARNING - No master clock for
	generated clock	"create_generated_clock.WARNING - No master clock for
	generated clock	"create_generated_clock.WARNING - Missing master pin for instance 'clock.lscc_pll_inst.u_PLL_B'.WARNING - Missing master pin for instance 'clock.lscc_pll_inst.u_PLL_B'.Finished Placer Phase 1. CPU time: 5 secs , REAL time: 6 secs 

Starting Placer Phase 2.
.

Placer score =  7083
Finished Placer Phase 2.  CPU time: 5 secs , REAL time: 6 secs 


------------------ Clock Report ------------------

Global Clocks :
  PRIMARY "clk" from OUTGLOBAL on comp "clock.lscc_pll_inst.u_PLL_B" on site "PLL_R13C32", clk load = 14, ce load = 0, sr load = 0

  PRIMARY  : 1 out of 8 (12%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   10 out of 56 (17.9%) I/O sites used.
   10 out of 36 (27.8%) bonded I/O sites used.
   Number of I/O comps: 10; differential: 0
   Number of Vref pins used: 0

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 6 / 14 ( 42%) | 3.3V       |            |            |
| 1        | 4 / 14 ( 28%) | 3.3V       |            |            |
| 2        | 0 / 8 (  0%)  | OFF        |            |            |
+----------+---------------+------------+------------+------------+

Total Placer CPU time: 5 secs , REAL time: 6 secs 

Writing design to file proj_guitar_hero_impl_1_par.dir/5_1.udb ...


Start NBR router at 15:55:01 12/10/21

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

Starting routing resource preassignment
Preassignment Summary:
--------------------------------------------------------------------------------
44 connections routed with dedicated routing resources
1 global clock signals routed
58 connections routed (of 189 total) (30.69%)
---------------------------------------------------------
Clock routing summary:
Primary clocks (1 used out of 8 available):
#7  Signal "clk"
       Clock   loads: 14    out of    14 routed (100.00%)
Other clocks:
    Signal "pllin_c"
       Clock   loads: 1     out of     1 routed (100.00%)
    Signal "clock.lscc_pll_inst.feedback_w"
       Clock   loads: 1     out of     1 routed (100.00%)
---------------------------------------------------------
--------------------------------------------------------------------------------
Completed routing resource preassignment
WARNING - No master clock for
	generated clock	"create_generated_clock.WARNING - No master clock for
	generated clock	"create_generated_clock.WARNING - Missing master pin for instance 'clock.lscc_pll_inst.u_PLL_B'.WARNING - Missing master pin for instance 'clock.lscc_pll_inst.u_PLL_B'.    TimerIf::skewscore 0

Start NBR section for initial routing at 15:55:01 12/10/21
Level 4, iteration 1
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 0 secs 

Info: Initial congestion level at 75.00% usage is 0
Info: Initial congestion area  at 75.00% usage is 0 (0.00%)

Start NBR section for normal routing at 15:55:01 12/10/21
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 0 secs 

Start NBR section for post-routing at 15:55:01 12/10/21
WARNING - No master clock for
	generated clock	"create_generated_clock.WARNING - No master clock for
	generated clock	"create_generated_clock.WARNING - Missing master pin for instance 'clock.lscc_pll_inst.u_PLL_B'.WARNING - Missing master pin for instance 'clock.lscc_pll_inst.u_PLL_B'.
End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : <n/a>
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only.


Changing speed to M

Starting full timing analysis...
Changing speed to 6
Total CPU time 0 secs 
Total REAL time: 0 secs 
Completely routed.
End of route.  189 routed (100.00%); 0 unrouted.

Writing design to file proj_guitar_hero_impl_1_par.dir/5_1.udb ...


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -2147483.648
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = -2147483.648
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  Time: 6 secs 
Total REAL Time: 7 secs 
Peak Memory Usage: 100 MB


par done!

Note: user must run 'timing' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor Corporation,  All rights reserved.

timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m  -pwrprd -html -rpt "proj_guitar_hero_impl_1.twr" "proj_guitar_hero_impl_1.udb" 
timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt proj_guitar_hero_impl_1.twr proj_guitar_hero_impl_1.udb -gui
Starting design reading...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/Program Files/lscc/radiant/3.0/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.
Loading udb::Database ...
Design:  vga
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V



Successfully loading udb, 0.05 seconds

Initializing timer
Starting design annotation....
WARNING - No master clock for
	generated clock	"create_generated_clock.WARNING - No master clock for
	generated clock	"create_generated_clock.WARNING - Missing master pin for instance 'clock.lscc_pll_inst.u_PLL_B'.WARNING - Missing master pin for instance 'clock.lscc_pll_inst.u_PLL_B'.29 pins removed from timing;  check file physicalTimingIgnoredPins.log
High-Performance_1.2V

Starting full timing analysis...
Performance Hardware Data Status:   Advanced       Version 1.0.
Connections ignored  6  counted  171  covered  0
Changing speed to m

Starting full timing analysis...

STA Runtime and Peak Memory Usage :
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 88 MB

 1.284067s wall, 0.703125s user + 0.156250s system = 0.859375s CPU (66.9%)


tmcheck -par "proj_guitar_hero_impl_1.par" 

bitgen -w "proj_guitar_hero_impl_1.udb" -f "proj_guitar_hero_impl_1.t2b" 
Loading proj_guitar_hero_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/Program Files/lscc/radiant/3.0/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  vga
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 



BITGEN: Bitstream Generator Radiant Software (64-bit) 3.0.0.24.1
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "\\vs-home\npower03\GitHub\es4-guitar-hero\proj_guitar_hero\impl_1\proj_guitar_hero_impl_1.bin".
Bitstream generation complete!

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 107 MB


ibisgen "proj_guitar_hero_impl_1.udb" "C:/Program Files/lscc/radiant/3.0/cae_library/ibis/iCE40UP.ibs"
IBIS Models Generator: Lattice Radiant Software (64-bit) 3.0.0.24.1

Fri Dec 10 15:55:04 2021

Loading proj_guitar_hero_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/Program Files/lscc/radiant/3.0/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  vga
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 

Created design models.


Generating: \\vs-home\npower03\GitHub\es4-guitar-hero\proj_guitar_hero\impl_1\IBIS\proj_guitar_hero_impl_1.ibs


INFO - Design IBIS models are generated for board level analysis.

backanno "proj_guitar_hero_impl_1.udb"  -o "proj_guitar_hero_impl_1_vo.vo"      -sp "High-Performance_1.2V"  -w -neg
backanno: version Radiant Software (64-bit) 3.0.0.24.1
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor Corporation,  All rights reserved.

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/Program Files/lscc/radiant/3.0/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Loading udb::Database ...
Design:  vga
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Performance Hardware Data Status:   Advanced       Version 1.0.



Writing a verilog netlist based on the proj_guitar_hero_impl_1 design file.

Writing Verilog netlist to file proj_guitar_hero_impl_1_vo.vo
Writing SDF timing to file proj_guitar_hero_impl_1_vo.sdf
Backanno finished with 0 posted error messages.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 81 MB
