emul asic power temperatur monitor system fpga prototyp invas mpsoc comput architectur elisabeth glocker qingq chen ashequ zaidi ulf schlichtmann dori schmitt landsiedel institut technic electron institut electron design autom technisch universita nchen munich germani email abstract contribut emul asic temperatur power monitor system tpmon fpga prototyp present test control processor temper atur control target oper strategi approach emul power monitor base instruct level energi model emul temper atur monitor thermal model monitor system suppli invas mpsoc comput architectur hardwar status power temperatur data processor system data requir resourc awar load distribut proof concept oper strategi control target evalu tile invas mpsoc comput system introduct demand increas perform time decreas featur size modern cmos technolog lead higher power densiti increas processor tem peratur high temperatur reduc circuit speed transistor degrad workload distribut uniform circuit block typic case processor local temperatur hot spot great affect lifetim reliabl chip multi processor system chip mpsoc critic temperatur depend power densiti activ power densiti neighbour core temperatur dis tribut uniform core core process load processor vari extrem differ process capabl vulner degrad processor type behav differ differ hardwar imperfect chang lifetim system monitor oper temperatur power time control limit load balanc increas lifetim reliabl find best suitabl applic processor pair resourc allo cation processor vari process capabl monitor power temperatur need consid current core local hardwar status provid power monitor inter core hardwar status provid temperatur monitor temperatur influenc neighbour core activ invas comput resourc awar program paradigm resourc processor temporarili alloc applic tempor dynam time organis manner current physic hardwar properti power temperatur age includ resourc alloc select best suitabl resourc applic pair reach system target limit temperatur increas reliabl fpga prototyp requir design phase ver ific design paramet tune envis asic produc real temperatur sensor monitor modul analog circuit implement power temperatur monitor direct impl ment prefabr fpga structur fpga will behaviour compar envi sion asic implement evalu perform resourc alloc monitor data behaviour asic monitor system emul fpga reliabl evalu realtim monitor system useabl time need run speed processor prototyp deliv data approach power monitor slower processor prototyp temperatur analys run system reli real temperatur sensor host run thermal model tool slower processor prototyp tpmon implement usag strategi implement tpmon fig emul behaviour asic monitor system invas mpsoc architec ture core tsmc technolog clock frequenc mhz tile tpmon singl temperatur monitor core power monitor emul power monitor base energi model instruct level store tabl power lut averag energi consumpt instruct leon core emul temperatur monitor base thermal model detail consid current temperatur temp lut influenc tempera ture base neighbour core activ neighbour maxim delay monitor input output copyright held author owner workshop resourc awar adapt multi core comput race paderborn germani fig implement tpmon tile core power monitor need core duplic time tpmon clock frequenc mhz suitabl invas fpga prototyp maxim clock frequenc mhz tpmon accumul power individu processor time step clock cycl asic core clock frequenc mhz correspond temperatur valu determin accumul power temperatur valu read tile local resourc alloc accumul abstract valu time support system inter tile resourc alloc monitor data control temperatur intel ligent load balanc resourc alloc outbal high temperatur low control target deliv monitor data resourc alloc oper strategi control target evalu tile invas mpsoc comput system tile core tpmon proof concept exampl task result lowest power consumpt result highest power consumpt assum map core resourc alloc strategi neighbour core lead temperatur evolut task ning core core tile medium power consumpt activ temperatur neighbour core tile activ highest power consumpt temperatur control target temperatur low strategi achiev lowest global maximum temperatur chosen exampl strategi core highest core lowest power consumpt tile max temperatur tile lower core temperatur better reduct age lifetim reliabl increas control target temperatur differ core insid tile low ensur core age insid tile strategi achiev core temperatur tile chosen exampl strategi core highest power consumpt tile lowest power consumpt tile core temperatur iii conclus futur work present fpga emul asic power temperatur time monitor system invas mpsoc comput architectur suppli hardwar status term power temperatur data processor monitor emul requir evalu entir mpsoc system fpga prototyp stage system realiz asic temperatur monitor will analog circuit futur work will optim monitor system invas mpsoc comput architectur detail studi resourc alloc process monitor data account will emul age monitor age model acknowledg work support german founda tion dfg transregion collabor centr invas comput sfb refer atienza fast fpga base thermal emul framework multi processor system chip design autom confer dac bolognino synthesi power model sparc processor master thesi kth royal institut technolog brook power thermal reliabl model nanomet scale microprocessor ieee micro coburn power emul paradigm power esti mation proceed annual design autom confer dac glocker model temperatur scenario multicor processor system adv radio sci lorenz effici analyz impact age effect larg integr circuit journal microelectron reliabl penilazzi system level framework energi perform estim system chip architectur phd dissert kth royal institut technolog semenov impact heat long term reliabl perform degrad cmos circuit ieee transact devic materi reliabl skadron temperatur awar microarchitectur model implement acm transact architectur code optimiza tion teich invas comput overview bner becker multiprocessor system chip hardwar design tool integr germani springer 