output_mem_ila.vhd,vhdl,xil_defaultlib,../../../../dice.gen/sources_1/ip/output_mem_ila/sim/output_mem_ila.vhd,incdir="../../../../dice.gen/sources_1/ip/output_mem_ila/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
