m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/program/FPGA/AD9250/simulation/modelsim
v+9pOEbXkTnesWOKvZaQHMJmRCSAaK9s98u9Gi4KYwxw=
Z0 !s110 1576766098
!i10b 0
!s100 zIJzU3j1Q[eCan7Kb3g<K2
IE1`1?RZlKTmnB^VQmN>LP3
Z1 VDg1SIo80bB@j0V0VzS_@n1
!i119 1
!i8a 323656800
Z2 dF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim
Z3 w1576766098
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_base.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_base.v
Z4 L0 38
Z5 OL;L;10.6d;65
r1
!s85 0
31
!s108 1576766097.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_base.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_base.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
Z6 o-work jesd204b_altera_jesd204_rx_161
Z7 tCvgOpt 0
nc315395
vAhf2Fnnoa+WkBGOALG2Nn4L7Mp8lFwsrAxfA6RRftmM=
R0
!i10b 0
!s100 SDM:_KL9=2_EiH2In_ghG0
Ii4]Ji8E^zGYzd5EDMCc3l1
R1
!i119 1
!i8a 651509072
R2
R3
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_csr.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_csr.v
R4
R5
r1
!s85 0
31
Z8 !s108 1576766098.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_csr.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_csr.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R6
R7
nc31712
vVzImGW44uEMTV43hmNvTi2MHKKIbo+PhoChK6z6B9qY=
R0
!i10b 0
!s100 GL>EDFA?Y8H?M<FM_]^hd2
IJI;YnVe3V8mc60K`3_:gW0
R1
!i119 1
!i8a 2145068304
R2
R3
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_ctl.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_ctl.v
R4
R5
r1
!s85 0
31
R8
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_ctl.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_ctl.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R6
R7
nc3171c
vAGRGJ/bdB6Cgb6wVqiz+IF6KOslV/DAScSdfWh0iUfU=
Z9 !s110 1576766099
!i10b 0
!s100 A`d_NFZ1a<D88D4e13U?93
I>U:RL0_0?X[[l@D@J1i4E3
R1
!i119 1
!i8a 1522751904
R2
Z10 w1576766099
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_descrambler.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_descrambler.v
R4
R5
r1
!s85 0
31
R8
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_descrambler.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_descrambler.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R6
R7
nb750ba2
vJouj6sIXhQAVZ1v9ISfnpPoH4hr1hU/WCDZHpS0tFiU=
R9
!i10b 0
!s100 kJnmJ2Xcz8^5ILZGWLTS33
I8S:`_5HkhghfFK^?Kj5Rg3
R1
!i119 1
!i8a 366689152
R2
R10
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll.v
R4
R5
r1
!s85 0
31
Z11 !s108 1576766099.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R6
R7
nc3189c
viBi6e7lDnG2P+o615Ada2lcI7AFzkdOYdPlRvNK9L6A=
R9
!i10b 0
!s100 KP0^8WfjZ<`Nle^mi396]1
IELXGz?R<Qg@m5WI8idkYM3
R1
!i119 1
!i8a 1240444368
R2
R10
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_char_val.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_char_val.v
R4
R5
r1
!s85 0
31
R11
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_char_val.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_char_val.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R6
R7
nf0e45dc
vPNbjpQEL3LLoUPwcEUmUIIei5rR1aSk6VqptxH2sbtc=
Z12 !s110 1576766100
!i10b 0
!s100 iZ48;B_:Nh`KVZlHLFS2X2
I`P7oMMnlH>]K7>FKIe=K@2
R1
!i119 1
!i8a 722898240
R2
Z13 w1576766100
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_cs.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_cs.v
R4
R5
r1
!s85 0
31
Z14 !s108 1576766100.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_cs.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_cs.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R6
R7
n18a2993
vQcY5LxYmWZbCjOHPgTKg2SJq+cBInLJ8rmGGCQXFSqch6k56lB3dEO/kYJjaVdRE
Z15 !s110 1576766101
!i10b 0
!s100 LLlBdZC7M^Gb_bSLDacTU0
Ib1Vc:Q9N08YAa]LE8eDFl1
R1
!i119 1
!i8a 413938384
R2
Z16 w1576766101
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_data_store.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_data_store.v
R4
R5
r1
!s85 0
31
Z17 !s108 1576766101.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_data_store.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_data_store.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R6
R7
nd434fa5
v9GcUejYPen5zbpjYj+1DsCDDgL8RuJdpnCZ0Q51KMfM=
Z18 !s110 1576766102
!i10b 0
!s100 O;<MiBZ@5KcFbP=eZGD]X0
ImkH=COog_fY;MMC]UK[0J3
R1
!i119 1
!i8a 996841136
R2
Z19 w1576766102
Z20 8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_dec.v
Z21 FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_dec.v
R4
R5
r1
!s85 0
31
Z22 !s108 1576766102.000000
Z23 !s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_dec.v|
Z24 !s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_dec.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R6
R7
n881f823
vhHKIt6UegUHDMsOdDWvQxy/kxV1hsAKibGBA+Oh0ReVU/5FqthMtB5ndrfuXxMb5
R18
!i10b 0
!s100 b;g:g8zSb^NijdINa1mFc0
IEHZPR<A2Xg3lU[JB:[2`Q0
R1
!i119 1
!i8a 12599040
R2
R19
R20
R21
R4
R5
r1
!s85 0
31
R22
R23
R24
!i113 0
R6
R7
nb1d67c7
vjEra5SOab62vO+NfFsy4tJhjmgN1edzsDBkCWvkOq/A=
R18
!i10b 0
!s100 ];5BHzXM85KNoNd7IIoJj3
I?_Pf`iLJN7Y^:_ZX[61RQ2
R1
!i119 1
!i8a 2007299232
R2
R19
Z25 8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_enc.v
Z26 FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_enc.v
R4
R5
r1
!s85 0
31
R17
Z27 !s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_enc.v|
Z28 !s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_enc.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R6
R7
n881fad3
vNdwtumLtFQTfpo4fmYHSoAKnQ4bhOIj8dEUDMezGSS02oIXw5Ge9Ez4T8Tq9cxrK
R18
!i10b 0
!s100 Xb26fl2:EAE?AdoRB_hV62
I56MG8`T;WPhB:L:^`GVDC3
R1
!i119 1
!i8a 1978264368
R2
R19
R25
R26
R4
R5
r1
!s85 0
31
R17
R27
R28
!i113 0
R6
R7
nb1d91f2
vWtfea87MlX3KpAg4+a2aRCdxCNIq+RruJji0Mb5YGVk=
Z29 !s110 1576766103
!i10b 0
!s100 Dh`8DYmz^LVRX9EU8zPfH3
IcG?6@k5mZd>zIn_<SNdmP3
R1
!i119 1
!i8a 1290759424
R2
Z30 w1576766103
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_fifo.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_fifo.v
R4
R5
r1
!s85 0
31
R22
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_fifo.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_ecc_fifo.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R6
R7
n81fe64f
vQq+Sflqag6oUonwgFckWUaMiYOpZsSocoRUlm6F7Qtn+s9I7Q8eyLFyYKTmi6viq
R15
!i10b 0
!s100 6JOdT=O<m9ZJl9;AVW9YG2
IGMzmUIgCY?LekU]?]m1_M0
R1
!i119 1
!i8a 357853104
R2
R16
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_frame_align.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_frame_align.v
R4
R5
r1
!s85 0
31
R14
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_frame_align.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_frame_align.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R6
R7
n9ca8f4e
vb1P45zQ8u90uA2R0fI/U2ZzdbV3tpLIL+/YxNjE8n0czQy9QkpE6/EJzC2OXzyzq
R12
!i10b 0
!s100 <Vn@OF<a0PAfeXgf;lF1z0
I4<FCiHjdE`l@ZEhglP;S61
R1
!i119 1
!i8a 756742272
R2
R13
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_fs_char_replace.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_fs_char_replace.v
R4
R5
r1
!s85 0
31
R14
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_fs_char_replace.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_fs_char_replace.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R6
R7
n5fb3d55
vsc+wXr36ZjrzDHDjxIA8vXwURRFWftY32+Ioibi2xl6QVpJ3R7nyKJXVevD8ffem
R15
!i10b 0
!s100 M5TaJ1B[;6L3n>AW57T^a3
IQZ;MZ;@2mCJ`ME6:iBWJ`2
R1
!i119 1
!i8a 862842960
R2
R16
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_lane_align.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_lane_align.v
R4
R5
r1
!s85 0
31
R17
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_lane_align.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_lane_align.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R6
R7
n17e381e
vGEjLwchl4PhprFX0wJeG2J7j/i/zKVogchgn8iwsQ6UhGsSkhWC/nvWqDZ9rHIgV
R29
!i10b 0
!s100 o5Qa<`9Q`Alk>=YJGc=Pa0
I?c_0C9zR1F9G;VWh;j:7U1
R1
!i119 1
!i8a 947626256
R2
R30
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_wo_ecc_fifo.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_wo_ecc_fifo.v
R4
R5
r1
!s85 0
31
Z31 !s108 1576766103.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_wo_ecc_fifo.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_dll_wo_ecc_fifo.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R6
R7
nb3aa2df
viGLBoadmkCkA8YGNjMs6iGrN2IguLvD6c1kz9tyLqAI=
R29
!i10b 0
!s100 _okYmTB2]Mh:zLIPS<m@C3
IE^bd7__4C<7@:_67=Y[MZ2
R1
!i119 1
!i8a 1139953232
R2
R30
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_regmap.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_regmap.v
R4
R5
r1
!s85 0
31
R31
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_regmap.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/sim/mentor/altera_jesd204_rx_regmap.v|-work|jesd204b_altera_jesd204_rx_161|
!i113 0
R6
R7
n250efb0
