<stg><name>radix_Pipeline_VITIS_LOOP_66_1</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %counter = alloca i32 1

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %input_r, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i4 0, i4 %counter

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %while.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body:0 %counter_1 = load i4 %counter

]]></Node>
<StgValue><ssdm name="counter_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.body:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
while.body:2 %icmp_ln66 = icmp_eq  i4 %counter_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
while.body:4 %add_ln69 = add i4 %counter_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body:5 %br_ln66 = br i1 %icmp_ln66, void %while.body.split, void %while.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="4">
<![CDATA[
while.body.split:0 %counter_cast = zext i4 %counter_1

]]></Node>
<StgValue><ssdm name="counter_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split:2 %input_r_addr = getelementptr i8 %input_r, i64 0, i64 %counter_cast

]]></Node>
<StgValue><ssdm name="input_r_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="3">
<![CDATA[
while.body.split:3 %temp_value = load i3 %input_r_addr

]]></Node>
<StgValue><ssdm name="temp_value"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.split:6 %store_ln66 = store i4 %add_ln69, i4 %counter

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0">
<![CDATA[
while.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.split:1 %specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln64"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="3">
<![CDATA[
while.body.split:3 %temp_value = load i3 %input_r_addr

]]></Node>
<StgValue><ssdm name="temp_value"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split:4 %vla1_addr = getelementptr i8 %vla1, i64 0, i64 %counter_cast

]]></Node>
<StgValue><ssdm name="vla1_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
while.body.split:5 %store_ln68 = store i8 %temp_value, i3 %vla1_addr

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
while.body.split:7 %br_ln66 = br void %while.body

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="35" name="input_r" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="36" name="vla1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="vla1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="38" from="StgValue_37" to="counter" fromId="37" toId="5">
</dataflow>
<dataflow id="40" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="39" toId="6">
</dataflow>
<dataflow id="41" from="input_r" to="specmemcore_ln0" fromId="35" toId="6">
</dataflow>
<dataflow id="43" from="StgValue_42" to="specmemcore_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="45" from="StgValue_44" to="specmemcore_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="47" from="StgValue_46" to="specmemcore_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="49" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="48" toId="7">
</dataflow>
<dataflow id="50" from="input_r" to="specinterface_ln0" fromId="35" toId="7">
</dataflow>
<dataflow id="52" from="empty_3" to="specinterface_ln0" fromId="51" toId="7">
</dataflow>
<dataflow id="54" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="55" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="57" from="empty_0" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="58" from="StgValue_37" to="specinterface_ln0" fromId="37" toId="7">
</dataflow>
<dataflow id="59" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="60" from="empty_0" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="61" from="empty_0" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="62" from="empty_0" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="63" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="64" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="65" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="66" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="67" from="empty_0" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="68" from="empty_0" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="70" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="7">
</dataflow>
<dataflow id="71" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="73" from="StgValue_72" to="store_ln0" fromId="72" toId="8">
</dataflow>
<dataflow id="74" from="counter" to="store_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="75" from="counter" to="counter_1" fromId="5" toId="10">
</dataflow>
<dataflow id="77" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="78" from="StgValue_69" to="specpipeline_ln0" fromId="69" toId="11">
</dataflow>
<dataflow id="79" from="StgValue_53" to="specpipeline_ln0" fromId="53" toId="11">
</dataflow>
<dataflow id="80" from="StgValue_37" to="specpipeline_ln0" fromId="37" toId="11">
</dataflow>
<dataflow id="81" from="StgValue_53" to="specpipeline_ln0" fromId="53" toId="11">
</dataflow>
<dataflow id="83" from="p_str" to="specpipeline_ln0" fromId="82" toId="11">
</dataflow>
<dataflow id="84" from="counter_1" to="icmp_ln66" fromId="10" toId="12">
</dataflow>
<dataflow id="86" from="StgValue_85" to="icmp_ln66" fromId="85" toId="12">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="87" toId="13">
</dataflow>
<dataflow id="90" from="StgValue_89" to="empty" fromId="89" toId="13">
</dataflow>
<dataflow id="91" from="StgValue_89" to="empty" fromId="89" toId="13">
</dataflow>
<dataflow id="92" from="StgValue_89" to="empty" fromId="89" toId="13">
</dataflow>
<dataflow id="93" from="counter_1" to="add_ln69" fromId="10" toId="14">
</dataflow>
<dataflow id="95" from="StgValue_94" to="add_ln69" fromId="94" toId="14">
</dataflow>
<dataflow id="96" from="icmp_ln66" to="br_ln66" fromId="12" toId="15">
</dataflow>
<dataflow id="97" from="counter_1" to="counter_cast" fromId="10" toId="16">
</dataflow>
<dataflow id="98" from="input_r" to="input_r_addr" fromId="35" toId="17">
</dataflow>
<dataflow id="100" from="StgValue_99" to="input_r_addr" fromId="99" toId="17">
</dataflow>
<dataflow id="101" from="counter_cast" to="input_r_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="102" from="input_r_addr" to="temp_value" fromId="17" toId="18">
</dataflow>
<dataflow id="103" from="add_ln69" to="store_ln66" fromId="14" toId="19">
</dataflow>
<dataflow id="104" from="counter" to="store_ln66" fromId="5" toId="19">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecLoopName" to="specloopname_ln64" fromId="105" toId="20">
</dataflow>
<dataflow id="108" from="empty_14" to="specloopname_ln64" fromId="107" toId="20">
</dataflow>
<dataflow id="109" from="input_r_addr" to="temp_value" fromId="17" toId="21">
</dataflow>
<dataflow id="110" from="vla1" to="vla1_addr" fromId="36" toId="22">
</dataflow>
<dataflow id="111" from="StgValue_99" to="vla1_addr" fromId="99" toId="22">
</dataflow>
<dataflow id="112" from="counter_cast" to="vla1_addr" fromId="16" toId="22">
</dataflow>
<dataflow id="113" from="temp_value" to="store_ln68" fromId="21" toId="23">
</dataflow>
<dataflow id="114" from="vla1_addr" to="store_ln68" fromId="22" toId="23">
</dataflow>
<dataflow id="115" from="icmp_ln66" to="StgValue_2" fromId="12" toId="2">
</dataflow>
</dataflows>


</stg>
