/*
 * Mediatek's MT6877 SoC device tree source
 *
 * Copyright (C) 2020 MediaTek Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
 * See http://www.gnu.org/licenses/gpl-2.0.html for more details.
 */

#include <generated/autoconf.h>
/dts-v1/;
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/mmc/mt6877-msdc.h>
#include <dt-bindings/phy/phy.h>

/ {
	model = "MT6877";
	compatible = "mediatek,MT6877";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	/* chosen */
	chosen: chosen {
		bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram \
			vmalloc=400M slub_debug=OFZPU swiotlb=noforce \
			earlycon=mtk8250,mmio32,0x11002000 \
			initcall_debug=1 \
			firmware_class.path=/vendor/firmware \
			memblock=debug \
			page_owner=on";
			kaslr-seed = <0 0>;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@000 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0000>;
			enable-method = "psci";
			clock-frequency = <2000000000>;
		};

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&cpu0>;
				};
			};
		};
		};

	memory {
		device_type = "memory";
		reg = <0 0x40000000 0 0x3e605000>;
	};

	reserved_memory: reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
	};

	gic: interrupt-controller {
		compatible = "arm,gic-v3";
		#interrupt-cells = <3>;
		#address-cells = <2>;
		#size-cells = <2>;
		#redistributor-regions = <1>;
		interrupt-parent = <&gic>;
		interrupt-controller;
		reg = <0 0x0c000000 0 0x40000>, // distributor
		      <0 0x0c040000 0 0x200000>; // redistributor
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
	};

	hwrng: hwrng {
		compatible = "mediatek,mt67xx-rng";
	};

	topckgen@10000000 {
		compatible = "mediatek,topckgen";
		reg = <0 0x10000000 0 0x1000>;
	};

	infracfg_ao@10001000 {
		compatible = "mediatek,infracfg_ao";
		reg = <0 0x10001000 0 0x1000>;
	};

	infracfg_ao_mem@10002000 {
		compatible = "mediatek,infracfg_ao_mem";
		reg = <0 0x10002000 0 0x1000>;
	};

	iocfg_0@10002000 {
		compatible = "mediatek,iocfg_0";
		reg = <0 0x10002000 0 0x200>;
	};

	iocfg_1@10002200 {
		compatible = "mediatek,iocfg_1";
		reg = <0 0x10002200 0 0x200>;
	};

	iocfg_2@10002400 {
		compatible = "mediatek,iocfg_2";
		reg = <0 0x10002400 0 0x200>;
	};

	iocfg_3@10002600 {
		compatible = "mediatek,iocfg_3";
		reg = <0 0x10002600 0 0x200>;
	};

	iocfg_4@10002800 {
		compatible = "mediatek,iocfg_4";
		reg = <0 0x10002800 0 0x200>;
	};

	iocfg_5@10002a00 {
		compatible = "mediatek,iocfg_5";
		reg = <0 0x10002a00 0 0x200>;
	};

	iocfg_6@10002c00 {
		compatible = "mediatek,iocfg_6";
		reg = <0 0x10002c00 0 0x200>;
	};

	pericfg@10003000 {
		compatible = "mediatek,pericfg";
		reg = <0 0x10003000 0 0x1000>;
	};

	gpio@10005000 {
		compatible = "mediatek,gpio";
		reg = <0 0x10005000 0 0x1000>;
	};

	pio: pinctrl {
	};

	/* ATF logger */
	atf_logger {
		compatible = "mediatek,atf_logger";
	};

	msdc0: msdc@11230000 {
		compatible = "mediatek,msdc";
		reg = <0 0x11230000 0 0x10000>;
		interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>;
	};

	msdc1: msdc@11240000{
		compatible = "mediatek,msdc";
		reg = <0 0x11240000 0 0x1000>;
		interrupts = <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>;
	};

	msdc0_top@11f50000 {
		compatible = "mediatek,msdc0_top";
		reg = <0 0x11f50000 0 0x1000>;
	};

	msdc1_top@11c70000 {
		compatible = "mediatek,msdc1_top";
		reg = <0 0x11c70000 0 0x1000>;
	};

	sleep@10006000 {
		compatible = "mediatek,sleep";
		reg = <0 0x10006000 0 0x1000>;
		interrupts = <GIC_SPI 266 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 267 IRQ_TYPE_LEVEL_HIGH>;
	};

	sleep@10006a00 {
		compatible = "mediatek,sleep";
		reg = <0 0x10006a00 0 0x400>;
		interrupts = <GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH>;
	};

	sleep@10006e00 {
		compatible = "mediatek,sleep";
		reg = <0 0x10006e00 0 0x200>;
		interrupts = <GIC_SPI 269 IRQ_TYPE_LEVEL_HIGH>;
	};

	toprgu@10007000 {
		compatible = "mediatek,toprgu";
		reg = <0 0x10007000 0 0x1000>;
	};

	apxgpt@10008000 {
		compatible = "mediatek,apxgpt";
		reg = <0 0x10008000 0 0x1000>;
		interrupts = <GIC_SPI 255 IRQ_TYPE_LEVEL_HIGH>;
	};

	sej@1000a000 {
		compatible = "mediatek,sej";
		reg = <0 0x1000a000 0 0x1000>;
		interrupts = <GIC_SPI 274 IRQ_TYPE_LEVEL_HIGH>;
	};

	apirq@1000b000 {
		compatible = "mediatek,apirq";
		reg = <0 0x1000b000 0 0x1000>;
		interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>;
	};

	apmixed@1000c000 {
		compatible = "mediatek,apmixed";
		reg = <0 0x1000c000 0 0xe00>;
	};

	fhctl@1000ce00 {
		compatible = "mediatek,fhctl";
		reg = <0 0x1000ce00 0 0x200>;
	};

	pwrap@1000d000 {
		compatible = "mediatek,pwrap";
		reg = <0 0x1000d000 0 0x1000>;
	};

	devapc_ao_infra_peri@1000e000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0 0x1000e000 0 0x1000>;
	};

	sleep_reg_md@1000f000 {
		compatible = "mediatek,sleep_reg_md";
		reg = <0 0x1000f000 0 0x1000>;
	};

	kp@10010000 {
		compatible = "mediatek,kp";
		reg = <0 0x10010000 0 0x1000>;
		interrupts = <GIC_SPI 106 IRQ_TYPE_EDGE_RISING>;
	};

	topmisc@10011000 {
		compatible = "mediatek,topmisc";
		reg = <0 0x10011000 0 0x1000>;
	};

	mbist_ao@10013000 {
		compatible = "mediatek,mbist_ao";
		reg = <0 0x10013000 0 0x1000>;
	};

	apcldmain_ao@10014000 {
		compatible = "mediatek,apcldmain_ao";
		reg = <0 0x10014000 0 0x400>;
	};

	apcldmaout_ao@10014400 {
		compatible = "mediatek,apcldmaout_ao";
		reg = <0 0x10014400 0 0x400>;
	};

	apcldmamisc_ao@10014800 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0 0x10014800 0 0x400>;
	};

	apcldmamisc_ao@10014c00 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0 0x10014c00 0 0x400>;
	};

	devapc_mpu_ao@10015000 {
		compatible = "mediatek,devapc_mpu_ao";
		reg = <0 0x10015000 0 0x1000>;
	};

	mdcldmaout_ao@10015400 {
		compatible = "mediatek,mdcldmaout_ao";
		reg = <0 0x10015400 0 0x400>;
	};

	mdcldmamisc_ao@10015800 {
		compatible = "mediatek,mdcldmamisc_ao";
		reg = <0 0x10015800 0 0x400>;
	};

	aes_top0@10016000 {
		compatible = "mediatek,aes_top0";
		reg = <0 0x10016000 0 0x1000>;
	};

	sys_timer@10017000 {
		compatible = "mediatek,sys_timer";
		reg = <0 0x10017000 0 0x1000>;
	};

	timer: timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_PPI 14 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_PPI 10 IRQ_TYPE_LEVEL_HIGH>;
		clock-frequency = <13000000>;
	};

	uart_clk: dummy26m {
		compatible = "fixed-clock";
		clock-frequency = <10000000>;
	};

	apdma: dma-controller@10217a80 {
		compatible = "mediatek,mt6577-uart-dma";
		reg = <0 0x10217a80 0 0x80>,
		      <0 0x10217b00 0 0x80>,
		      <0 0x10217b80 0 0x80>,
		      <0 0x10217c00 0 0x80>;
		interrupts = <GIC_SPI 182 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 183 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 185 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&uart_clk>;
		clock-names = "apdma";
		#dma-cells = <1>;
		dma-bits = <34>;
	};

	apuart0: serial@11002000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0 0x11002000 0 0x1000>;
		interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&uart_clk>, <&uart_clk>;
		clock-names = "baud", "bus";
		dmas = <&apdma 0
				&apdma 1>;
		dma-names = "tx", "rx";
	};

	apuart1: serial@11003000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0 0x11003000 0 0x1000>;
		interrupts = <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&uart_clk>, <&uart_clk>;
		clock-names = "baud", "bus";
		dmas = <&apdma 2
				&apdma 3>;
		dma-names = "tx", "rx";
	};

	modem_temp_share@10018000 {
		compatible = "mediatek,modem_temp_share";
		reg = <0 0x10018000 0 0x1000>;
	};

	devapc_ao_md@10019000 {
		compatible = "mediatek,devapc_ao_md";
		reg = <0 0x10019000 0 0x1000>;
	};

	security_ao@1001a000 {
		compatible = "mediatek,security_ao";
		reg = <0 0x1001a000 0 0x1000>;
	};

	topckgen_ao@1001b000 {
		compatible = "mediatek,topckgen_ao";
		reg = <0 0x1001b000 0 0x1000>;
	};

	devapc_ao_mm@1001c000 {
		compatible = "mediatek,devapc_ao_mm";
		reg = <0 0x1001c000 0 0x1000>;
	};

	sleep_sram@1001e000 {
		compatible = "mediatek,sleep_sram";
		reg = <0 0x1001e000 0 0x4000>;
	};

	sleep_sram@1001f000 {
		compatible = "mediatek,sleep_sram";
		reg = <0 0x1001f000 0 0x1000>;
	};

	sleep_sram@10020000 {
		compatible = "mediatek,sleep_sram";
		reg = <0 0x10020000 0 0x1000>;
	};

	sleep_sram@10021000 {
		compatible = "mediatek,sleep_sram";
		reg = <0 0x10021000 0 0x1000>;
	};

	devapc_ao_infra_peri@10022000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0 0x10022000 0 0x1000>;
	};

	devapc_ao_infra_peri@10023000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0 0x10023000 0 0x1000>;
	};

	devapc_ao_infra_peri@10024000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0 0x10024000 0 0x1000>;
	};

	devapc_ao_infra_peri@10025000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0 0x10025000 0 0x1000>;
	};

	sys_cirq@10204000 {
		compatible = "mediatek,sys_cirq";
		reg = <0 0x10204000 0 0x1000>;
		interrupts = <GIC_SPI 639 IRQ_TYPE_LEVEL_HIGH>;
	};

	mcucfg@10200000 {
		compatible = "mediatek,mcucfg";
		reg = <0 0x10200000 0 0x1000>;
		interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
	};

	mcucfg@10201000 {
		compatible = "mediatek,mcucfg";
		reg = <0 0x10201000 0 0x1000>;
		interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
	};

	mcucfg@10202000 {
		compatible = "mediatek,mcucfg";
		reg = <0 0x10202000 0 0x1000>;
		interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
	};

	mcucfg@10203000 {
		compatible = "mediatek,mcucfg";
		reg = <0 0x10203000 0 0x1000>;
		interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
	};

	m4u@10205000 {
		compatible = "mediatek,m4u";
		reg = <0 0x10205000 0 0x1000>;
	};

	devapc@10207000 {
		compatible = "mediatek,devapc";
		reg = <0 0x10207000 0 0x1000>;
		interrupts = <GIC_SPI 231 IRQ_TYPE_LEVEL_HIGH>;
	};

	bus_dbg@10208000 {
		compatible = "mediatek,bus_dbg";
		reg = <0 0x10208000 0 0x1000>;
	};

	ap_ccif0@10209000 {
		compatible = "mediatek,ap_ccif0";
		reg = <0 0x10209000 0 0x1000>;
		interrupts = <GIC_SPI 238 IRQ_TYPE_LEVEL_HIGH>;
	};

	md_ccif0@1020a000 {
		compatible = "mediatek,md_ccif0";
		reg = <0 0x1020a000 0 0x1000>;
	};

	ap_ccif1@1020b000 {
		compatible = "mediatek,ap_ccif1";
		reg = <0 0x1020b000 0 0x1000>;
		interrupts = <GIC_SPI 240 IRQ_TYPE_LEVEL_HIGH>;
	};

	md_ccif1@1020c000 {
		compatible = "mediatek,md_ccif1";
		reg = <0 0x1020c000 0 0x1000>;
	};

	infra_mbist@1020d000 {
		compatible = "mediatek,infra_mbist";
		reg = <0 0x1020d000 0 0x1000>;
	};

	infracfg@1020e000 {
		compatible = "mediatek,infracfg";
		reg = <0 0x1020e000 0 0x1000>;
	};

	trng@1020f000 {
		compatible = "mediatek,trng";
		reg = <0 0x1020f000 0 0x1000>;
	};

	dxcc_sec@10210000 {
		compatible = "mediatek,dxcc_sec";
		reg = <0 0x10210000 0 0x1000>;
	};

	md2md_md1_ccif0@10211000 {
		compatible = "mediatek,md2md_md1_ccif0";
		reg = <0 0x10211000 0 0x1000>;
	};

	cq_dma@10212000 {
		compatible = "mediatek,cq_dma";
		reg = <0 0x10212000 0 0x1000>;
		interrupts = <GIC_SPI 198 IRQ_TYPE_LEVEL_HIGH>;
	};

	md2md_md2_ccif0@10213000 {
		compatible = "mediatek,md2md_md2_ccif0";
		reg = <0 0x10213000 0 0x1000>;
	};

	sramrom@10214000 {
		compatible = "mediatek,sramrom";
		reg = <0 0x10214000 0 0x1000>;
	};

	infra_bcrm@10215000 {
		compatible = "mediatek,infra_bcrm";
		reg = <0 0x10215000 0 0x1000>;
	};

	sub_infra_bcrm@10216000 {
		compatible = "mediatek,sub_infra_bcrm";
		reg = <0 0x10216000 0 0x1000>;
	};

	dbg_tracker2@10218000 {
		compatible = "mediatek,dbg_tracker2";
		reg = <0 0x10218000 0 0x1000>;
	};

	emi@10219000 {
		compatible = "mediatek,emi";
		reg = <0 0x10219000 0 0x1000>;
		interrupts = <GIC_SPI 233 IRQ_TYPE_LEVEL_HIGH>;
	};

	infra_device_mpu@1021a000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0 0x1021a000 0 0x1000>;
	};

	infra_device_mpu@1021b000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0 0x1021b000 0 0x1000>;
	};

	infracfg_mem@1021c000 {
		compatible = "mediatek,infracfg_mem";
		reg = <0 0x1021c000 0 0x1000>;
	};

	infra_device_mpu@1021d000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0 0x1021d000 0 0x1000>;
	};

	infra_device_mpu@1021e000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0 0x1021e000 0 0x1000>;
	};

	apcldmain@1021f000 {
		compatible = "mediatek,apcldmain";
		reg = <0 0x1021f000 0 0x1000>;
	};

	apcldmaout@1021b400 {
		compatible = "mediatek,apcldmaout";
		reg = <0 0x1021b400 0 0x400>;
	};

	apcldmamisc@1021b800 {
		compatible = "mediatek,apcldmamisc";
		reg = <0 0x1021b800 0 0x400>;
	};

	apcldmamisc@1021bc00 {
		compatible = "mediatek,apcldmamisc";
		reg = <0 0x1021bc00 0 0x400>;
	};

	mdcldmain@1021c000 {
		compatible = "mediatek,mdcldmain";
		reg = <0 0x1021c000 0 0x400>;
	};

	mdcldmaout@1021c400 {
		compatible = "mediatek,mdcldmaout";
		reg = <0 0x1021c400 0 0x400>;
	};

	mdcldmamisc@1021c800 {
		compatible = "mediatek,mdcldmamisc";
		reg = <0 0x1021c800 0 0x400>;
	};

	mdcldmamisc@1021cc00 {
		compatible = "mediatek,mdcldmamisc";
		reg = <0 0x1021cc00 0 0x400>;
	};

	infra_md@1021d000 {
		compatible = "mediatek,infra_md";
		reg = <0 0x1021d000 0 0x1000>;
	};

	bpi_bsi_slv0@1021e000 {
		compatible = "mediatek,bpi_bsi_slv0";
		reg = <0 0x1021e000 0 0x1000>;
	};

	bpi_bsi_slv1@1021f000 {
		compatible = "mediatek,bpi_bsi_slv1";
		reg = <0 0x1021f000 0 0x1000>;
	};

	bpi_bsi_slv2@10225000 {
		compatible = "mediatek,bpi_bsi_slv2";
		reg = <0 0x10225000 0 0x1000>;
	};

	m4u@10220000 {
		compatible = "mediatek,m4u";
		reg = <0 0x10220000 0 0x1000>;
	};

	m4u@10221000 {
		compatible = "mediatek,m4u";
		reg = <0 0x10221000 0 0x1000>;
	};

	m4u@10222000 {
		compatible = "mediatek,m4u";
		reg = <0 0x10222000 0 0x1000>;
	};

	m4u@10223000 {
		compatible = "mediatek,m4u";
		reg = <0 0x10223000 0 0x1000>;
	};

	apdma@10220000 {
		compatible = "mediatek,apdma";
		reg = <0 0x10220000 0 0x4000>;
	};

	m4u@10224000 {
		compatible = "mediatek,m4u";
		reg = <0 0x10224000 0 0x1000>;
	};

	infra_device_mpu@10225000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0 0x10225000 0 0x1000>;
	};

	emi_mpu@10226000 {
		compatible = "mediatek,emi_mpu";
		reg = <0 0x10226000 0 0x1000>;
		interrupts = <GIC_SPI 276 IRQ_TYPE_LEVEL_HIGH>;
	};

	dvfsp@10227000 {
		compatible = "mediatek,dvfsp";
		reg = <0 0x10227000 0 0x1000>;
	};

	gce@10228000 {
		compatible = "mediatek,gce";
		reg = <0 0x10228000 0 0x1000>;
		interrupts = <GIC_SPI 247 IRQ_TYPE_LEVEL_HIGH>;
	};

	gce@10229000 {
		compatible = "mediatek,gce";
		reg = <0 0x10229000 0 0x1000>;
		interrupts = <GIC_SPI 248 IRQ_TYPE_LEVEL_HIGH>;
	};

	gce@1022a000 {
		compatible = "mediatek,gce";
		reg = <0 0x1022a000 0 0x1000>;
	};

	gce@1022b000 {
		compatible = "mediatek,gce";
		reg = <0 0x1022b000 0 0x1000>;
	};

	infra_dpmaif@1022c000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0 0x1022c000 0 0x1000>;
	};

	infra_dpmaif@1022d000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0 0x1022d000 0 0x1000>;
	};

	infra_dpmaif@1022e000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0 0x1022e000 0 0x1000>;
	};

	infra_dpmaif@1022f000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0 0x1022f000 0 0x1000>;
	};

	dramc_ch0_top0@10230000 {
		compatible = "mediatek,dramc_ch0_top0";
		reg = <0 0x10230000 0 0x2000>;
	};

	dramc_ch0_top1@10232000 {
		compatible = "mediatek,dramc_ch0_top1";
		reg = <0 0x10232000 0 0x2000>;
	};

	dramc_ch0_top2@10234000 {
		compatible = "mediatek,dramc_ch0_top2";
		reg = <0 0x10234000 0 0x1000>;
	};

	dramc_ch0_top3@10235000 {
		compatible = "mediatek,dramc_ch0_top3";
		reg = <0 0x10235000 0 0x1000>;
	};

	dramc_ch0_rsv@10236000 {
		compatible = "mediatek,dramc_ch0_rsv";
		reg = <0 0x10236000 0 0x2000>;
	};

	dramc_ch0_rsv@10238000 {
		compatible = "mediatek,dramc_ch0_rsv";
		reg = <0 0x10238000 0 0x2000>;
	};

	dramc_ch0_rsv@1023a000 {
		compatible = "mediatek,dramc_ch0_rsv";
		reg = <0 0x1023a000 0 0x2000>;
	};

	ap_ccif2@1023c000 {
		compatible = "mediatek,ap_ccif2";
		reg = <0 0x1023c000 0 0x1000>;
		interrupts = <GIC_SPI 242 IRQ_TYPE_LEVEL_HIGH>;
	};

	md_ccif2@1023d000 {
		compatible = "mediatek,md_ccif2";
		reg = <0 0x1023d000 0 0x1000>;
	};

	ap_ccif3@1023e000 {
		compatible = "mediatek,ap_ccif3";
		reg = <0 0x1023e000 0 0x1000>;
		interrupts = <GIC_SPI 243 IRQ_TYPE_LEVEL_HIGH>;
	};

	md_ccif3@1023f000 {
		compatible = "mediatek,md_ccif3";
		reg = <0 0x1023f000 0 0x1000>;
	};

	dramc_ch1_top0@10240000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0 0x10240000 0 0x2000>;
	};

	dramc_ch1_top1@10242000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0 0x10242000 0 0x2000>;
	};

	dramc_ch1_top2@10244000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0 0x10244000 0 0x1000>;
	};

	dramc_ch1_top3@10245000 {
		compatible = "mediatek,dramc_ch1_top3";
		reg = <0 0x10245000 0 0x1000>;
	};

	dramc_ch1_rsv@10246000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10246000 0 0x2000>;
	};

	dramc_ch1_rsv@10248000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10248000 0 0x2000>;
	};

	dramc_ch1_rsv@1024a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x1024a000 0 0x2000>;
	};

	ap_ccif4@1024c000 {
		compatible = "mediatek,ap_ccif4";
		reg = <0 0x1024c000 0 0x1000>;
	};

	md_ccif4@1024d000 {
		compatible = "mediatek,md_ccif4";
		reg = <0 0x1024d000 0 0x1000>;
	};

	md_ccif4@1024e000 {
		compatible = "mediatek,md_ccif4";
		reg = <0 0x1024e000 0 0x1000>;
	};

	dramc_ch1_top0@10250000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0 0x10250000 0 0x2000>;
	};

	dramc_ch1_top1@10252000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0 0x10252000 0 0x2000>;
	};

	dramc_ch1_top2@10254000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0 0x10254000 0 0x1000>;
	};

	dramc_ch1_top3@10255000 {
		compatible = "mediatek,dramc_ch1_top3";
		reg = <0 0x10255000 0 0x1000>;
	};

	dramc_ch1_rsv@10256000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10256000 0 0x2000>;
	};

	dramc_ch1_rsv@10258000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10258000 0 0x2000>;
	};

	dramc_ch1_rsv@1025a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x1025a000 0 0x2000>;
	};

	ap_ccif5@1025c000 {
		compatible = "mediatek,ap_ccif5";
		reg = <0 0x1025c000 0 0x1000>;
	};

	md_ccif5@1025d000 {
		compatible = "mediatek,md_ccif5";
		reg = <0 0x1025d000 0 0x1000>;
	};

	mm_vpu_m0_sub_common@1025e000 {
		compatible = "mediatek,mm_vpu_m0_sub_common";
		reg = <0 0x1025e000 0 0x1000>;
	};

	mm_vpu_m1_sub_common@1025f000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0 0x1025f000 0 0x1000>;
	};

	dramc_ch1_top0@10260000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0 0x10260000 0 0x2000>;
	};

	dramc_ch1_top1@10262000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0 0x10262000 0 0x2000>;
	};

	dramc_ch1_top2@10264000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0 0x10264000 0 0x1000>;
	};

	dramc_ch1_top3@10265000 {
		compatible = "mediatek,dramc_ch1_top3";
		reg = <0 0x10265000 0 0x1000>;
	};

	dramc_ch1_rsv@10266000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10266000 0 0x2000>;
	};

	dramc_ch1_rsv@10268000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10268000 0 0x2000>;
	};

	dramc_ch1_rsv@1026a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x1026a000 0 0x2000>;
	};

	mm_vpu_m0_sub_common@10309000 {
		compatible = "mediatek,mm_vpu_m0_sub_common";
		reg = <0 0x10309000 0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030a000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0 0x1030a000 0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030b000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0 0x1030b000 0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030c000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0 0x1030c000 0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030d000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0 0x1030d000 0 0x1000>;
	};

	sys_cirq@10313000 {
		compatible = "mediatek,sys_cirq";
		reg = <0 0x10313000 0 0x1000>;
	};

	sys_cirq@10314000 {
		compatible = "mediatek,sys_cirq";
		reg = <0 0x10314000 0 0x1000>;
	};

	gce@10318000 {
		compatible = "mediatek,gce";
		reg = <0 0x10318000 0 0x1000>;
	};

	gce@10319000 {
		compatible = "mediatek,gce";
		reg = <0 0x10319000 0 0x1000>;
	};

	gce@1031a000 {
		compatible = "mediatek,gce";
		reg = <0 0x1031a000 0 0x1000>;
	};

	gce@1031b000 {
		compatible = "mediatek,gce";
		reg = <0 0x1031b000 0 0x1000>;
	};

	dramc_ch1_rsv@10900000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10900000 0 0x40000>;
	};

	dramc_ch1_rsv@10940000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10940000 0 0xc0000>;
	};

	dramc_ch1_rsv@10a00000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10a00000 0 0x40000>;
	};

	dramc_ch1_rsv@10a40000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10a40000 0 0xc0000>;
	};

	dfd@0c600000 {
		compatible = "mediatek,dfd";
		reg = <0 0x0c600000 0 0x100000>;
	};

	dbg_ao@0d000000 {
		compatible = "mediatek,dbg_ao";
		reg = <0 0x0d000000 0 0x10000>;
	};

	dbg_cti@0d020000 {
		compatible = "mediatek,dbg_cti";
		reg = <0 0x0d020000 0 0x10000>;
	};

	dbg_etr@0d030000 {
		compatible = "mediatek,dbg_etr";
		reg = <0 0x0d030000 0 0x1000>;
	};

	dbg_dem@0d0a0000 {
		compatible = "mediatek,dbg_dem";
		reg = <0 0x0d0a0000 0 0x1000>;
		interrupts = <GIC_SPI 218 IRQ_TYPE_LEVEL_HIGH>;
	};

	dbg_mdsys1@0d100000 {
		compatible = "mediatek,dbg_mdsys1";
		reg = <0 0x0d100000 0 0x80000>;
	};

	g3d_gpueb@13c00000 {
		compatible = "mediatek,g3d_gpueb";
		reg = <0 0x13c00000 0 0x100000>;
	};

	dfd@13e00000 {
		compatible = "mediatek,dfd";
		reg = <0 0x13e00000 0 0x112000>;
	};

	g3d_config@13f90000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13f90000 0 0x10000>;
	};

	g3d_config@13fa0000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fa0000 0 0x10000>;
	};

	g3d_config@13fb7000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fb7000 0 0x1000>;
	};

	g3d_config@13fb8000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fb8000 0 0x1000>;
	};

	g3d_config@13fb9c00 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fb9c00 0 0x100>;
	};

	g3d_config@13fbb000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fbb000 0 0x1000>;
	};

	g3d_dvfs@13fbc000 {
		compatible = "mediatek,g3d_dvfs";
		reg = <0 0x13fbc000 0 0x1000>;
	};

	g3d_config@13fbd000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fbd000 0 0x1000>;
	};

	g3d_config@13fbf000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fbf000 0 0x1000>;
	};

	g3d_config@13fcc000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fcc000 0 0x1000>;
	};

	g3d_config@13fcd000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fcd000 0 0x1000>;
	};

	g3d_config@13fce000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fce000 0 0x1000>;
	};

	g3d_config@13fcf000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fcf000 0 0x1000>;
	};

	mmsys_config@14000000 {
		compatible = "mediatek,mmsys_config";
		reg = <0 0x14000000 0 0x1000>;
	};

	disp_mutex0@14001000 {
		compatible = "mediatek,disp_mutex0";
		reg = <0 0x14001000 0 0x1000>;
	};

	smi_common@14002000 {
		compatible = "mediatek,smi_common";
		reg = <0 0x14002000 0 0x1000>;
	};

	smi_larb0@14003000 {
		compatible = "mediatek,smi_larb0";
		reg = <0 0x14003000 0 0x1000>;
	};

	smi_larb1@14004000 {
		compatible = "mediatek,smi_larb1";
		reg = <0 0x14004000 0 0x1000>;
	};

	disp_ovl0@14005000 {
		compatible = "mediatek,disp_ovl0";
		reg = <0 0x14005000 0 0x1000>;
	};

	disp_ovl0_2l@14006000 {
		compatible = "mediatek,disp_ovl0_2l";
		reg = <0 0x14006000 0 0x1000>;
	};

	disp_rdma0@14007000 {
		compatible = "mediatek,disp_rdma0";
		reg = <0 0x14007000 0 0x1000>;
	};

	disp_rsz0@14008000 {
		compatible = "mediatek,disp_rsz0";
		reg = <0 0x14008000 0 0x1000>;
	};

	disp_color0@14009000 {
		compatible = "mediatek,disp_color0";
		reg = <0 0x14009000 0 0x1000>;
	};

	disp_ccorr1@1400a000 {
		compatible = "mediatek,disp_ccorr1";
		reg = <0 0x1400a000 0 0x1000>;
	};

	disp_ccorr0@1400b000 {
		compatible = "mediatek,disp_ccorr0";
		reg = <0 0x1400b000 0 0x1000>;
	};

	disp_aal0@1400c000 {
		compatible = "mediatek,disp_aal0";
		reg = <0 0x1400c000 0 0x1000>;
	};

	disp_gamma0@1400d000 {
		compatible = "mediatek,disp_gamma0";
		reg = <0 0x1400d000 0 0x1000>;
	};

	disp_postmask0@1400e000 {
		compatible = "mediatek,disp_postmask0";
		reg = <0 0x1400e000 0 0x1000>;
	};

	disp_dither0@1400f000 {
		compatible = "mediatek,disp_dither0";
		reg = <0 0x1400f000 0 0x1000>;
	};

	disp_cm0@14010000 {
		compatible = "mediatek,disp_cm0";
		reg = <0 0x14010000 0 0x1000>;
	};

	disp_spr0@14011000 {
		compatible = "mediatek,disp_spr0";
		reg = <0 0x14011000 0 0x1000>;
	};

	disp_dsc_wrap@14012000 {
		compatible = "mediatek,disp_dsc_wrap";
		reg = <0 0x14012000 0 0x1000>;
	};

	dsi0@14013000 {
		compatible = "mediatek,dsi0";
		reg = <0 0x14013000 0 0x1000>;
	};

	disp_wdma0@14014000 {
		compatible = "mediatek,disp_wdma0";
		reg = <0 0x14014000 0 0x1000>;
	};

	reserved@14015000 {
		compatible = "mediatek,reserved";
		reg = <0 0x14015000 0 0x1000>;
	};

	mm_iommu_0@14016000 {
		compatible = "mediatek,mm_iommu_0";
		reg = <0 0x14016000 0 0x1000>;
	};

	mm_iommu_1@14017000 {
		compatible = "mediatek,mm_iommu_1";
		reg = <0 0x14017000 0 0x1000>;
	};

	mm_iommu_2@14018000 {
		compatible = "mediatek,mm_iommu_2";
		reg = <0 0x14018000 0 0x1000>;
	};

	mm_iommu_3@14019000 {
		compatible = "mediatek,mm_iommu_3";
		reg = <0 0x14019000 0 0x1000>;
	};

	mm_iommu_4@1401a000 {
		compatible = "mediatek,mm_iommu_4";
		reg = <0 0x1401a000 0 0x1000>;
	};

	disp_smi_2x1_sub_common_u0@1401b000 {
		compatible = "mediatek,disp_smi_2x1_sub_common_u0";
		reg = <0 0x1401b000 0 0x1000>;
	};

	disp_smi_2x1_sub_common_u1@1401c000 {
		compatible = "mediatek,disp_smi_2x1_sub_common_u1";
		reg = <0 0x1401c000 0 0x1000>;
	};

	reserved@1401d000 {
		compatible = "mediatek,reserved";
		reg = <0 0x1401d000 0 0x1000>;
	};

	img1_smi_2x1_sub_common@1401e000 {
		compatible = "mediatek,img1_smi_2x1_sub_common";
		reg = <0 0x1401e000 0 0x1000>;
	};

	disp_ovl1_2l@1401f000 {
		compatible = "mediatek,disp_ovl1_2l";
		reg = <0 0x1401f000 0 0x1000>;
	};

	disp_ufbc_wdma@14020000 {
		compatible = "mediatek,disp_ufbc_wdma";
		reg = <0 0x14020000 0 0x10000>;
	};

	reserved@14030000 {
		compatible = "mediatek,reserved";
		reg = <0 0x14030000 0 0xd0000>;
	};

	vdec_gcon@16000000 {
		compatible = "mediatek,vdec_gcon";
		reg = <0 0x16000000 0 0x10000>;
	};

	vdec_gcon@16010000 {
		compatible = "mediatek,vdec_gcon";
		reg = <0 0x16010000 0 0x8000>;
	};

	vdec@16020000 {
		compatible = "mediatek,vdec";
		reg = <0 0x16020000 0 0xd000>;
	};

	vdec@1602d000 {
		compatible = "mediatek,vdec";
		reg = <0 0x1602d000 0 0x1000>;
	};

	vdec@1602e000 {
		compatible = "mediatek,vdec";
		reg = <0 0x1602e000 0 0x1000>;
	};

	vdec@1602f000 {
		compatible = "mediatek,vdec";
		reg = <0 0x1602f000 0 0x1000>;
	};

	vdec@16030000 {
		compatible = "mediatek,vdec";
		reg = <0 0x16030000 0 0xfd0000>;
	};

	venc_gcon@17000000 {
		compatible = "mediatek,venc_gcon";
		reg = <0 0x17000000 0 0x10000>;
	};

	smi_larb7@17010000 {
		compatible = "mediatek,smi_larb7";
		reg = <0 0x17010000 0 0x10000>;
	};

	venc@17020000 {
		compatible = "mediatek,venc";
		reg = <0 0x17020000 0 0x10000>;
	};

	jpgenc@17030000 {
		compatible = "mediatek,jpgenc";
		reg = <0 0x17030000 0 0x10000>;
	};

	mbist@17040000 {
		compatible = "mediatek,mbist";
		reg = <0 0x17040000 0 0x10000>;
	};

	mdpsys_config@1f000000 {
		compatible = "mediatek,mdpsys_config";
		reg = <0 0x1f000000 0 0x1000>;
	};

	mdp_mutex0@1f001000 {
		compatible = "mediatek,mdp_mutex0";
		reg = <0 0x1f001000 0 0x1000>;
	};

	mdp_smi_larb0@1f002000 {
		compatible = "mediatek,mdp_smi_larb0";
		reg = <0 0x1f002000 0 0x1000>;
	};

	mdp_rdma0@1f003000 {
		compatible = "mediatek,mdp_rdma0";
		reg = <0 0x1f003000 0 0x1000>;
	};

	mdp_rdma1@1f004000 {
		compatible = "mediatek,mdp_rdma1";
		reg = <0 0x1f004000 0 0x1000>;
	};

	mdp_aal0@1f005000 {
		compatible = "mediatek,mdp_aal0";
		reg = <0 0x1f005000 0 0x1000>;
	};

	mdp_aal1@1f006000 {
		compatible = "mediatek,mdp_aal1";
		reg = <0 0x1f006000 0 0x1000>;
	};

	mdp_hdr0@1f007000 {
		compatible = "mediatek,mdp_hdr0";
		reg = <0 0x1f007000 0 0x1000>;
	};

	mdp_rsz0@1f008000 {
		compatible = "mediatek,mdp_rsz0";
		reg = <0 0x1f008000 0 0x1000>;
	};

	mdp_rsz1@1f009000 {
		compatible = "mediatek,mdp_rsz1";
		reg = <0 0x1f009000 0 0x1000>;
	};

	mdp_wrot0@1f00a000 {
		compatible = "mediatek,mdp_wrot0";
		reg = <0 0x1f00a000 0 0x1000>;
	};

	mdp_wrot1@1f00b000 {
		compatible = "mediatek,mdp_wrot1";
		reg = <0 0x1f00b000 0 0x1000>;
	};

	mdp_tdshp0@1f00c000 {
		compatible = "mediatek,mdp_tdshp0";
		reg = <0 0x1f00c000 0 0x1000>;
	};

	mdp_tdshp1@1f00d000 {
		compatible = "mediatek,mdp_tdshp1";
		reg = <0 0x1f00d000 0 0x1000>;
	};

	mdp_color0@1f00e000 {
		compatible = "mediatek,mdp_color0";
		reg = <0 0x1f00e000 0 0x1000>;
	};

	mtkfb: mtkfb {
		compatible = "mediatek,mtkfb";
	};

	odm: odm {
		compatible = "simple-bus";
		/* reserved for overlay by odm */
	};

	i2c_common: i2c_common {
		compatible = "mediatek,i2c_common";
		dma_support = /bits/ 8 <3>;
		fifo_support = /bits/ 8 <1>;
		idvfs = /bits/ 8 <1>;
		set_dt_div = /bits/ 8 <1>;
		check_max_freq = /bits/ 8 <1>;
		ver = /bits/ 8 <2>;
		set_ltiming = /bits/ 8 <1>;
		ext_time_config = /bits/ 16 <0x1801>;
		cnt_constraint = /bits/ 8 <1>;
		dma_ver = /bits/ 8 <1>;
	};

	i2c0: i2c0@11e00000 {
		compatible = "mediatek,i2c";
		id = <0>;
		reg = <0 0x11e00000 0 0x1000>,
			<0 0x10220200 0 0x80>;
		interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
		/* clocks = <&imp_iic_wrap_w CLK_IMPW_AP_CLOCK_RO_I2C0>, */
			/* <&infracfg_ao CLK_IFRAO_AP_DMA>; */
		clock-names = "main", "dma";
		clock-div = <5>;
		scl-gpio-id = <97>;
		sda-gpio-id = <98>;
		gpio_start = <0x11e60000>;
		mem_len = <0x200>;
		eh_cfg = <0x50>;
		pu_cfg = <0xe0>;
		rsel_cfg = <0x110>;
		aed = <0x1a>;
	};

	i2c1: i2c1@11d20000 {
		compatible = "mediatek,i2c";
		id = <1>;
		reg = <0 0x11d20000 0 0x1000>,
			<0 0x10220280 0 0x80>;
		interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
		/* clocks = <&imp_iic_wrap_ws CLK_IMPWS_AP_CLOCK_RO_I2C1>, */
			/* <&infracfg_ao CLK_IFRAO_AP_DMA>; */
		clock-names = "main", "dma";
		clock-div = <5>;
		scl-gpio-id = <99>;
		sda-gpio-id = <100>;
		gpio_start = <0x11d10000>;
		mem_len = <0x200>;
		eh_cfg = <0x70>;
		pu_cfg = <0x120>;
		rsel_cfg = <0x170>;
		aed = <0x1a>;
	};

	i2c2: i2c2@11d21000 {
		compatible = "mediatek,i2c";
		id = <2>;
		reg = <0 0x11d21000 0 0x1000>,
			<0 0x10220300 0 0x180>;
		interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;
		/* clocks = <&imp_iic_wrap_ws CLK_IMPWS_AP_CLOCK_RO_I2C2>, */
			/* <&infracfg_ao CLK_IFRAO_AP_DMA>; */
		clock-names = "main", "dma";
		clock-div = <5>;
		scl-gpio-id = <101>;
		sda-gpio-id = <102>;
		gpio_start = <0x11d10000>;
		mem_len = <0x200>;
		eh_cfg = <0x60>;
		pu_cfg = <0x100>;
		rsel_cfg = <0x170>;
		aed = <0x1a>;
	};

	i2c3: i2c3@11cb0000 {
		compatible = "mediatek,i2c";
		id = <3>;
		reg = <0 0x11cb0000 0 0x1000>,
			<0 0x10220480 0 0x80>;
		interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>;
		/*clocks = <&imp_iic_wrap_e CLK_IMPE_AP_CLOCK_RO_I2C3>, */
			/* <&infracfg_ao CLK_IFRAO_AP_DMA>; */
		clock-names = "main", "dma";
		clock-div = <5>;
		scl-gpio-id = <103>;
		sda-gpio-id = <104>;
		gpio_start = <0x11ea0000>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xa0>;
		rsel_cfg = <0xd0>;
		aed = <0x1a>;
	};

	i2c4: i2c4@11d22000 {
		compatible = "mediatek,i2c";
		id = <4>;
		reg = <0 0x11d22000 0 0x1000>,
			<0 0x10220500 0 0x180>;
		interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;
		/* clocks = <&imp_iic_wrap_ws CLK_IMPWS_AP_CLOCK_RO_I2C4>, */
			/* <&infracfg_ao CLK_IFRAO_AP_DMA>; */
		clock-names = "main", "dma";
		clock-div = <5>;
		scl-gpio-id = <105>;
		sda-gpio-id = <106>;
		gpio_start = <0x11d10000>;
		mem_len = <0x200>;
		eh_cfg = <0x60>;
		pu_cfg = <0x100>;
		rsel_cfg = <0x170>;
		aed = <0x1a>;
	};

	i2c5: i2c5@11d00000 {
		compatible = "mediatek,i2c";
		id = <5>;
		reg = <0 0x11d00000 0 0x1000>,
			<0 0x10220680 0 0x80>;
		interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>;
		/* clocks = <&imp_iic_wrap_w CLK_IMPW_AP_CLOCK_RO_I2C5>, */
			/* <&infracfg_ao CLK_IFRAO_AP_DMA>; */
		clock-names = "main", "dma";
		clock-div = <5>;
		scl-gpio-id = <107>;
		sda-gpio-id = <108>;
		gpio_start = <0x11e60000>;
		mem_len = <0x200>;
		eh_cfg = <0x50>;
		pu_cfg = <0xe0>;
		rsel_cfg = <0x110>;
		aed = <0x1a>;
	};

	i2c6: i2c6@11f00000 {
		compatible = "mediatek,i2c";
		id = <6>;
		reg = <0 0x11f00000 0 0x1000>,
			<0 0x10220700 0 0x80>;
		interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>;
		/* clocks = <&imp_iic_wrap_n CLK_IMPN_AP_CLOCK_RO_I2C6>, */
			/* <&infracfg_ao CLK_IFRAO_AP_DMA>; */
		clock-names = "main", "dma";
		clock-div = <5>;
		scl-gpio-id = <109>;
		sda-gpio-id = <110>;
		gpio_start = <0x11e20000>;
		mem_len = <0x200>;
		eh_cfg = <0x30>;
		pu_cfg = <0x80>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
	};

	i2c7: i2c7@11d01000 {
		compatible = "mediatek,i2c";
		id = <7>;
		reg = <0 0x11d01000 0 0x1000>,
			<0 0x10220780 0 0x180>;
		interrupts = <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>;
		/* clocks = <&imp_iic_wrap_w CLK_IMPW_AP_CLOCK_RO_I2C7>, */
			/* <&infracfg_ao CLK_IFRAO_AP_DMA>; */
		clock-names = "main", "dma";
		clock-div = <5>;
		scl-gpio-id = <111>;
		sda-gpio-id = <112>;
		gpio_start = <0x11e60000>;
		mem_len = <0x200>;
		eh_cfg = <0x50>;
		pu_cfg = <0xe0>;
		rsel_cfg = <0x110>;
		aed = <0x1a>;
	};

	i2c8: i2c8@11d02000 {
		compatible = "mediatek,i2c";
		id = <8>;
		reg = <0 0x11d02000 0 0x1000>,
			<0 0x10220900 0 0x180>;
		interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
		/* clocks = <&imp_iic_wrap_s CLK_IMPS_AP_CLOCK_RO_I2C8>, */
			/* <&infracfg_ao CLK_IFRAO_AP_DMA>; */
		clock-names = "main", "dma";
		clock-div = <5>;
		scl-gpio-id = <113>;
		sda-gpio-id = <114>;
		gpio_start = <0x11d10000>;
		mem_len = <0x200>;
		eh_cfg = <0x70>;
		pu_cfg = <0x100>;
		rsel_cfg = <0x170>;
		aed = <0x1a>;
	};

	i2c9: i2c9@11d03000 {
		compatible = "mediatek,i2c";
		id = <9>;
		reg = <0 0x11d03000 0 0x1000>,
			<0 0x10220a80 0 0x180>;
		interrupts = <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>;
		/* clocks = <&imp_iic_wrap_s CLK_IMPS_AP_CLOCK_RO_I2C9>, */
			/* <&infracfg_ao CLK_IFRAO_AP_DMA>; */
		clock-names = "main", "dma";
		clock-div = <5>;
		scl-gpio-id = <141>;
		sda-gpio-id = <142>;
		gpio_start = <0x11d10000>;
		mem_len = <0x200>;
		eh_cfg = <0x70>;
		pu_cfg = <0x100>;
		rsel_cfg = <0x170>;
		aed = <0x1a>;
	};

	i2c10: i2c10@11280000 {
		compatible = "mediatek,i2c";
		id = <10>;
		reg = <0 0x11280000 0 0x1000>,
			<0 0x10220c00 0 0x80>;
		interrupts = <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>;
		/* clocks = <&imp_iic_wrap_s CLK_IMPS_AP_CLOCK_RO_I2C9>, */
			/* <&infracfg_ao CLK_IFRAO_AP_DMA>; */
		clock-names = "main", "dma";
		clock-div = <5>;
		scl-gpio-id = <141>;
		sda-gpio-id = <142>;
		gpio_start = <0x11d10000>;
		mem_len = <0x200>;
		eh_cfg = <0x70>;
		pu_cfg = <0x100>;
		rsel_cfg = <0x170>;
		aed = <0x1a>;
	};

	i2c11: i2c11@11281000 {
		compatible = "mediatek,i2c";
		id = <11>;
		reg = <0 0x11281000 0 0x1000>,
			<0 0x10220c80 0 0x80>;
		interrupts = <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>;
		/* clocks = <&imp_iic_wrap_s CLK_IMPS_AP_CLOCK_RO_I2C9>, */
			/* <&infracfg_ao CLK_IFRAO_AP_DMA>; */
		clock-names = "main", "dma";
		clock-div = <5>;
		scl-gpio-id = <141>;
		sda-gpio-id = <142>;
		gpio_start = <0x11d10000>;
		mem_len = <0x200>;
		eh_cfg = <0x70>;
		pu_cfg = <0x100>;
		rsel_cfg = <0x170>;
		aed = <0x1a>;
	};

	usb0:usb3@11200000 {
		compatible = "mediatek,usb3";
		reg = <0 0x11200000 0 0x10000>,
		      <0 0x11203e00 0 0x100>,
		      <0 0x11e40000 0 0x10000>;
		reg-names = "ssusb_base",
		      "ssusb_ippc",
		      "ssusb_sif2";
		interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "musb-hdrc";
		debug_level = <6>;
		fpga_i2c_physical_base = <0x11d21000>;
		};

	usbphy0:usbphy {
		compatible = "usb-nop-xceiv";
	};

	ssusb: usb@11201000 {
		compatible = "mediatek,mt6877-mtu3";
		reg = <0 0x11201000 0 0x3000>,
		      <0 0x11203e00 0 0x100>;
		reg-names = "mac", "ippc";
		interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "ssusb_mac";
		/* clocks = <&infracfg_ao_clk CLK_IFRAO_SSUSB>, */
		/* <&apmixed_clk CLK_APMIXED_USBPLL>, */
		/* <&infracfg_ao_clk CLK_IFRAO_AP_DMA>, */
		/* <&infracfg_ao_clk CLK_IFRAO_SSUSB_XHCI>; */
		/* clock-names = "sys_ck", "rel_clk", "dma_ck", "host_ck"; */
		phy-cells = <1>;
		phys = <&usb0phy 0>;
		phy-names = "port0_phy";
		extcon = <&extcon_usb>;
		dr_mode = "otg";
	};

	usb0phy: usb0phy@11e40000 {
		compatible = "mediatek,mt6877-phy";
		reg = <0 0x11e40000 0 0x10000>,
			  <0 0x11203e00 0 0x100>;
		reg-names = "sif_base", "ippc";
		#phy-cells = <1>;
	};

	extcon_usb: extcon_usb {
		compatible = "mediatek,extcon-usb";
	};

	usb_boost_manager {
		compatible = "mediatek,usb_boost";
		boost_period = <30>;
	};

	bt@18000000 {
		compatible = "mediatek,bt";
			/* conn_infra_rgu */
		reg = <0 0x18000000 0 0x1000>,
			/* conn_infra_cfg */
			<0 0x18001000 0 0x1000>,
			/* sys ram */
			<0 0x18050000 0 0x1000>,
			/* conn_host_csr_top */
			<0 0x18060000 0 0x1000>,
			/* bgfsys base */
			<0 0x18800000 0 0x1000>,
			/* bgfsys hw info base */
			<0 0x18812000 0 0x1000>,
			/* coninfra cfg ao */
			<0 0x10001000 0 0x1000>;
			/* coninfra ccif base */
			/* <0 0x10003300 0 0x100>, */
			/* bgf2md base */
			/* <0 0x1025C000 0 0x100>; */
			/* Rx Interrupt */
		interrupts = <GIC_SPI 432 IRQ_TYPE_LEVEL_HIGH>,
			/* Assert & FW log interrupt */
			<GIC_SPI 447 IRQ_TYPE_LEVEL_HIGH>;
	};
};

#include "mediatek/cust_mt6877_msdc.dtsi"
