Time resolution is 1 ps
Failure: DRC Error : The attribute ALMOST_FULL_OFFSET on FIFO18E1 is set to 2040. It must be set to a value smaller than (FIFO_DEPTH - ((roundup (4 * (WRCLK frequency / RDCLK frequency))) + 6)) when FIFO18E1 has different frequencies for RDCLK and WRCLK.
Time: 3010 ns  Iteration: 2  Process: /fifointerface_rx_tb/dut/FIFO_DUALCLOCK_MACRO_inst_TX/bl/fifo_18_inst_bl/fifo_18_bl/FIFO18E1_inst/prcs_check_almost_rdclk  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/FIFO18E1.vhd
$finish called at time : 3010 ns
Failure: DRC Error : The attribute ALMOST_FULL_OFFSET on FIFO18E1 is set to 2040. It must be set to a value smaller than (FIFO_DEPTH - ((roundup (4 * (WRCLK frequency / RDCLK frequency))) + 6)) when FIFO18E1 has different frequencies for RDCLK and WRCLK.
Time: 6030 ns  Iteration: 2  Process: /fifointerface_rx_tb/dut/FIFO_DUALCLOCK_MACRO_inst_TX/bl/fifo_18_inst_bl/fifo_18_bl/FIFO18E1_inst/prcs_check_almost_rdclk  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/FIFO18E1.vhd
$finish called at time : 6030 ns
Failure: DRC Error : The attribute ALMOST_FULL_OFFSET on FIFO18E1 is set to 2040. It must be set to a value smaller than (FIFO_DEPTH - ((roundup (4 * (WRCLK frequency / RDCLK frequency))) + 6)) when FIFO18E1 has different frequencies for RDCLK and WRCLK.
Time: 9050 ns  Iteration: 2  Process: /fifointerface_rx_tb/dut/FIFO_DUALCLOCK_MACRO_inst_TX/bl/fifo_18_inst_bl/fifo_18_bl/FIFO18E1_inst/prcs_check_almost_rdclk  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/FIFO18E1.vhd
$finish called at time : 9050 ns
Note: Start AXI4 Full Read...
Time: 10190 ns  Iteration: 0  Process: /fifointerface_rx_tb/stimulus  File: /home/stl56jc/Dokumente/Code/axi_spw_ip_repo/edit_AXI_SpaceWire_IP_v1_0.srcs/sim_1/new/fifointerface_rx_tb.vhd
Failure: DRC Error : The attribute ALMOST_FULL_OFFSET on FIFO18E1 is set to 2040. It must be set to a value smaller than (FIFO_DEPTH - ((roundup (4 * (WRCLK frequency / RDCLK frequency))) + 6)) when FIFO18E1 has different frequencies for RDCLK and WRCLK.
Time: 12070 ns  Iteration: 2  Process: /fifointerface_rx_tb/dut/FIFO_DUALCLOCK_MACRO_inst_TX/bl/fifo_18_inst_bl/fifo_18_bl/FIFO18E1_inst/prcs_check_almost_rdclk  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/FIFO18E1.vhd
$finish called at time : 12070 ns
Failure: DRC Error : The attribute ALMOST_FULL_OFFSET on FIFO18E1 is set to 2040. It must be set to a value smaller than (FIFO_DEPTH - ((roundup (4 * (WRCLK frequency / RDCLK frequency))) + 6)) when FIFO18E1 has different frequencies for RDCLK and WRCLK.
Time: 15090 ns  Iteration: 2  Process: /fifointerface_rx_tb/dut/FIFO_DUALCLOCK_MACRO_inst_TX/bl/fifo_18_inst_bl/fifo_18_bl/FIFO18E1_inst/prcs_check_almost_rdclk  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/FIFO18E1.vhd
$finish called at time : 15090 ns
Failure: DRC Error : The attribute ALMOST_FULL_OFFSET on FIFO18E1 is set to 2040. It must be set to a value smaller than (FIFO_DEPTH - ((roundup (4 * (WRCLK frequency / RDCLK frequency))) + 6)) when FIFO18E1 has different frequencies for RDCLK and WRCLK.
Time: 18110 ns  Iteration: 2  Process: /fifointerface_rx_tb/dut/FIFO_DUALCLOCK_MACRO_inst_TX/bl/fifo_18_inst_bl/fifo_18_bl/FIFO18E1_inst/prcs_check_almost_rdclk  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/FIFO18E1.vhd
$finish called at time : 18110 ns
