

================================================================
== Vitis HLS Report for 'setup_marginal_aie_Pipeline_VITIS_LOOP_43_1'
================================================================
* Date:           Fri May 31 12:47:26 2024

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        setup_marginal_aie
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: versal
* Target device:  xcvc1902-vsvd1760-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      515|      515|  1.716 us|  1.716 us|  515|  515|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_43_1  |      513|      513|        10|          8|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 8, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.71>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shiftreg = alloca i32 1"   --->   Operation 13 'alloca' 'shiftreg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln43_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln43"   --->   Operation 15 'read' 'sext_ln43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln43_cast = sext i58 %sext_ln43_read"   --->   Operation 16 'sext' 'sext_ln43_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_7, i32 0, i32 0, void @empty_14, i32 64, i32 100, void @empty, void @empty_0, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.40ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 20 [1/1] (0.53ns)   --->   "%store_ln0 = store i256 0, i256 %shiftreg"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j"   --->   Operation 22 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.71ns)   --->   "%add_ln43 = add i7 %j_1, i7 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43]   --->   Operation 23 'add' 'add_ln43' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.59ns)   --->   "%icmp_ln43 = icmp_eq  i7 %j_1, i7 64" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43]   --->   Operation 24 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc.split, void %for.end.exitStub" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43]   --->   Operation 25 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_23 = trunc i7 %j_1"   --->   Operation 26 'trunc' 'empty_23' <Predicate = (!icmp_ln43)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem0"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln43_cast" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43]   --->   Operation 28 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%shiftreg_load = load i256 %shiftreg"   --->   Operation 31 'load' 'shiftreg_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%shiftreg_cast = zext i256 %shiftreg_load"   --->   Operation 32 'zext' 'shiftreg_cast' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43]   --->   Operation 33 'specloopname' 'specloopname_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.53ns)   --->   "%br_ln44 = br i1 %empty_23, void, void %for.inc.split._crit_edge" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44]   --->   Operation 34 'br' 'br_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.53>
ST_2 : Operation 35 [1/1] (2.43ns)   --->   "%gmem0_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem0_addr" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44]   --->   Operation 35 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln43 & !empty_23)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.07>
ST_3 : Operation 36 [1/1] (0.53ns)   --->   "%br_ln44 = br void %for.inc.split._crit_edge" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44]   --->   Operation 36 'br' 'br_ln44' <Predicate = (!icmp_ln43 & !empty_23)> <Delay = 0.53>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_22 = phi i512 %gmem0_addr_read, void, i512 %shiftreg_cast, void %for.inc.split" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44]   --->   Operation 37 'phi' 'empty_22' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln44_s = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %empty_22, i32 256, i32 511" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44]   --->   Operation 38 'partselect' 'trunc_ln44_s' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i512 %empty_22" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44]   --->   Operation 39 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%p_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_22, i32 32, i32 63" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44]   --->   Operation 40 'partselect' 'p_s' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_22, i32 64, i32 95" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44]   --->   Operation 41 'partselect' 'p_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%p_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_22, i32 96, i32 127" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44]   --->   Operation 42 'partselect' 'p_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%p_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_22, i32 128, i32 159" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44]   --->   Operation 43 'partselect' 'p_3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_22, i32 160, i32 191" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44]   --->   Operation 44 'partselect' 'p_4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%p_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_22, i32 192, i32 223" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44]   --->   Operation 45 'partselect' 'p_5' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_0 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_22, i32 224, i32 255" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44]   --->   Operation 46 'partselect' 'p_0' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s, i32 %trunc_ln44" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44]   --->   Operation 47 'write' 'write_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 48 [1/1] (0.40ns)   --->   "%store_ln43 = store i7 %add_ln43, i7 %j" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43]   --->   Operation 48 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.40>
ST_3 : Operation 49 [1/1] (0.53ns)   --->   "%store_ln43 = store i256 %trunc_ln44_s, i256 %shiftreg" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43]   --->   Operation 49 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.53>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s, i32 %p_s" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:45]   --->   Operation 50 'write' 'write_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln46 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s, i32 %p_1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:46]   --->   Operation 51 'write' 'write_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s, i32 %p_2" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:47]   --->   Operation 52 'write' 'write_ln47' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln48 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s, i32 %p_3" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:48]   --->   Operation 53 'write' 'write_ln48' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s, i32 %p_4" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:49]   --->   Operation 54 'write' 'write_ln49' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s, i32 %p_5" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:50]   --->   Operation 55 'write' 'write_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s, i32 %p_0" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:51]   --->   Operation 56 'write' 'write_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43]   --->   Operation 57 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.719ns
The critical path consists of the following:
	'alloca' operation ('j') [5]  (0 ns)
	'load' operation ('j') on local variable 'j' [14]  (0 ns)
	'add' operation ('add_ln43', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43) [15]  (0.719 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43) [17]  (0 ns)
	bus read operation ('gmem0_addr_read', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44) [29]  (2.43 ns)

 <State 3>: 1.07ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_22', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44) with incoming values : ('shiftreg_cast') ('gmem0_addr_read', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44) [32]  (0.535 ns)
	'phi' operation ('empty_22', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44) with incoming values : ('shiftreg_cast') ('gmem0_addr_read', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44) [32]  (0 ns)
	'store' operation ('store_ln43', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43) of variable 'trunc_ln44_s', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44 on local variable 'shiftreg' [51]  (0.535 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
