<stg><name>shuffle_24_l_p</name>


<trans_list>

<trans id="89" from="1" to="2">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="2" to="3">
<condition id="26">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="3" to="4">
<condition id="28">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="3" to="2">
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="4" to="5">
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_557" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="4" to="6">
<condition id="29">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_557" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="4" to="3">
<condition id="36">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="5" to="6">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="6" to="4">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit:0  %co = phi i6 [ 0, %0 ], [ %co_31, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="6">
<![CDATA[
.loopexit:1  %tmp_557 = trunc i6 %co to i1

]]></Node>
<StgValue><ssdm name="tmp_557"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:2  %exitcond3 = icmp eq i6 %co, -16

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:4  %co_31 = add i6 1, %co

]]></Node>
<StgValue><ssdm name="co_31"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %exitcond3, label %3, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader4.preheader:0  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %co, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="10">
<![CDATA[
.preheader4.preheader:1  %p_shl2_cast = zext i10 %tmp_s to i11

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader4.preheader:2  %tmp_472 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="7">
<![CDATA[
.preheader4.preheader:3  %p_shl3_cast = zext i7 %tmp_472 to i11

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader4.preheader:4  %tmp_473 = add i11 %p_shl3_cast, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader4.preheader:5  %arrayNo = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %co, i32 1, i32 3)

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader4.preheader:6  %tmp_474 = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %co, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.preheader4.preheader:7  %tmp_475 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_474, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="6">
<![CDATA[
.preheader4.preheader:8  %p_shl_cast = zext i6 %tmp_475 to i7

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
.preheader4.preheader:9  %tmp_476 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_474, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="3">
<![CDATA[
.preheader4.preheader:10  %p_shl1_cast = zext i3 %tmp_476 to i7

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:11  %tmp_477 = add i7 %p_shl1_cast, %p_shl_cast

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:12  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader4:0  %h = phi i5 [ 0, %.preheader4.preheader ], [ %h_28, %.preheader4.loopexit ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:1  %exitcond2 = icmp eq i5 %h, -14

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_168 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)

]]></Node>
<StgValue><ssdm name="empty_168"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:3  %h_28 = add i5 %h, 1

]]></Node>
<StgValue><ssdm name="h_28"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="5">
<![CDATA[
.preheader.preheader:0  %tmp_cast9 = zext i5 %h to i7

]]></Node>
<StgValue><ssdm name="tmp_cast9"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="5">
<![CDATA[
.preheader.preheader:1  %tmp_cast = zext i5 %h to i11

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:2  %tmp_478 = add i11 %tmp_cast, %tmp_473

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
.preheader.preheader:3  %p_shl6_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_478, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader.preheader:4  %tmp_558 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_478, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_558"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="15" op_0_bw="12">
<![CDATA[
.preheader.preheader:5  %p_shl7_cast = zext i12 %tmp_558 to i15

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader:6  %tmp_479 = add i15 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:7  %tmp_480 = add i7 %tmp_cast9, %tmp_477

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
.preheader.preheader:8  %p_shl4_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_480, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader.preheader:9  %tmp_559 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_480, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_559"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="8">
<![CDATA[
.preheader.preheader:10  %p_shl5_cast = zext i8 %tmp_559 to i11

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:11  %tmp_481 = add i11 %p_shl4_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:12  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0  %w = phi i5 [ %w_33, %._crit_edge ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %exitcond = icmp eq i5 %w, -14

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_169 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)

]]></Node>
<StgValue><ssdm name="empty_169"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %w_33 = add i5 %w, 1

]]></Node>
<StgValue><ssdm name="w_33"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.preheader4.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_557, label %._crit_edge, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="5">
<![CDATA[
:0  %tmp_221_cast8 = zext i5 %w to i11

]]></Node>
<StgValue><ssdm name="tmp_221_cast8"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="15" op_0_bw="5">
<![CDATA[
:1  %tmp_221_cast = zext i5 %w to i15

]]></Node>
<StgValue><ssdm name="tmp_221_cast"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_482 = add i15 %tmp_479, %tmp_221_cast

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %tmp_483 = add i11 %tmp_481, %tmp_221_cast8

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="11">
<![CDATA[
:6  %tmp_608_cast = zext i11 %tmp_483 to i64

]]></Node>
<StgValue><ssdm name="tmp_608_cast"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %buffer1_1_24_16x16_p = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_2, i64 0, i64 %tmp_608_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %buffer1_1_24_16x16_p_93 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_1, i64 0, i64 %tmp_608_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_93"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %buffer1_1_24_16x16_p_94 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_7, i64 0, i64 %tmp_608_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_94"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %buffer1_1_24_16x16_p_95 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_4, i64 0, i64 %tmp_608_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_95"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %buffer1_1_24_16x16_p_96 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p, i64 0, i64 %tmp_608_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_96"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %buffer1_1_24_16x16_p_97 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_3, i64 0, i64 %tmp_608_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_97"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %buffer1_1_24_16x16_p_98 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_5, i64 0, i64 %tmp_608_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_98"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %buffer1_1_24_16x16_p_99 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_6, i64 0, i64 %tmp_608_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_99"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="10">
<![CDATA[
:15  %buffer1_1_24_16x16_p_100 = load i8* %buffer1_1_24_16x16_p_94, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_100"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="10">
<![CDATA[
:16  %buffer1_1_24_16x16_p_101 = load i8* %buffer1_1_24_16x16_p_99, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_101"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="10">
<![CDATA[
:17  %buffer1_1_24_16x16_p_102 = load i8* %buffer1_1_24_16x16_p_98, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_102"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="10">
<![CDATA[
:18  %buffer1_1_24_16x16_p_103 = load i8* %buffer1_1_24_16x16_p_95, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_103"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="10">
<![CDATA[
:19  %buffer1_1_24_16x16_p_104 = load i8* %buffer1_1_24_16x16_p_97, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_104"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="10">
<![CDATA[
:20  %buffer1_1_24_16x16_p_105 = load i8* %buffer1_1_24_16x16_p, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_105"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="10">
<![CDATA[
:21  %buffer1_1_24_16x16_p_106 = load i8* %buffer1_1_24_16x16_p_93, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_106"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="10">
<![CDATA[
:22  %buffer1_1_24_16x16_p_107 = load i8* %buffer1_1_24_16x16_p_96, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_107"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.loopexit:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="75" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="10">
<![CDATA[
:15  %buffer1_1_24_16x16_p_100 = load i8* %buffer1_1_24_16x16_p_94, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_100"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="10">
<![CDATA[
:16  %buffer1_1_24_16x16_p_101 = load i8* %buffer1_1_24_16x16_p_99, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_101"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="10">
<![CDATA[
:17  %buffer1_1_24_16x16_p_102 = load i8* %buffer1_1_24_16x16_p_98, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_102"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="10">
<![CDATA[
:18  %buffer1_1_24_16x16_p_103 = load i8* %buffer1_1_24_16x16_p_95, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_103"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="10">
<![CDATA[
:19  %buffer1_1_24_16x16_p_104 = load i8* %buffer1_1_24_16x16_p_97, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_104"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="10">
<![CDATA[
:20  %buffer1_1_24_16x16_p_105 = load i8* %buffer1_1_24_16x16_p, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_105"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="10">
<![CDATA[
:21  %buffer1_1_24_16x16_p_106 = load i8* %buffer1_1_24_16x16_p_93, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_106"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="10">
<![CDATA[
:22  %buffer1_1_24_16x16_p_107 = load i8* %buffer1_1_24_16x16_p_96, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_107"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
:23  %tmp = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %buffer1_1_24_16x16_p_100, i8 %buffer1_1_24_16x16_p_101, i8 %buffer1_1_24_16x16_p_102, i8 %buffer1_1_24_16x16_p_103, i8 %buffer1_1_24_16x16_p_104, i8 %buffer1_1_24_16x16_p_105, i8 %buffer1_1_24_16x16_p_106, i8 %buffer1_1_24_16x16_p_107, i3 %arrayNo)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_607_cast = zext i15 %tmp_482 to i64

]]></Node>
<StgValue><ssdm name="tmp_607_cast"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_V_addr = getelementptr [15552 x i8]* %output_V, i64 0, i64 %tmp_607_cast

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
:24  store i8 %tmp, i8* %output_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
