INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/riscv_cpu_pipeline/riscv_cpu_pipeline.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/riscv_cpu_pipeline/riscv_cpu_pipeline.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/riscv_cpu_pipeline/riscv_cpu_pipeline.srcs/sources_1/imports/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/ubuntu/riscv_cpu_pipeline/riscv_cpu_pipeline.srcs/sources_1/imports/new/RegFile.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/ubuntu/riscv_cpu_pipeline/riscv_cpu_pipeline.srcs/sources_1/imports/new/RegFile.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/ubuntu/riscv_cpu_pipeline/riscv_cpu_pipeline.srcs/sources_1/imports/new/RegFile.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/ubuntu/riscv_cpu_pipeline/riscv_cpu_pipeline.srcs/sources_1/imports/new/RegFile.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/riscv_cpu_pipeline/riscv_cpu_pipeline.srcs/sources_1/imports/new/alu_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_temp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/riscv_cpu_pipeline/riscv_cpu_pipeline.srcs/sources_1/imports/new/cpu_pl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/riscv_cpu_pipeline/riscv_cpu_pipeline.srcs/sources_1/imports/new/cpu_proj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_proj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/riscv_cpu_pipeline/riscv_cpu_pipeline.srcs/sources_1/imports/new/pdu_pl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/riscv_cpu_pipeline/riscv_cpu_pipeline.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
