<profile>

<section name = "Vitis HLS Report for 'image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3'" level="0">
<item name = "Date">Tue Feb 28 21:22:21 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">image_thresholding_kernel01</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 4.867 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1036803, 1036803, 6.912 ms, 6.912 ms, 1036803, 1036803, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_33_3">1036801, 1036801, 7, 5, 1, 207360, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 308, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 187, -</column>
<column name="Register">-, -, 67, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln33_1_fu_302_p2">+, 0, 0, 28, 21, 3</column>
<column name="add_ln33_2_fu_331_p2">+, 0, 0, 28, 21, 3</column>
<column name="add_ln33_3_fu_360_p2">+, 0, 0, 28, 21, 4</column>
<column name="add_ln33_4_fu_261_p2">+, 0, 0, 28, 21, 4</column>
<column name="add_ln33_fu_282_p2">+, 0, 0, 28, 21, 2</column>
<column name="add_ln35_1_fu_292_p2">+, 0, 0, 28, 21, 3</column>
<column name="add_ln35_2_fu_321_p2">+, 0, 0, 28, 21, 3</column>
<column name="add_ln35_3_fu_350_p2">+, 0, 0, 28, 21, 4</column>
<column name="add_ln35_fu_272_p2">+, 0, 0, 28, 21, 2</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_cur_n">and, 0, 0, 2, 1, 0</column>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="icmp_ln33_fu_239_p2">icmp, 0, 0, 15, 21, 16</column>
<column name="or_ln35_fu_250_p2">or, 0, 0, 21, 21, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 21, 42</column>
<column name="gmem1_blk_n_W">9, 2, 1, 2</column>
<column name="i_fu_74">9, 2, 21, 42</column>
<column name="m_axi_gmem1_WDATA">31, 6, 16, 96</column>
<column name="outBRAM_address0">31, 6, 21, 126</column>
<column name="outBRAM_address1">31, 6, 21, 126</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_1_reg_404">21, 0, 21, 0</column>
<column name="i_fu_74">21, 0, 21, 0</column>
<column name="icmp_ln33_reg_425">1, 0, 1, 0</column>
<column name="reg_213">8, 0, 8, 0</column>
<column name="reg_217">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3, return value</column>
<column name="ap_ext_blocking_n">out, 1, ap_ctrl_hs, image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3, return value</column>
<column name="ap_str_blocking_n">out, 1, ap_ctrl_hs, image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3, return value</column>
<column name="ap_int_blocking_n">out, 1, ap_ctrl_hs, image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3, return value</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 16, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 16, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RFIFONUM">in, 10, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="sext_ln33">in, 63, ap_none, sext_ln33, scalar</column>
<column name="outBRAM_address0">out, 21, ap_memory, outBRAM, array</column>
<column name="outBRAM_ce0">out, 1, ap_memory, outBRAM, array</column>
<column name="outBRAM_q0">in, 8, ap_memory, outBRAM, array</column>
<column name="outBRAM_address1">out, 21, ap_memory, outBRAM, array</column>
<column name="outBRAM_ce1">out, 1, ap_memory, outBRAM, array</column>
<column name="outBRAM_q1">in, 8, ap_memory, outBRAM, array</column>
</table>
</item>
</section>
</profile>
