// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "09/19/2021 16:10:24"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module R3_PVP (
	reset,
	clk,
	button,
	LED,
	RXD,
	TXD,
	ps2_clk_d,
	ps2_data_d,
	ps2_clk_q,
	ps2_data_q,
	sdram_clk,
	sdram_cke,
	sdram_cs_n,
	sdram_wre_n,
	sdram_cas_n,
	sdram_ras_n,
	sdram_a,
	sdram_ba,
	sdram_dqm,
	sdram_dq,
	R,
	G,
	B,
	HSYNC,
	VSYNC,
	seg_sel,
	hex_out);
input 	reset;
input 	clk;
input 	[3:0] button;
output 	[3:0] LED;
input 	RXD;
output 	TXD;
input 	ps2_clk_d;
input 	ps2_data_d;
output 	ps2_clk_q;
output 	ps2_data_q;
output 	sdram_clk;
output 	sdram_cke;
output 	sdram_cs_n;
output 	sdram_wre_n;
output 	sdram_cas_n;
output 	sdram_ras_n;
output 	[11:0] sdram_a;
output 	[1:0] sdram_ba;
output 	[1:0] sdram_dqm;
output 	[15:0] sdram_dq;
output 	R;
output 	G;
output 	B;
output 	HSYNC;
output 	VSYNC;
output 	[3:0] seg_sel;
output 	[6:0] hex_out;

// Design Ports Information
// LED[0]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// LED[1]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// LED[2]	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// LED[3]	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// TXD	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ps2_clk_q	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ps2_data_q	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_clk	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_cke	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_cs_n	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_wre_n	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_cas_n	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_ras_n	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_a[0]	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_a[1]	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_a[2]	=>  Location: PIN_80,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_a[3]	=>  Location: PIN_83,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_a[4]	=>  Location: PIN_68,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_a[5]	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_a[6]	=>  Location: PIN_66,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_a[7]	=>  Location: PIN_65,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_a[8]	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_a[9]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_a[10]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_a[11]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_ba[0]	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_ba[1]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dqm[0]	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dqm[1]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// R	=>  Location: PIN_106,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// G	=>  Location: PIN_105,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// B	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// HSYNC	=>  Location: PIN_101,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// VSYNC	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// seg_sel[0]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// seg_sel[1]	=>  Location: PIN_136,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// seg_sel[2]	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// seg_sel[3]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// hex_out[0]	=>  Location: PIN_128,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// hex_out[1]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// hex_out[2]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// hex_out[3]	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// hex_out[4]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// hex_out[5]	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// hex_out[6]	=>  Location: PIN_124,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dq[0]	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dq[1]	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dq[2]	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dq[3]	=>  Location: PIN_32,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dq[4]	=>  Location: PIN_33,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dq[5]	=>  Location: PIN_34,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dq[6]	=>  Location: PIN_38,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dq[7]	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dq[8]	=>  Location: PIN_54,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dq[9]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dq[10]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dq[11]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dq[12]	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dq[13]	=>  Location: PIN_49,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dq[14]	=>  Location: PIN_46,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dq[15]	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// clk	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// reset	=>  Location: PIN_25,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// ps2_clk_d	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// button[1]	=>  Location: PIN_90,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// button[0]	=>  Location: PIN_91,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// ps2_data_d	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// button[3]	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// button[2]	=>  Location: PIN_89,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// RXD	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("R3_PVP_8_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \clk~input_o ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \reset~input_o ;
wire \rst~0_combout ;
wire \rst~q ;
wire \SDRAM_controller|state.S_RESET~0_combout ;
wire \SDRAM_controller|state.S_RESET~q ;
wire \SDRAM_controller|state~135_combout ;
wire \SDRAM_controller|state.S_INIT_DEVICE~q ;
wire \SDRAM_controller|state~119_combout ;
wire \SDRAM_controller|state.S_INIT_DEVICE_NOP~q ;
wire \SDRAM_controller|state~138_combout ;
wire \SDRAM_controller|state.S_MODE~q ;
wire \SDRAM_controller|state~120_combout ;
wire \SDRAM_controller|state.S_MODE_NOP~q ;
wire \CPU_inst|PC0|comb~0_combout ;
wire \CPU_inst|hazard_unit0|decoder_RST~0_combout ;
wire \SDRAM_controller|state~101_combout ;
wire \SDRAM_controller|state.S_WRITE_DATA2~q ;
wire \SDRAM_controller|state~103_combout ;
wire \SDRAM_controller|state.S_WRITE_DATA3~q ;
wire \SDRAM_controller|state~125_combout ;
wire \SDRAM_controller|state.S_WRITE_DATA_NOP1~q ;
wire \SDRAM_controller|state~117_combout ;
wire \SDRAM_controller|state.S_WRITE_DATA_NOP2~q ;
wire \SDRAM_controller|state~118_combout ;
wire \SDRAM_controller|state.S_INC~q ;
wire \MSC_inst|prev_p2_req~q ;
wire \MSC_inst|p2_active~0_combout ;
wire \MSC_inst|p2_active~q ;
wire \MSC_inst|p2_idle~0_combout ;
wire \CPU_inst|PC0|stack_pop~0_combout ;
wire \sdram_dq[8]~input_o ;
wire \SDRAM_controller|p1_data0[8]~feeder_combout ;
wire \p_cache_inst|CPU_address_hold[2]~15_combout ;
wire \button[1]~input_o ;
wire \button_s[1]~0_combout ;
wire \comb~0_combout ;
wire \CPU_inst|RST_hold~q ;
wire \CPU_inst|RST~0_combout ;
wire \CPU_inst|RST~q ;
wire \CPU_inst|RST~clkctrl_outclk ;
wire \CPU_inst|PC0|p_miss~q ;
wire \sdram_dq[0]~input_o ;
wire \SDRAM_controller|p1_data0[0]~feeder_combout ;
wire \CPU_inst|PC0|prev_hazard~0_combout ;
wire \CPU_inst|PC0|prev_hazard~q ;
wire \p_cache_inst|CPU_address_hold[4]~21 ;
wire \p_cache_inst|CPU_address_hold[5]~22_combout ;
wire \sdram_dq[11]~input_o ;
wire \SDRAM_controller|p1_data0[11]~feeder_combout ;
wire \p_cache_inst|CPU_address_hold[5]~23 ;
wire \p_cache_inst|CPU_address_hold[6]~24_combout ;
wire \sdram_dq[3]~input_o ;
wire \SDRAM_controller|p1_data0[3]~feeder_combout ;
wire \p_cache_inst|CPU_address_hold[6]~25 ;
wire \p_cache_inst|CPU_address_hold[7]~26_combout ;
wire \CPU_inst|PC0|Add1~3 ;
wire \CPU_inst|PC0|Add1~5 ;
wire \CPU_inst|PC0|Add1~7 ;
wire \CPU_inst|PC0|Add1~9 ;
wire \CPU_inst|PC0|Add1~11 ;
wire \CPU_inst|PC0|Add1~13 ;
wire \CPU_inst|PC0|Add1~15 ;
wire \CPU_inst|PC0|Add1~16_combout ;
wire \CPU_inst|PC0|prev_p_miss~feeder_combout ;
wire \CPU_inst|PC0|prev_p_miss~q ;
wire \CPU_inst|PC0|Add1~39_combout ;
wire \CPU_inst|PC0|always2~0_combout ;
wire \CPU_inst|PC0|prev_XEC~q ;
wire \CPU_inst|PC0|always2~1_combout ;
wire \CPU_inst|PC0|cstack0|address~12_combout ;
wire \CPU_inst|PC0|cstack0|address[1]~4_cout ;
wire \CPU_inst|PC0|cstack0|address[1]~5_combout ;
wire \CPU_inst|PC0|cstack0|address~7_combout ;
wire \CPU_inst|PC0|cstack0|address[1]~6 ;
wire \CPU_inst|PC0|cstack0|address[2]~8_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~11_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~1_combout ;
wire \CPU_inst|PC0|A_current_I~20_combout ;
wire \CPU_inst|PC0|A_current_I~21_combout ;
wire \CPU_inst|PC0|A_pipe0~10_combout ;
wire \MSC_inst|p2_reset~combout ;
wire \d_cache_inst|reset_active~feeder_combout ;
wire \CPU_inst|decode_unit0|dest_waddr_reg~6_combout ;
wire \CPU_inst|decode_unit0|dest_waddr_reg[0]~0_combout ;
wire \CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ;
wire \CPU_inst|dest_waddr3[3]~feeder_combout ;
wire \p_cache_inst|CPU_address_hold[7]~27 ;
wire \p_cache_inst|CPU_address_hold[8]~28_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~12_combout ;
wire \CPU_inst|PC0|A_current_I~22_combout ;
wire \CPU_inst|PC0|A_current_I~23_combout ;
wire \CPU_inst|PC0|A_pipe0~11_combout ;
wire \CPU_inst|PC0|A_pipe1~8_combout ;
wire \CPU_inst|PC0|A_pipe2~2_combout ;
wire \CPU_inst|decode_unit0|alu_op_reg~2_combout ;
wire \CPU_inst|decode_unit0|alu_op_reg~3_combout ;
wire \CPU_inst|alu_op1~2_combout ;
wire \CPU_inst|alu_op2~2_combout ;
wire \p_cache_inst|CPU_address_hold[8]~29 ;
wire \p_cache_inst|CPU_address_hold[9]~30_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~13_combout ;
wire \CPU_inst|PC0|A_current_I~24_combout ;
wire \CPU_inst|PC0|A_current_I~25_combout ;
wire \CPU_inst|PC0|A_pipe0~12_combout ;
wire \CPU_inst|PC0|A_pipe1~9_combout ;
wire \CPU_inst|PC0|A_pipe2~3_combout ;
wire \CPU_inst|alu_I_field1~6_combout ;
wire \CPU_inst|alu_I_field2~6_combout ;
wire \CPU_inst|alu_b_mux_out[1]~12_combout ;
wire \p_cache_inst|CPU_address_hold[9]~31 ;
wire \p_cache_inst|CPU_address_hold[10]~32_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~14_combout ;
wire \CPU_inst|PC0|A_current_I~26_combout ;
wire \CPU_inst|PC0|A_current_I~27_combout ;
wire \CPU_inst|PC0|A_pipe0~13_combout ;
wire \CPU_inst|PC0|A_pipe1~10_combout ;
wire \CPU_inst|PC0|A_pipe2~4_combout ;
wire \CPU_inst|PC0|PC_reg[10]~9_combout ;
wire \sdram_dq[9]~input_o ;
wire \SDRAM_controller|p1_data0[9]~feeder_combout ;
wire \sdram_dq[10]~input_o ;
wire \SDRAM_controller|p1_data0[10]~feeder_combout ;
wire \sdram_dq[13]~input_o ;
wire \SDRAM_controller|p1_data0[13]~feeder_combout ;
wire \sdram_dq[14]~input_o ;
wire \SDRAM_controller|p1_data0[14]~feeder_combout ;
wire \SDRAM_controller|p1_data1[8]~feeder_combout ;
wire \SDRAM_controller|p1_data1[9]~feeder_combout ;
wire \SDRAM_controller|p1_data1[10]~feeder_combout ;
wire \SDRAM_controller|p1_data1[13]~feeder_combout ;
wire \SDRAM_controller|p1_data1[14]~feeder_combout ;
wire \SDRAM_controller|p1_data2[8]~feeder_combout ;
wire \SDRAM_controller|p1_data2[9]~feeder_combout ;
wire \SDRAM_controller|p1_data2[10]~feeder_combout ;
wire \SDRAM_controller|p1_data2[13]~feeder_combout ;
wire \SDRAM_controller|p1_data3[8]~feeder_combout ;
wire \SDRAM_controller|p1_data3[12]~0_combout ;
wire \SDRAM_controller|p1_data3[9]~feeder_combout ;
wire \SDRAM_controller|p1_data3[13]~feeder_combout ;
wire \SDRAM_controller|p1_data3[14]~feeder_combout ;
wire \sdram_dq[1]~input_o ;
wire \SDRAM_controller|p1_data0[1]~feeder_combout ;
wire \sdram_dq[2]~input_o ;
wire \SDRAM_controller|p1_data0[2]~feeder_combout ;
wire \sdram_dq[4]~input_o ;
wire \SDRAM_controller|p1_data0[4]~feeder_combout ;
wire \SDRAM_controller|p1_data1[0]~feeder_combout ;
wire \SDRAM_controller|p1_data1[1]~feeder_combout ;
wire \SDRAM_controller|p1_data1[2]~feeder_combout ;
wire \SDRAM_controller|p1_data1[3]~feeder_combout ;
wire \SDRAM_controller|p1_data1[4]~feeder_combout ;
wire \SDRAM_controller|p1_data2[0]~feeder_combout ;
wire \SDRAM_controller|p1_data2[1]~feeder_combout ;
wire \SDRAM_controller|p1_data2[2]~feeder_combout ;
wire \SDRAM_controller|p1_data2[4]~feeder_combout ;
wire \SDRAM_controller|p1_data3[0]~feeder_combout ;
wire \SDRAM_controller|p1_data3[1]~feeder_combout ;
wire \SDRAM_controller|p1_data3[2]~feeder_combout ;
wire \SDRAM_controller|p1_data3[4]~feeder_combout ;
wire \SDRAM_controller|p1_data3[10]~feeder_combout ;
wire \p_cache_inst|Mux5~0_combout ;
wire \p_cache_inst|Mux5~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~8_combout ;
wire \CPU_inst|decode_unit0|I_alternate~1_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~3_combout ;
wire \CPU_inst|PC0|A_current_I~4_combout ;
wire \CPU_inst|PC0|A_current_I~5_combout ;
wire \CPU_inst|PC0|A_pipe0~2_combout ;
wire \CPU_inst|PC0|A_pipe1~13_combout ;
wire \CPU_inst|PC0|A_pipe2~7_combout ;
wire \CPU_inst|decode_unit0|dest_waddr_reg~4_combout ;
wire \CPU_inst|dest_waddr1[1]~feeder_combout ;
wire \CPU_inst|dest_waddr2[1]~feeder_combout ;
wire \CPU_inst|dest_waddr3[1]~feeder_combout ;
wire \CPU_inst|dest_waddr4[1]~feeder_combout ;
wire \CPU_inst|decode_unit0|Decoder1~0_combout ;
wire \CPU_inst|decode_unit0|src_raddr_reg~1_combout ;
wire \CPU_inst|src_raddr1[0]~feeder_combout ;
wire \CPU_inst|reg_file0|prev_a_address[0]~feeder_combout ;
wire \CPU_inst|decode_unit0|src_raddr_reg~0_combout ;
wire \CPU_inst|src_raddr1[1]~feeder_combout ;
wire \CPU_inst|reg_file0|prev_a_address[1]~feeder_combout ;
wire \CPU_inst|reg_file0|a_forward0~0_combout ;
wire \CPU_inst|decode_unit0|WideAnd0~0_combout ;
wire \CPU_inst|decode_unit0|src_raddr_reg~2_combout ;
wire \CPU_inst|src_raddr1[3]~feeder_combout ;
wire \CPU_inst|decode_unit0|dest_waddr_reg~5_combout ;
wire \CPU_inst|dest_waddr1[2]~feeder_combout ;
wire \CPU_inst|dest_waddr2[2]~feeder_combout ;
wire \CPU_inst|dest_waddr3[2]~feeder_combout ;
wire \CPU_inst|dest_waddr4[2]~feeder_combout ;
wire \CPU_inst|reg_file0|a_forward0~1_combout ;
wire \CPU_inst|reg_file0|a_forward0~2_combout ;
wire \CPU_inst|reg_file0|prev_wren~q ;
wire \CPU_inst|reg_file0|prev_w_address[0]~feeder_combout ;
wire \CPU_inst|reg_file0|a_forward1~0_combout ;
wire \CPU_inst|reg_file0|a_data[7]~0_combout ;
wire \CPU_inst|reg_file0|Decoder0~6_combout ;
wire \CPU_inst|reg_file0|Decoder0~8_combout ;
wire \CPU_inst|reg_file0|Decoder0~7_combout ;
wire \CPU_inst|reg_file0|Mux0~0_combout ;
wire \CPU_inst|reg_file0|r12[7]~feeder_combout ;
wire \CPU_inst|reg_file0|Decoder0~9_combout ;
wire \CPU_inst|reg_file0|Decoder0~10_combout ;
wire \CPU_inst|reg_file0|Mux0~1_combout ;
wire \CPU_inst|reg_file0|Decoder0~2_combout ;
wire \CPU_inst|reg_file0|Decoder0~3_combout ;
wire \CPU_inst|reg_file0|Decoder0~24_combout ;
wire \CPU_inst|reg_file0|Decoder0~22_combout ;
wire \CPU_inst|reg_file0|Decoder0~23_combout ;
wire \CPU_inst|reg_file0|Mux0~7_combout ;
wire \CPU_inst|reg_file0|Decoder0~21_combout ;
wire \CPU_inst|reg_file0|Mux0~8_combout ;
wire \CPU_inst|reg_file0|Decoder0~15_combout ;
wire \CPU_inst|reg_file0|Decoder0~13_combout ;
wire \CPU_inst|reg_file0|Decoder0~14_combout ;
wire \CPU_inst|reg_file0|Mux0~2_combout ;
wire \CPU_inst|reg_file0|Decoder0~11_combout ;
wire \CPU_inst|reg_file0|Decoder0~12_combout ;
wire \CPU_inst|reg_file0|Mux0~3_combout ;
wire \CPU_inst|reg_file0|Decoder0~16_combout ;
wire \CPU_inst|reg_file0|Decoder0~19_combout ;
wire \CPU_inst|reg_file0|Decoder0~20_combout ;
wire \CPU_inst|reg_file0|Decoder0~17_combout ;
wire \CPU_inst|reg_file0|Decoder0~18_combout ;
wire \CPU_inst|reg_file0|Mux0~4_combout ;
wire \CPU_inst|reg_file0|Mux0~5_combout ;
wire \CPU_inst|reg_file0|Mux0~6_combout ;
wire \CPU_inst|reg_file0|Mux0~9_combout ;
wire \CPU_inst|reg_file0|a_data[7]~1_combout ;
wire \CPU_inst|reg_file0|a_data[7]~2_combout ;
wire \CPU_inst|PC0|PC_reg[15]~13_combout ;
wire \CPU_inst|PC0|stack_in[15]~13_combout ;
wire \CPU_inst|PC0|cstack0|prev_push~feeder_combout ;
wire \CPU_inst|PC0|cstack0|prev_push~q ;
wire \CPU_inst|PC0|cstack0|stack_mem~402_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~403_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~239_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~396_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~397_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~175_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~400_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~401_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~143_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~398_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~399_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~207_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~386_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~387_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~191feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~420_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~421_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~191_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~422_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~423_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~223_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~424_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~425_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~159_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~393_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~426_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~427_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~255_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~394_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~412_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~413_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~79_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~418_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~419_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~111_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~414_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~415_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~47_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~416_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~417_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~15_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~390_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~391_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~95feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~404_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~405_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~95_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~408_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~409_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~31_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~63feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~406_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~407_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~63_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~388_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~410_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~411_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~127_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~389_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~392_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~395_combout ;
wire \CPU_inst|PC0|Add1~65_combout ;
wire \CPU_inst|PC0|Add1~64_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~2_combout ;
wire \CPU_inst|PC0|A_current_I~2_combout ;
wire \CPU_inst|PC0|A_current_I~3_combout ;
wire \CPU_inst|PC0|A_pipe0~1_combout ;
wire \CPU_inst|PC0|A_pipe1~12_combout ;
wire \CPU_inst|PC0|A_pipe2~6_combout ;
wire \CPU_inst|reg_file0|a_data[6]~3_combout ;
wire \CPU_inst|reg_file0|Mux1~2_combout ;
wire \CPU_inst|reg_file0|Mux1~3_combout ;
wire \CPU_inst|reg_file0|Mux1~4_combout ;
wire \CPU_inst|reg_file0|Mux1~5_combout ;
wire \CPU_inst|reg_file0|Mux1~6_combout ;
wire \CPU_inst|reg_file0|Mux1~0_combout ;
wire \CPU_inst|reg_file0|Mux1~1_combout ;
wire \CPU_inst|reg_file0|r13[6]~feeder_combout ;
wire \CPU_inst|reg_file0|Mux1~7_combout ;
wire \CPU_inst|reg_file0|ivl_reg[6]~feeder_combout ;
wire \CPU_inst|reg_file0|Decoder0~0_combout ;
wire \CPU_inst|reg_file0|Decoder0~1_combout ;
wire \CPU_inst|reg_file0|Mux1~8_combout ;
wire \CPU_inst|reg_file0|Mux1~9_combout ;
wire \CPU_inst|reg_file0|a_data[6]~4_combout ;
wire \CPU_inst|reg_file0|a_data[6]~5_combout ;
wire \CPU_inst|PC0|PC_reg[14]~12_combout ;
wire \CPU_inst|PC0|stack_in[14]~12_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~190feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~190_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~174feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~174_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~46_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~376_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~62_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~377_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~126feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~126_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~110_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~383_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~238feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~238_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~254_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~384_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~142feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~142_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~14_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~380_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~158_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~30feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~30_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~381_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~94feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~94_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~78_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~378_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~222_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~206feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~206_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~379_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~382_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~385_combout ;
wire \CPU_inst|PC0|Add1~59_combout ;
wire \CPU_inst|PC0|Add1~58_combout ;
wire \sdram_dq[5]~input_o ;
wire \SDRAM_controller|p1_data0[5]~feeder_combout ;
wire \sdram_dq[6]~input_o ;
wire \SDRAM_controller|p1_data0[6]~feeder_combout ;
wire \sdram_dq[7]~input_o ;
wire \SDRAM_controller|p1_data0[7]~feeder_combout ;
wire \SDRAM_controller|p1_data1[5]~feeder_combout ;
wire \SDRAM_controller|p1_data1[6]~feeder_combout ;
wire \SDRAM_controller|p1_data1[7]~feeder_combout ;
wire \SDRAM_controller|p1_data2[3]~feeder_combout ;
wire \SDRAM_controller|p1_data2[5]~feeder_combout ;
wire \SDRAM_controller|p1_data2[6]~feeder_combout ;
wire \SDRAM_controller|p1_data2[7]~feeder_combout ;
wire \SDRAM_controller|p1_data3[3]~feeder_combout ;
wire \SDRAM_controller|p1_data3[5]~feeder_combout ;
wire \SDRAM_controller|p1_data3[6]~feeder_combout ;
wire \SDRAM_controller|p1_data3[7]~feeder_combout ;
wire \p_cache_inst|Mux10~0_combout ;
wire \p_cache_inst|Mux10~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~14_combout ;
wire \CPU_inst|decode_unit0|I_reg~29_combout ;
wire \CPU_inst|decode_unit0|I_reg[5]~5_combout ;
wire \CPU_inst|decode_unit0|alu_I_field_reg~2_combout ;
wire \CPU_inst|alu_I_field1~2_combout ;
wire \CPU_inst|alu_I_field2~2_combout ;
wire \CPU_inst|alu_b_mux_out[5]~4_combout ;
wire \CPU_inst|alu_b_mux_out[5]~5_combout ;
wire \CPU_inst|decode_unit0|Mux3~0_combout ;
wire \CPU_inst|mask_L1~1_combout ;
wire \CPU_inst|mask_L2~1_combout ;
wire \p_cache_inst|Mux8~0_combout ;
wire \p_cache_inst|Mux8~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~16_combout ;
wire \CPU_inst|decode_unit0|I_reg~31_combout ;
wire \CPU_inst|decode_unit0|I_reg[7]~7_combout ;
wire \CPU_inst|decode_unit0|Mux2~0_combout ;
wire \CPU_inst|mask_L1~0_combout ;
wire \CPU_inst|mask_L2~0_combout ;
wire \CPU_inst|rotate_S01~1_combout ;
wire \CPU_inst|reg_file0|ivr_reg[0]~feeder_combout ;
wire \CPU_inst|decode_unit0|shift_L_reg~2_combout ;
wire \CPU_inst|shift_L1~1_combout ;
wire \CPU_inst|shift_L2~1_combout ;
wire \CPU_inst|decode_unit0|shift_L_reg~1_combout ;
wire \CPU_inst|shift_L1~2_combout ;
wire \CPU_inst|shift_L2~2_combout ;
wire \CPU_inst|decode_unit0|shift_L_reg~0_combout ;
wire \CPU_inst|shift_L1~0_combout ;
wire \CPU_inst|shift_L2~0_combout ;
wire \CPU_inst|shift_merge0|WideOr1~0_combout ;
wire \CPU_inst|decode_unit0|n_LB_w_reg~0_combout ;
wire \CPU_inst|decode_unit0|latch_address_w_reg~q ;
wire \CPU_inst|latch_address_w1~q ;
wire \CPU_inst|latch_address_w2~q ;
wire \CPU_inst|latch_address_w3~q ;
wire \CPU_inst|latch_address_w4~q ;
wire \CPU_inst|latch_address_w5~q ;
wire \CPU_inst|decode_unit0|Mux7~0_combout ;
wire \CPU_inst|decode_unit0|latch_wren_reg~0_combout ;
wire \CPU_inst|decode_unit0|latch_wren_reg~q ;
wire \CPU_inst|WC1~0_combout ;
wire \CPU_inst|WC1~q ;
wire \CPU_inst|WC2~0_combout ;
wire \CPU_inst|WC2~q ;
wire \CPU_inst|WC3~q ;
wire \CPU_inst|WC4~q ;
wire \CPU_inst|latch_wren5~q ;
wire \CPU_inst|shift_merge0|RBD_reg[0]~0_combout ;
wire \CPU_inst|shift_merge0|merge_in~5_combout ;
wire \CPU_inst|shift_merge0|merge_mask~1_combout ;
wire \CPU_inst|decode_unit0|merge_D0_reg~1_combout ;
wire \CPU_inst|merge_D01~1_combout ;
wire \CPU_inst|merge_D02~1_combout ;
wire \CPU_inst|merge_D03[1]~feeder_combout ;
wire \CPU_inst|merge_D04[1]~feeder_combout ;
wire \CPU_inst|merge_D05[1]~feeder_combout ;
wire \CPU_inst|shift_merge0|WideOr2~0_combout ;
wire \CPU_inst|shift_merge0|WideOr0~0_combout ;
wire \CPU_inst|shift_merge0|Mux6~0_combout ;
wire \CPU_inst|shift_merge0|Mux6~1_combout ;
wire \CPU_inst|shift_merge0|Mux6~2_combout ;
wire \CPU_inst|shift_merge0|Mux6~3_combout ;
wire \CPU_inst|shift_merge0|merge_mask~0_combout ;
wire \CPU_inst|shift_merge0|Decoder0~0_combout ;
wire \CPU_inst|shift_merge0|Mux6~5_combout ;
wire \CPU_inst|shift_merge0|Decoder0~1_combout ;
wire \CPU_inst|shift_merge0|shift_reg~3_combout ;
wire \CPU_inst|shift_merge0|Mux6~4_combout ;
wire \CPU_inst|shift_merge0|Mux6~6_combout ;
wire \CPU_inst|shift_merge0|Mux6~7_combout ;
wire \CPU_inst|shift_merge0|LBD_reg[1]~feeder_combout ;
wire \CPU_inst|shift_merge0|LBD_reg[0]~0_combout ;
wire \CPU_inst|alu_I_field1~4_combout ;
wire \CPU_inst|alu_I_field2~4_combout ;
wire \CPU_inst|alu_b_mux_out[3]~8_combout ;
wire \CPU_inst|alu_b_mux_out[3]~9_combout ;
wire \CPU_inst|decode_unit0|always0~5_combout ;
wire \CPU_inst|decode_unit0|always0~1_combout ;
wire \CPU_inst|decode_unit0|always0~2_combout ;
wire \CPU_inst|decode_unit0|always0~3_combout ;
wire \CPU_inst|decode_unit0|always0~4_combout ;
wire \CPU_inst|decode_unit0|Mux0~0_combout ;
wire \CPU_inst|decode_unit0|rotate_source_reg~0_combout ;
wire \CPU_inst|decode_unit0|rotate_source_reg~q ;
wire \CPU_inst|alu_a_source1~0_combout ;
wire \CPU_inst|alu_a_source1~q ;
wire \CPU_inst|alu_a_source2~0_combout ;
wire \CPU_inst|alu_a_source2~q ;
wire \CPU_inst|alu_a_source3~feeder_combout ;
wire \CPU_inst|alu_a_source3~q ;
wire \CPU_inst|decode_unit0|rotate_R_reg~2_combout ;
wire \CPU_inst|rotate_R1~2_combout ;
wire \CPU_inst|rotate_R2~2_combout ;
wire \CPU_inst|decode_unit0|rotate_mux_reg~0_combout ;
wire \CPU_inst|decode_unit0|rotate_mux_reg~1_combout ;
wire \CPU_inst|decode_unit0|rotate_mux_reg~q ;
wire \CPU_inst|rotate_mux1~0_combout ;
wire \CPU_inst|rotate_mux1~q ;
wire \CPU_inst|rotate_mux2~0_combout ;
wire \CPU_inst|rotate_mux2~q ;
wire \CPU_inst|decode_unit0|rotate_R_reg~0_combout ;
wire \CPU_inst|rotate_R1~0_combout ;
wire \CPU_inst|rotate_R2~0_combout ;
wire \CPU_inst|decode_unit0|rotate_R_reg~1_combout ;
wire \CPU_inst|rotate_R1~1_combout ;
wire \CPU_inst|rotate_R2~1_combout ;
wire \CPU_inst|right_rotate0|Mux0~7_combout ;
wire \CPU_inst|right_rotate0|Mux0~3_combout ;
wire \CPU_inst|reg_file0|ivl_reg[3]~feeder_combout ;
wire \CPU_inst|reg_file0|Mux4~2_combout ;
wire \CPU_inst|reg_file0|Mux4~3_combout ;
wire \CPU_inst|reg_file0|Mux4~4_combout ;
wire \CPU_inst|reg_file0|Mux4~5_combout ;
wire \CPU_inst|reg_file0|Mux4~6_combout ;
wire \CPU_inst|reg_file0|Mux4~7_combout ;
wire \CPU_inst|reg_file0|Mux4~8_combout ;
wire \CPU_inst|reg_file0|Mux4~0_combout ;
wire \CPU_inst|reg_file0|Mux4~1_combout ;
wire \CPU_inst|reg_file0|Mux4~9_combout ;
wire \CPU_inst|reg_file0|a_data[3]~13_combout ;
wire \CPU_inst|reg_file0|a_data[3]~12_combout ;
wire \CPU_inst|reg_file0|a_data[3]~14_combout ;
wire \CPU_inst|right_rotate0|Mux0~4_combout ;
wire \CPU_inst|alu_I_field1~3_combout ;
wire \CPU_inst|alu_I_field2~3_combout ;
wire \CPU_inst|alu_b_mux_out[4]~6_combout ;
wire \CPU_inst|alu_b_mux_out[4]~7_combout ;
wire \CPU_inst|right_rotate0|Mux0~19_combout ;
wire \CPU_inst|decode_unit0|alu_op_reg~1_combout ;
wire \CPU_inst|alu_op1~1_combout ;
wire \CPU_inst|alu_op2~1_combout ;
wire \CPU_inst|alu_op3[2]~feeder_combout ;
wire \CPU_inst|ALU0|OVF_reg~0_combout ;
wire \CPU_inst|decode_unit0|alu_I_field_reg~0_combout ;
wire \CPU_inst|alu_I_field1~0_combout ;
wire \CPU_inst|alu_I_field2~0_combout ;
wire \CPU_inst|alu_b_mux_out[7]~0_combout ;
wire \CPU_inst|alu_b_mux_out[7]~1_combout ;
wire \CPU_inst|decode_unit0|Mux4~0_combout ;
wire \CPU_inst|mask_L1~2_combout ;
wire \CPU_inst|mask_L2~2_combout ;
wire \CPU_inst|right_rotate0|Mux0~12_combout ;
wire \CPU_inst|right_rotate0|Mux0~13_combout ;
wire \CPU_inst|right_rotate0|Mux0~14_combout ;
wire \CPU_inst|right_rotate0|Mux0~9_combout ;
wire \CPU_inst|right_rotate0|rotate_reg[6]~1_combout ;
wire \CPU_inst|right_rotate0|Mux0~24_combout ;
wire \CPU_inst|n_LB_w1~0_combout ;
wire \CPU_inst|n_LB_w1~q ;
wire \CPU_inst|n_LB_w2~0_combout ;
wire \CPU_inst|n_LB_w2~q ;
wire \CPU_inst|n_LB_w3~feeder_combout ;
wire \CPU_inst|n_LB_w3~q ;
wire \CPU_inst|n_LB_w4~q ;
wire \CPU_inst|n_LB_w5~feeder_combout ;
wire \CPU_inst|n_LB_w5~q ;
wire \CPU_inst|n_LB_w6~feeder_combout ;
wire \CPU_inst|n_LB_w6~q ;
wire \CPU_inst|WC5~q ;
wire \CPU_inst|WC6~q ;
wire \d_cache_inst|d_cache_miss~0_combout ;
wire \MSC_inst|p2_flush~combout ;
wire \d_cache_inst|flush_active~q ;
wire \CPU_inst|decode_unit0|PC_I_field_reg[11]~feeder_combout ;
wire \CPU_inst|decode_unit0|Mux8~1_combout ;
wire \CPU_inst|decode_unit0|always0~0_combout ;
wire \CPU_inst|decode_unit0|SC_reg~0_combout ;
wire \CPU_inst|decode_unit0|SC_reg~q ;
wire \CPU_inst|SC1~0_combout ;
wire \CPU_inst|SC1~q ;
wire \CPU_inst|SC2~0_combout ;
wire \CPU_inst|SC2~q ;
wire \CPU_inst|SC3~q ;
wire \CPU_inst|SC4~q ;
wire \IO_ren~0_combout ;
wire \CPU_inst|SC5~q ;
wire \d_cache_inst|d_cache_miss~1_combout ;
wire \CPU_inst|reg_file0|ivl_reg[5]~feeder_combout ;
wire \d_cache_inst|CPU_tag[1]~feeder_combout ;
wire \CPU_inst|shift_merge0|Mux7~4_combout ;
wire \CPU_inst|shift_merge0|LBD_reg[0]~feeder_combout ;
wire \CPU_inst|shift_merge0|merge_in~4_combout ;
wire \CPU_inst|shift_merge0|Mux7~5_combout ;
wire \CPU_inst|shift_merge0|Mux7~6_combout ;
wire \CPU_inst|shift_merge0|Mux7~0_combout ;
wire \CPU_inst|shift_merge0|Mux7~1_combout ;
wire \CPU_inst|shift_merge0|Mux7~2_combout ;
wire \CPU_inst|shift_merge0|Mux7~3_combout ;
wire \CPU_inst|shift_merge0|Mux7~7_combout ;
wire \d_cache_inst|CPU_data_hold[0]~1_combout ;
wire \d_cache_inst|Decoder62~2_combout ;
wire \d_cache_inst|Add0~0_combout ;
wire \d_cache_inst|CPU_address_hold~0_combout ;
wire \d_cache_inst|CPU_address_hold~1_combout ;
wire \d_cache_inst|CPU_address_hold~2_combout ;
wire \d_cache_inst|always1~0_combout ;
wire \d_cache_inst|cache_address[0]~0_combout ;
wire \d_cache_inst|Add0~1 ;
wire \d_cache_inst|Add0~2_combout ;
wire \d_cache_inst|CPU_address_hold~3_combout ;
wire \d_cache_inst|cache_address[1]~1_combout ;
wire \d_cache_inst|Add0~3 ;
wire \d_cache_inst|Add0~4_combout ;
wire \d_cache_inst|CPU_address_hold~4_combout ;
wire \d_cache_inst|cache_address[2]~2_combout ;
wire \d_cache_inst|cache_address[3]~3_combout ;
wire \d_cache_inst|cache_address[4]~4_combout ;
wire \d_cache_inst|Add0~9 ;
wire \d_cache_inst|Add0~10_combout ;
wire \CPU_inst|reg_file0|ivl_reg[0]~feeder_combout ;
wire \d_cache_inst|CPU_address_hold~8_combout ;
wire \d_cache_inst|cache_address[5]~5_combout ;
wire \d_cache_inst|Add0~11 ;
wire \d_cache_inst|Add0~12_combout ;
wire \CPU_inst|reg_file0|ivl_reg[1]~feeder_combout ;
wire \d_cache_inst|CPU_address_hold~9_combout ;
wire \d_cache_inst|cache_address[6]~6_combout ;
wire \d_cache_inst|Add0~13 ;
wire \d_cache_inst|Add0~14_combout ;
wire \CPU_inst|reg_file0|ivl_reg[2]~feeder_combout ;
wire \d_cache_inst|CPU_address_hold~10_combout ;
wire \d_cache_inst|cache_address[7]~7_combout ;
wire \d_cache_inst|Add0~15 ;
wire \d_cache_inst|Add0~16_combout ;
wire \d_cache_inst|CPU_address_hold~6_combout ;
wire \d_cache_inst|cache_address[8]~8_combout ;
wire \SDRAM_controller|p2_data0[2]~feeder_combout ;
wire \CPU_inst|shift_merge0|LBD_reg[2]~feeder_combout ;
wire \CPU_inst|shift_merge0|merge_in~6_combout ;
wire \CPU_inst|shift_merge0|Mux5~0_combout ;
wire \CPU_inst|shift_merge0|Mux5~1_combout ;
wire \CPU_inst|shift_merge0|Mux5~2_combout ;
wire \CPU_inst|shift_merge0|Mux5~3_combout ;
wire \CPU_inst|shift_merge0|merge_result~21_combout ;
wire \CPU_inst|shift_merge0|shift_reg~0_combout ;
wire \CPU_inst|shift_merge0|merge_result~22_combout ;
wire \CPU_inst|shift_merge0|Mux5~4_combout ;
wire \CPU_inst|shift_merge0|merge_result~23_combout ;
wire \CPU_inst|shift_merge0|Mux5~5_combout ;
wire \CPU_inst|shift_merge0|Mux5~6_combout ;
wire \d_cache_inst|Decoder62~1_combout ;
wire \d_cache_inst|Decoder62~3_combout ;
wire \SDRAM_controller|p2_data3[14]~0_combout ;
wire \d_cache_inst|Decoder62~0_combout ;
wire \CPU_inst|reg_file0|ivl_reg[4]~feeder_combout ;
wire \d_cache_inst|CPU_address_hold~14_combout ;
wire \d_cache_inst|Add0~17 ;
wire \d_cache_inst|Add0~18_combout ;
wire \d_cache_inst|WideAnd0~0_combout ;
wire \d_cache_inst|CPU_address_hold~12_combout ;
wire \d_cache_inst|CPU_address_hold~15_combout ;
wire \d_cache_inst|Add0~19 ;
wire \d_cache_inst|Add0~20_combout ;
wire \d_cache_inst|CPU_address_hold~11_combout ;
wire \d_cache_inst|CPU_address_hold~13_combout ;
wire \d_cache_inst|CPU_address_hold~18_combout ;
wire \d_cache_inst|Add0~21 ;
wire \d_cache_inst|Add0~22_combout ;
wire \d_cache_inst|CPU_address_hold~19_combout ;
wire \d_cache_inst|Add0~23 ;
wire \d_cache_inst|Add0~24_combout ;
wire \d_cache_inst|CPU_address_hold~16_combout ;
wire \d_cache_inst|CPU_address_hold~17_combout ;
wire \d_cache_inst|always1~1_combout ;
wire \d_cache_inst|cache_d[51]~24_combout ;
wire \d_cache_inst|cache_d[51]~25_combout ;
wire \d_cache_inst|cache_d[50]~16_combout ;
wire \d_cache_inst|cache_d[50]~17_combout ;
wire \d_cache_inst|cache_d[49]~8_combout ;
wire \d_cache_inst|cache_d[49]~9_combout ;
wire \d_cache_inst|cache_d[48]~0_combout ;
wire \d_cache_inst|cache_d[48]~1_combout ;
wire \d_cache_inst|cache_d[34]~22_combout ;
wire \d_cache_inst|cache_d[34]~23_combout ;
wire \d_cache_inst|cache_d[33]~14_combout ;
wire \d_cache_inst|cache_d[33]~15_combout ;
wire \d_cache_inst|cache_d[32]~6_combout ;
wire \d_cache_inst|cache_d[32]~7_combout ;
wire \d_cache_inst|cache_d[18]~18_combout ;
wire \d_cache_inst|cache_d[18]~19_combout ;
wire \d_cache_inst|cache_d[17]~10_combout ;
wire \d_cache_inst|cache_d[17]~11_combout ;
wire \d_cache_inst|cache_d[16]~2_combout ;
wire \d_cache_inst|cache_d[16]~3_combout ;
wire \d_cache_inst|cache_d[2]~20_combout ;
wire \d_cache_inst|cache_d[2]~21_combout ;
wire \d_cache_inst|cache_d[1]~12_combout ;
wire \d_cache_inst|cache_d[1]~13_combout ;
wire \d_cache_inst|cache_d[0]~4_combout ;
wire \d_cache_inst|cache_d[0]~5_combout ;
wire \d_cache_inst|Equal0~0_combout ;
wire \d_cache_inst|Equal0~1_combout ;
wire \d_cache_inst|d_miss~0_combout ;
wire \d_cache_inst|always0~1_combout ;
wire \d_cache_inst|CPU_wren_hold~0_combout ;
wire \d_cache_inst|CPU_wren_hold~q ;
wire \d_cache_inst|write_active~2_combout ;
wire \d_cache_inst|write_active~0_combout ;
wire \d_cache_inst|write_active~1_combout ;
wire \d_cache_inst|write_active~3_combout ;
wire \d_cache_inst|write_active~q ;
wire \d_cache_inst|cache_wren~0_combout ;
wire \d_cache_inst|cache_wren~1_combout ;
wire \d_cache_inst|Decoder62~6_combout ;
wire \d_cache_inst|Decoder62~5_combout ;
wire \d_cache_inst|cache_d[27]~90_combout ;
wire \d_cache_inst|cache_d[27]~91_combout ;
wire \d_cache_inst|Decoder62~7_combout ;
wire \d_cache_inst|Decoder62~4_combout ;
wire \CPU_inst|shift_merge0|merge_in~0_combout ;
wire \CPU_inst|shift_merge0|merge_result~3_combout ;
wire \CPU_inst|shift_merge0|shift_reg~1_combout ;
wire \CPU_inst|shift_merge0|merge_result~1_combout ;
wire \CPU_inst|shift_merge0|shift_reg~2_combout ;
wire \CPU_inst|shift_merge0|merge_result~2_combout ;
wire \CPU_inst|shift_merge0|Mux3~3_combout ;
wire \CPU_inst|shift_merge0|merge_result~0_combout ;
wire \CPU_inst|shift_merge0|Mux3~4_combout ;
wire \CPU_inst|shift_merge0|Mux3~1_combout ;
wire \CPU_inst|shift_merge0|Mux3~0_combout ;
wire \CPU_inst|shift_merge0|Mux3~2_combout ;
wire \CPU_inst|shift_merge0|Mux3~5_combout ;
wire \d_cache_inst|cache_d[60]~96_combout ;
wire \sdram_dq[12]~input_o ;
wire \d_cache_inst|cache_d[60]~97_combout ;
wire \d_cache_inst|cache_d[59]~88_combout ;
wire \d_cache_inst|cache_d[59]~89_combout ;
wire \d_cache_inst|cache_d[58]~80_combout ;
wire \d_cache_inst|cache_d[58]~81_combout ;
wire \d_cache_inst|cache_d[57]~72_combout ;
wire \d_cache_inst|cache_d[57]~73_combout ;
wire \d_cache_inst|cache_d[56]~64_combout ;
wire \d_cache_inst|cache_d[56]~65_combout ;
wire \d_cache_inst|cache_d[43]~94_combout ;
wire \d_cache_inst|cache_d[43]~95_combout ;
wire \d_cache_inst|cache_d[42]~86_combout ;
wire \d_cache_inst|cache_d[42]~87_combout ;
wire \d_cache_inst|cache_d[41]~78_combout ;
wire \d_cache_inst|cache_d[41]~79_combout ;
wire \d_cache_inst|cache_d[40]~70_combout ;
wire \d_cache_inst|cache_d[40]~71_combout ;
wire \d_cache_inst|cache_d[39]~62_combout ;
wire \d_cache_inst|cache_d[39]~63_combout ;
wire \d_cache_inst|cache_d[26]~82_combout ;
wire \d_cache_inst|cache_d[26]~83_combout ;
wire \d_cache_inst|cache_d[25]~74_combout ;
wire \d_cache_inst|cache_d[25]~75_combout ;
wire \d_cache_inst|cache_d[24]~66_combout ;
wire \d_cache_inst|cache_d[24]~67_combout ;
wire \d_cache_inst|cache_d[11]~92_combout ;
wire \d_cache_inst|cache_d[11]~93_combout ;
wire \d_cache_inst|cache_d[10]~84_combout ;
wire \d_cache_inst|cache_d[10]~85_combout ;
wire \d_cache_inst|cache_d[9]~76_combout ;
wire \d_cache_inst|cache_d[9]~77_combout ;
wire \d_cache_inst|cache_d[8]~68_combout ;
wire \d_cache_inst|cache_d[8]~69_combout ;
wire \CPU_inst|shift_merge0|LBD_reg[5]~feeder_combout ;
wire \CPU_inst|shift_merge0|merge_in~1_combout ;
wire \CPU_inst|shift_merge0|merge_result~4_combout ;
wire \CPU_inst|shift_merge0|Mux2~0_combout ;
wire \CPU_inst|shift_merge0|Mux2~1_combout ;
wire \CPU_inst|shift_merge0|Mux2~2_combout ;
wire \CPU_inst|shift_merge0|merge_result~8_combout ;
wire \CPU_inst|shift_merge0|merge_result~5_combout ;
wire \CPU_inst|shift_merge0|shift_reg~4_combout ;
wire \CPU_inst|shift_merge0|merge_result~7_combout ;
wire \CPU_inst|shift_merge0|merge_result~6_combout ;
wire \CPU_inst|shift_merge0|Mux2~3_combout ;
wire \CPU_inst|shift_merge0|Mux2~4_combout ;
wire \CPU_inst|shift_merge0|Mux2~5_combout ;
wire \CPU_inst|shift_merge0|LBD_reg[6]~feeder_combout ;
wire \CPU_inst|shift_merge0|merge_in~2_combout ;
wire \CPU_inst|shift_merge0|merge_result~10_combout ;
wire \CPU_inst|shift_merge0|merge_result~13_combout ;
wire \CPU_inst|shift_merge0|shift_reg~5_combout ;
wire \CPU_inst|shift_merge0|merge_result~12_combout ;
wire \CPU_inst|shift_merge0|merge_result~11_combout ;
wire \CPU_inst|shift_merge0|Mux1~1_combout ;
wire \CPU_inst|shift_merge0|Mux1~2_combout ;
wire \CPU_inst|shift_merge0|merge_result~9_combout ;
wire \CPU_inst|shift_merge0|Mux1~0_combout ;
wire \CPU_inst|shift_merge0|Mux1~4_combout ;
wire \CPU_inst|shift_merge0|Mux1~5_combout ;
wire \CPU_inst|shift_merge0|Mux1~3_combout ;
wire \d_cache_inst|cache_d[19]~26_combout ;
wire \d_cache_inst|cache_d[19]~27_combout ;
wire \d_cache_inst|cache_d[55]~56_combout ;
wire \d_cache_inst|cache_d[55]~57_combout ;
wire \d_cache_inst|cache_d[54]~48_combout ;
wire \d_cache_inst|cache_d[54]~49_combout ;
wire \d_cache_inst|cache_d[53]~40_combout ;
wire \d_cache_inst|cache_d[53]~41_combout ;
wire \d_cache_inst|cache_d[52]~32_combout ;
wire \d_cache_inst|cache_d[52]~33_combout ;
wire \d_cache_inst|cache_d[38]~54_combout ;
wire \d_cache_inst|cache_d[38]~55_combout ;
wire \d_cache_inst|cache_d[37]~46_combout ;
wire \d_cache_inst|cache_d[37]~47_combout ;
wire \d_cache_inst|cache_d[36]~38_combout ;
wire \d_cache_inst|cache_d[36]~39_combout ;
wire \d_cache_inst|cache_d[35]~30_combout ;
wire \d_cache_inst|cache_d[35]~31_combout ;
wire \d_cache_inst|cache_d[23]~58_combout ;
wire \d_cache_inst|cache_d[23]~59_combout ;
wire \d_cache_inst|cache_d[22]~50_combout ;
wire \d_cache_inst|cache_d[22]~51_combout ;
wire \d_cache_inst|cache_d[21]~42_combout ;
wire \d_cache_inst|cache_d[21]~43_combout ;
wire \d_cache_inst|cache_d[20]~34_combout ;
wire \d_cache_inst|cache_d[20]~35_combout ;
wire \d_cache_inst|cache_d[7]~60_combout ;
wire \d_cache_inst|cache_d[7]~61_combout ;
wire \d_cache_inst|cache_d[6]~52_combout ;
wire \d_cache_inst|cache_d[6]~53_combout ;
wire \d_cache_inst|cache_d[5]~44_combout ;
wire \d_cache_inst|cache_d[5]~45_combout ;
wire \d_cache_inst|cache_d[4]~36_combout ;
wire \d_cache_inst|cache_d[4]~37_combout ;
wire \d_cache_inst|cache_d[3]~28_combout ;
wire \d_cache_inst|cache_d[3]~29_combout ;
wire \d_cache_inst|Mux4~0_combout ;
wire \d_cache_inst|Mux4~1_combout ;
wire \d_cache_inst|Mux4~2_combout ;
wire \d_cache_inst|Mux4~3_combout ;
wire \CPU_inst|IV_in[3]~4_combout ;
wire \WideAnd1~6_combout ;
wire \WideAnd1~combout ;
wire \prev_serial_en~feeder_combout ;
wire \prev_serial_en~q ;
wire \timer_en~combout ;
wire \IO_wren~combout ;
wire \timer_inst|counter~1_combout ;
wire \timer_inst|Add0~0_combout ;
wire \timer_inst|counter~2_combout ;
wire \timer_inst|Add0~1 ;
wire \timer_inst|Add0~2_combout ;
wire \timer_inst|counter~3_combout ;
wire \timer_inst|Add0~3 ;
wire \timer_inst|Add0~4_combout ;
wire \timer_inst|counter~4_combout ;
wire \timer_inst|Add0~5 ;
wire \timer_inst|Add0~6_combout ;
wire \timer_inst|counter~5_combout ;
wire \timer_inst|Add0~7 ;
wire \timer_inst|Add0~8_combout ;
wire \timer_inst|counter~6_combout ;
wire \timer_inst|Add0~9 ;
wire \timer_inst|Add0~10_combout ;
wire \timer_inst|counter~7_combout ;
wire \timer_inst|Add0~11 ;
wire \timer_inst|Add0~12_combout ;
wire \timer_inst|counter~8_combout ;
wire \timer_inst|WideOr2~0_combout ;
wire \timer_inst|WideOr2~1_combout ;
wire \timer_inst|Add0~13 ;
wire \timer_inst|Add0~14_combout ;
wire \timer_inst|counter~9_combout ;
wire \timer_inst|WideOr2~combout ;
wire \timer_inst|counter~0_combout ;
wire \timer_inst|Mux0~0_combout ;
wire \timer_inst|count_active~q ;
wire \timer_inst|counter~10_combout ;
wire \timer_inst|counter~19_combout ;
wire \timer_inst|Add0~15 ;
wire \timer_inst|Add0~16_combout ;
wire \timer_inst|counter~20_combout ;
wire \timer_inst|Add0~17 ;
wire \timer_inst|Add0~18_combout ;
wire \timer_inst|counter~21_combout ;
wire \timer_inst|Add0~19 ;
wire \timer_inst|Add0~20_combout ;
wire \timer_inst|counter~22_combout ;
wire \timer_inst|Add0~21 ;
wire \timer_inst|Add0~22_combout ;
wire \timer_inst|counter~23_combout ;
wire \timer_inst|Add0~23 ;
wire \timer_inst|Add0~24_combout ;
wire \timer_inst|counter~24_combout ;
wire \timer_inst|Add0~25 ;
wire \timer_inst|Add0~26_combout ;
wire \timer_inst|counter~25_combout ;
wire \timer_inst|Add0~27 ;
wire \timer_inst|Add0~28_combout ;
wire \timer_inst|counter~26_combout ;
wire \timer_inst|Add0~29 ;
wire \timer_inst|Add0~30_combout ;
wire \timer_inst|counter~27_combout ;
wire \timer_inst|Add0~31 ;
wire \timer_inst|Add0~32_combout ;
wire \timer_inst|counter~11_combout ;
wire \timer_inst|Add0~33 ;
wire \timer_inst|Add0~34_combout ;
wire \timer_inst|counter~12_combout ;
wire \timer_inst|Add0~35 ;
wire \timer_inst|Add0~36_combout ;
wire \timer_inst|counter~13_combout ;
wire \timer_inst|WideOr0~0_combout ;
wire \timer_inst|Add0~37 ;
wire \timer_inst|Add0~39 ;
wire \timer_inst|Add0~40_combout ;
wire \timer_inst|counter~15_combout ;
wire \timer_inst|Add0~41 ;
wire \timer_inst|Add0~42_combout ;
wire \timer_inst|counter~16_combout ;
wire \timer_inst|Add0~43 ;
wire \timer_inst|Add0~44_combout ;
wire \timer_inst|counter~17_combout ;
wire \timer_inst|Add0~45 ;
wire \timer_inst|Add0~46_combout ;
wire \timer_inst|counter~18_combout ;
wire \timer_inst|WideOr0~1_combout ;
wire \timer_inst|WideOr0~combout ;
wire \timer_inst|WideOr1~0_combout ;
wire \timer_inst|WideOr1~1_combout ;
wire \timer_inst|WideOr1~combout ;
wire \timer_inst|always0~0_combout ;
wire \timer_inst|Add0~38_combout ;
wire \timer_inst|counter~14_combout ;
wire \timer_inst|WideOr3~combout ;
wire \timer_inst|Mux5~0_combout ;
wire \timer_inst|Mux5~1_combout ;
wire \IO_ren~2_combout ;
wire \timer_inst|to_cpu[7]~0_combout ;
wire \prev_timer_en~feeder_combout ;
wire \prev_timer_en~q ;
wire \serial_inst|rx_queue|read_addr~0_combout ;
wire \serial_inst|data_read~combout ;
wire \serial_inst|rx_queue|read_addr~1_combout ;
wire \serial_inst|UART_inst|rx_frame~4_combout ;
wire \serial_inst|UART_inst|Add0~15 ;
wire \serial_inst|UART_inst|Add0~16_combout ;
wire \serial_inst|UART_inst|Add0~0_combout ;
wire \serial_inst|UART_inst|rx_timer~1_combout ;
wire \serial_inst|UART_inst|rx_timer[0]~feeder_combout ;
wire \serial_inst|UART_inst|Add0~1 ;
wire \serial_inst|UART_inst|Add0~2_combout ;
wire \serial_inst|UART_inst|rx_timer~0_combout ;
wire \serial_inst|UART_inst|rx_timer[1]~feeder_combout ;
wire \~GND~combout ;
wire \serial_inst|UART_inst|Add0~3 ;
wire \serial_inst|UART_inst|Add0~4_combout ;
wire \serial_inst|UART_inst|Add0~5 ;
wire \serial_inst|UART_inst|Add0~6_combout ;
wire \serial_inst|UART_inst|Equal1~0_combout ;
wire \serial_inst|UART_inst|rx_timer~2_combout ;
wire \serial_inst|UART_inst|Add0~7 ;
wire \serial_inst|UART_inst|Add0~8_combout ;
wire \serial_inst|UART_inst|rx_timer~3_combout ;
wire \serial_inst|UART_inst|rx_timer[4]~feeder_combout ;
wire \serial_inst|UART_inst|Add0~9 ;
wire \serial_inst|UART_inst|Add0~10_combout ;
wire \serial_inst|UART_inst|rx_timer~4_combout ;
wire \serial_inst|UART_inst|rx_timer[5]~feeder_combout ;
wire \serial_inst|UART_inst|Add0~11 ;
wire \serial_inst|UART_inst|Add0~12_combout ;
wire \serial_inst|UART_inst|Add0~13 ;
wire \serial_inst|UART_inst|Add0~14_combout ;
wire \serial_inst|UART_inst|rx_timer~5_combout ;
wire \serial_inst|UART_inst|rx_timer[7]~feeder_combout ;
wire \serial_inst|UART_inst|Equal1~1_combout ;
wire \serial_inst|UART_inst|rx_ready~1_combout ;
wire \serial_inst|UART_inst|rx_frame~1_combout ;
wire \serial_inst|UART_inst|rx_frame~3_combout ;
wire \serial_inst|UART_inst|rx_frame~2_combout ;
wire \serial_inst|UART_inst|rx_frame~0_combout ;
wire \RXD~input_o ;
wire \serial_inst|UART_inst|rx_s~0_combout ;
wire \serial_inst|UART_inst|rx_s~q ;
wire \serial_inst|UART_inst|rx_active~0_combout ;
wire \serial_inst|UART_inst|rx_active~q ;
wire \serial_inst|UART_inst|rx_frame~10_combout ;
wire \serial_inst|UART_inst|rx_frame~5_combout ;
wire \serial_inst|UART_inst|rx_frame~8_combout ;
wire \serial_inst|UART_inst|rx_frame~9_combout ;
wire \serial_inst|UART_inst|rx_frame~6_combout ;
wire \serial_inst|UART_inst|rx_frame~7_combout ;
wire \serial_inst|UART_inst|rx_data~6_combout ;
wire \serial_inst|UART_inst|rx_data~1_combout ;
wire \serial_inst|rx_queue|queue_mem~19feeder_combout ;
wire \serial_inst|UART_inst|rx_ready~0_combout ;
wire \serial_inst|UART_inst|rx_ready~q ;
wire \serial_inst|rx_queue|Add0~1_combout ;
wire \serial_inst|rx_queue|Add0~0_combout ;
wire \serial_inst|rx_queue|queue_mem~106_combout ;
wire \serial_inst|rx_queue|Add0~2_combout ;
wire \serial_inst|rx_queue|queue_mem~110_combout ;
wire \serial_inst|rx_queue|queue_mem~19_q ;
wire \serial_inst|rx_queue|queue_mem~104_combout ;
wire \serial_inst|rx_queue|queue_mem~113_combout ;
wire \serial_inst|rx_queue|queue_mem~27_q ;
wire \serial_inst|rx_queue|queue_mem~112_combout ;
wire \serial_inst|rx_queue|queue_mem~3_q ;
wire \serial_inst|rx_queue|queue_mem~111_combout ;
wire \serial_inst|rx_queue|queue_mem~11_q ;
wire \serial_inst|rx_queue|queue_mem~91_combout ;
wire \serial_inst|rx_queue|queue_mem~92_combout ;
wire \serial_inst|rx_queue|read_addr~2_combout ;
wire \serial_inst|rx_queue|queue_mem~105_combout ;
wire \serial_inst|rx_queue|queue_mem~43_q ;
wire \serial_inst|rx_queue|queue_mem~109_combout ;
wire \serial_inst|rx_queue|queue_mem~59_q ;
wire \serial_inst|rx_queue|queue_mem~107_combout ;
wire \serial_inst|rx_queue|queue_mem~51_q ;
wire \serial_inst|rx_queue|queue_mem~108_combout ;
wire \serial_inst|rx_queue|queue_mem~35_q ;
wire \serial_inst|rx_queue|queue_mem~89_combout ;
wire \serial_inst|rx_queue|queue_mem~90_combout ;
wire \serial_inst|rx_queue|queue_mem~93_combout ;
wire \serial_inst|rx_queue|empty~0_combout ;
wire \serial_inst|rx_queue|empty~1_combout ;
wire \serial_inst|rx_queue|prev_push~q ;
wire \serial_inst|rx_queue|prev_pop~feeder_combout ;
wire \serial_inst|rx_queue|prev_pop~q ;
wire \serial_inst|rx_queue|empty~2_combout ;
wire \serial_inst|rx_queue|empty~3_combout ;
wire \serial_inst|rx_queue|empty~q ;
wire \serial_inst|to_CPU~5_combout ;
wire \to_CPU_left[3]~16_combout ;
wire \WideAnd1~0_combout ;
wire \WideAnd1~3_combout ;
wire \WideAnd1~2_combout ;
wire \WideAnd1~4_combout ;
wire \intcon_en~combout ;
wire \prev_intcon_en~feeder_combout ;
wire \prev_intcon_en~q ;
wire \intcon_inst|control~7_combout ;
wire \intcon_inst|control~1_combout ;
wire \intcon_inst|control~8_combout ;
wire \intcon_inst|prev_in~6_combout ;
wire \intcon_inst|status~13_combout ;
wire \always1~0_combout ;
wire \intcon_inst|status~14_combout ;
wire \intcon_inst|to_cpu~6_combout ;
wire \intcon_inst|to_cpu[7]~1_combout ;
wire \WideOr0~0_combout ;
wire \prev_VGA_en~q ;
wire \keyboard_en~0_combout ;
wire \keyboard_en~combout ;
wire \prev_keyboard_en~feeder_combout ;
wire \prev_keyboard_en~q ;
wire \ps2_data_d~input_o ;
wire \keyboard_inst|ps2_host_inst|ps2_data_s~q ;
wire \ps2_clk_d~input_o ;
wire \keyboard_inst|ps2_host_inst|ps2_clk_s~feeder_combout ;
wire \keyboard_inst|ps2_host_inst|ps2_clk_s~q ;
wire \keyboard_inst|data_write~combout ;
wire \keyboard_inst|tx_queue|prev_push~feeder_combout ;
wire \keyboard_inst|tx_queue|prev_push~q ;
wire \keyboard_inst|tx_queue|empty~2_combout ;
wire \keyboard_inst|tx_queue|write_addr~0_combout ;
wire \keyboard_inst|tx_queue|write_addr~1_combout ;
wire \keyboard_inst|tx_queue|write_addr~2_combout ;
wire \keyboard_inst|tx_active~0_combout ;
wire \keyboard_inst|tx_active~q ;
wire \keyboard_inst|tx_queue|read_addr~1_combout ;
wire \keyboard_inst|tx_queue|read_addr~0_combout ;
wire \keyboard_inst|tx_queue|read_addr~2_combout ;
wire \keyboard_inst|tx_queue|empty~0_combout ;
wire \keyboard_inst|tx_queue|empty~1_combout ;
wire \keyboard_inst|tx_queue|empty~3_combout ;
wire \keyboard_inst|tx_queue|empty~q ;
wire \keyboard_inst|tx_req~combout ;
wire \keyboard_inst|ps2_host_inst|prev_tx_req~feeder_combout ;
wire \keyboard_inst|ps2_host_inst|prev_tx_req~q ;
wire \keyboard_inst|ps2_host_inst|Add0~0_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~2_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~1 ;
wire \keyboard_inst|ps2_host_inst|Add0~3_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~5_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~4 ;
wire \keyboard_inst|ps2_host_inst|Add0~6_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~8_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~7 ;
wire \keyboard_inst|ps2_host_inst|Add0~9_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~11_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~10 ;
wire \keyboard_inst|ps2_host_inst|Add0~12_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~14_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~13 ;
wire \keyboard_inst|ps2_host_inst|Add0~15_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~17_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~16 ;
wire \keyboard_inst|ps2_host_inst|Add0~18_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~20_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~19 ;
wire \keyboard_inst|ps2_host_inst|Add0~21_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~23_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~22 ;
wire \keyboard_inst|ps2_host_inst|Add0~24_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~26_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~25 ;
wire \keyboard_inst|ps2_host_inst|Add0~27_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~29_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~28 ;
wire \keyboard_inst|ps2_host_inst|Add0~30_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~32_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~31 ;
wire \keyboard_inst|ps2_host_inst|Add0~33_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~35_combout ;
wire \keyboard_inst|ps2_host_inst|Equal0~2_combout ;
wire \keyboard_inst|ps2_host_inst|Equal0~1_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~34 ;
wire \keyboard_inst|ps2_host_inst|Add0~36_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~38_combout ;
wire \keyboard_inst|ps2_host_inst|Equal0~0_combout ;
wire \keyboard_inst|ps2_host_inst|Equal0~3_combout ;
wire \keyboard_inst|tx_queue|queue_mem~74_combout ;
wire \keyboard_inst|tx_queue|queue_mem~75_combout ;
wire \keyboard_inst|tx_queue|queue_mem~40_q ;
wire \keyboard_inst|tx_queue|queue_mem~79_combout ;
wire \keyboard_inst|tx_queue|queue_mem~56_q ;
wire \keyboard_inst|tx_queue|queue_mem~76_combout ;
wire \keyboard_inst|tx_queue|queue_mem~77_combout ;
wire \keyboard_inst|tx_queue|queue_mem~48_q ;
wire \keyboard_inst|tx_queue|queue_mem~78_combout ;
wire \keyboard_inst|tx_queue|queue_mem~32_q ;
wire \keyboard_inst|tx_queue|queue_mem~64_combout ;
wire \keyboard_inst|tx_queue|queue_mem~65_combout ;
wire \keyboard_inst|tx_queue|queue_mem~8feeder_combout ;
wire \keyboard_inst|tx_queue|queue_mem~81_combout ;
wire \keyboard_inst|tx_queue|queue_mem~8_q ;
wire \keyboard_inst|tx_queue|queue_mem~82_combout ;
wire \keyboard_inst|tx_queue|queue_mem~0_q ;
wire \keyboard_inst|tx_queue|queue_mem~66_combout ;
wire \keyboard_inst|tx_queue|queue_mem~16feeder_combout ;
wire \keyboard_inst|tx_queue|queue_mem~80_combout ;
wire \keyboard_inst|tx_queue|queue_mem~16_q ;
wire \keyboard_inst|tx_queue|queue_mem~83_combout ;
wire \keyboard_inst|tx_queue|queue_mem~24_q ;
wire \keyboard_inst|tx_queue|queue_mem~67_combout ;
wire \keyboard_inst|tx_queue|queue_mem~68_combout ;
wire \keyboard_inst|tx_queue|queue_mem~17feeder_combout ;
wire \keyboard_inst|tx_queue|queue_mem~17_q ;
wire \keyboard_inst|tx_queue|queue_mem~25_q ;
wire \keyboard_inst|tx_queue|queue_mem~9feeder_combout ;
wire \keyboard_inst|tx_queue|queue_mem~9_q ;
wire \keyboard_inst|tx_queue|queue_mem~1_q ;
wire \keyboard_inst|tx_queue|queue_mem~71_combout ;
wire \keyboard_inst|tx_queue|queue_mem~72_combout ;
wire \keyboard_inst|tx_queue|queue_mem~41_q ;
wire \keyboard_inst|tx_queue|queue_mem~57_q ;
wire \keyboard_inst|tx_queue|queue_mem~49_q ;
wire \keyboard_inst|tx_queue|queue_mem~33_q ;
wire \keyboard_inst|tx_queue|queue_mem~69_combout ;
wire \keyboard_inst|tx_queue|queue_mem~70_combout ;
wire \keyboard_inst|tx_queue|queue_mem~73_combout ;
wire \keyboard_inst|tx_queue|queue_mem~18_q ;
wire \keyboard_inst|tx_queue|queue_mem~26_q ;
wire \keyboard_inst|tx_queue|queue_mem~10feeder_combout ;
wire \keyboard_inst|tx_queue|queue_mem~10_q ;
wire \keyboard_inst|tx_queue|queue_mem~2_q ;
wire \keyboard_inst|tx_queue|queue_mem~86_combout ;
wire \keyboard_inst|tx_queue|queue_mem~87_combout ;
wire \keyboard_inst|tx_queue|queue_mem~42_q ;
wire \keyboard_inst|tx_queue|queue_mem~58_q ;
wire \keyboard_inst|tx_queue|queue_mem~50_q ;
wire \keyboard_inst|tx_queue|queue_mem~34_q ;
wire \keyboard_inst|tx_queue|queue_mem~84_combout ;
wire \keyboard_inst|tx_queue|queue_mem~85_combout ;
wire \keyboard_inst|tx_queue|queue_mem~88_combout ;
wire \keyboard_inst|tx_queue|queue_mem~35_q ;
wire \keyboard_inst|tx_queue|queue_mem~51_q ;
wire \keyboard_inst|tx_queue|queue_mem~89_combout ;
wire \keyboard_inst|tx_queue|queue_mem~59_q ;
wire \keyboard_inst|tx_queue|queue_mem~43_q ;
wire \keyboard_inst|tx_queue|queue_mem~90_combout ;
wire \keyboard_inst|tx_queue|queue_mem~19feeder_combout ;
wire \keyboard_inst|tx_queue|queue_mem~19_q ;
wire \keyboard_inst|tx_queue|queue_mem~11feeder_combout ;
wire \keyboard_inst|tx_queue|queue_mem~11_q ;
wire \keyboard_inst|tx_queue|queue_mem~3_q ;
wire \keyboard_inst|tx_queue|queue_mem~91_combout ;
wire \keyboard_inst|tx_queue|queue_mem~27_q ;
wire \keyboard_inst|tx_queue|queue_mem~92_combout ;
wire \keyboard_inst|tx_queue|queue_mem~93_combout ;
wire \keyboard_inst|tx_queue|queue_mem~13feeder_combout ;
wire \keyboard_inst|tx_queue|queue_mem~13_q ;
wire \keyboard_inst|tx_queue|queue_mem~5_q ;
wire \keyboard_inst|tx_queue|queue_mem~101_combout ;
wire \keyboard_inst|tx_queue|queue_mem~29_q ;
wire \keyboard_inst|tx_queue|queue_mem~21_q ;
wire \keyboard_inst|tx_queue|queue_mem~102_combout ;
wire \keyboard_inst|tx_queue|queue_mem~45_q ;
wire \keyboard_inst|tx_queue|queue_mem~61_q ;
wire \keyboard_inst|tx_queue|queue_mem~53_q ;
wire \keyboard_inst|tx_queue|queue_mem~37_q ;
wire \keyboard_inst|tx_queue|queue_mem~99_combout ;
wire \keyboard_inst|tx_queue|queue_mem~100_combout ;
wire \keyboard_inst|tx_queue|queue_mem~103_combout ;
wire \keyboard_inst|tx_queue|queue_mem~22feeder_combout ;
wire \keyboard_inst|tx_queue|queue_mem~22_q ;
wire \keyboard_inst|tx_queue|queue_mem~30_q ;
wire \keyboard_inst|tx_queue|queue_mem~14_q ;
wire \keyboard_inst|tx_queue|queue_mem~6_q ;
wire \keyboard_inst|tx_queue|queue_mem~106_combout ;
wire \keyboard_inst|tx_queue|queue_mem~107_combout ;
wire \keyboard_inst|tx_queue|queue_mem~46_q ;
wire \keyboard_inst|tx_queue|queue_mem~54_q ;
wire \keyboard_inst|tx_queue|queue_mem~38_q ;
wire \keyboard_inst|tx_queue|queue_mem~104_combout ;
wire \keyboard_inst|tx_queue|queue_mem~62_q ;
wire \keyboard_inst|tx_queue|queue_mem~105_combout ;
wire \keyboard_inst|tx_queue|queue_mem~108_combout ;
wire \keyboard_inst|tx_queue|queue_mem~47_q ;
wire \keyboard_inst|tx_queue|queue_mem~63_q ;
wire \keyboard_inst|tx_queue|queue_mem~39_q ;
wire \keyboard_inst|tx_queue|queue_mem~55_q ;
wire \keyboard_inst|tx_queue|queue_mem~109_combout ;
wire \keyboard_inst|tx_queue|queue_mem~110_combout ;
wire \keyboard_inst|tx_queue|queue_mem~23feeder_combout ;
wire \keyboard_inst|tx_queue|queue_mem~23_q ;
wire \keyboard_inst|tx_queue|queue_mem~15feeder_combout ;
wire \keyboard_inst|tx_queue|queue_mem~15_q ;
wire \keyboard_inst|tx_queue|queue_mem~7_q ;
wire \keyboard_inst|tx_queue|queue_mem~111_combout ;
wire \keyboard_inst|tx_queue|queue_mem~31_q ;
wire \keyboard_inst|tx_queue|queue_mem~112_combout ;
wire \keyboard_inst|tx_queue|queue_mem~113_combout ;
wire \keyboard_inst|tx_queue|queue_mem~4_q ;
wire \keyboard_inst|tx_queue|queue_mem~12_q ;
wire \keyboard_inst|tx_queue|queue_mem~96_combout ;
wire \keyboard_inst|tx_queue|queue_mem~20feeder_combout ;
wire \keyboard_inst|tx_queue|queue_mem~20_q ;
wire \keyboard_inst|tx_queue|queue_mem~28_q ;
wire \keyboard_inst|tx_queue|queue_mem~97_combout ;
wire \keyboard_inst|tx_queue|queue_mem~44_q ;
wire \keyboard_inst|tx_queue|queue_mem~60_q ;
wire \keyboard_inst|tx_queue|queue_mem~36_q ;
wire \keyboard_inst|tx_queue|queue_mem~52_q ;
wire \keyboard_inst|tx_queue|queue_mem~94_combout ;
wire \keyboard_inst|tx_queue|queue_mem~95_combout ;
wire \keyboard_inst|tx_queue|queue_mem~98_combout ;
wire \keyboard_inst|ps2_host_inst|WideXnor0~1_combout ;
wire \keyboard_inst|ps2_host_inst|WideXnor0~0_combout ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~10_combout ;
wire \keyboard_inst|ps2_host_inst|prev_ps2_clk~q ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~1_combout ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~9_combout ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~8_combout ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~7_combout ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~6_combout ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~5_combout ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~4_combout ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~3_combout ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~2_combout ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~0_combout ;
wire \keyboard_inst|ps2_host_inst|WideAnd0~0_combout ;
wire \keyboard_inst|ps2_host_inst|WideAnd0~1_combout ;
wire \keyboard_inst|ps2_host_inst|WideAnd0~2_combout ;
wire \keyboard_inst|ps2_host_inst|prev_tx_last~q ;
wire \keyboard_inst|ps2_host_inst|tx_done~0_combout ;
wire \keyboard_inst|ps2_host_inst|tx_done~q ;
wire \keyboard_inst|ps2_host_inst|tx_ready~0_combout ;
wire \keyboard_inst|ps2_host_inst|tx_ready~q ;
wire \keyboard_inst|ps2_host_inst|rx_inhibit~0_combout ;
wire \keyboard_inst|ps2_host_inst|rx_inhibit~q ;
wire \keyboard_inst|ps2_host_inst|always0~0_combout ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~11_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~12_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~10_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~4_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~8_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~9_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~6_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~7_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~5_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~3_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~2_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~1_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~0_combout ;
wire \keyboard_inst|ps2_host_inst|rx_ready~feeder_combout ;
wire \keyboard_inst|ps2_host_inst|rx_ready~q ;
wire \keyboard_inst|rx_queue|prev_push~q ;
wire \keyboard_inst|data_read~combout ;
wire \keyboard_inst|rx_queue|prev_pop~feeder_combout ;
wire \keyboard_inst|rx_queue|prev_pop~q ;
wire \keyboard_inst|rx_queue|empty~2_combout ;
wire \keyboard_inst|rx_queue|Add0~1_combout ;
wire \keyboard_inst|rx_queue|Add0~0_combout ;
wire \keyboard_inst|rx_queue|Add0~2_combout ;
wire \keyboard_inst|rx_queue|read_addr~0_combout ;
wire \keyboard_inst|rx_queue|read_addr~1_combout ;
wire \keyboard_inst|rx_queue|read_addr~2_combout ;
wire \keyboard_inst|rx_queue|empty~0_combout ;
wire \keyboard_inst|rx_queue|empty~1_combout ;
wire \keyboard_inst|rx_queue|empty~3_combout ;
wire \keyboard_inst|rx_queue|empty~q ;
wire \keyboard_inst|ps2_host_inst|rx_data~6_combout ;
wire \keyboard_inst|ps2_host_inst|rx_data~1_combout ;
wire \keyboard_inst|rx_queue|queue_mem~106_combout ;
wire \keyboard_inst|rx_queue|queue_mem~110_combout ;
wire \keyboard_inst|rx_queue|queue_mem~19_q ;
wire \keyboard_inst|rx_queue|queue_mem~104_combout ;
wire \keyboard_inst|rx_queue|queue_mem~113_combout ;
wire \keyboard_inst|rx_queue|queue_mem~27_q ;
wire \keyboard_inst|rx_queue|queue_mem~111_combout ;
wire \keyboard_inst|rx_queue|queue_mem~11_q ;
wire \keyboard_inst|rx_queue|queue_mem~112_combout ;
wire \keyboard_inst|rx_queue|queue_mem~3_q ;
wire \keyboard_inst|rx_queue|queue_mem~91_combout ;
wire \keyboard_inst|rx_queue|queue_mem~92_combout ;
wire \keyboard_inst|rx_queue|queue_mem~105_combout ;
wire \keyboard_inst|rx_queue|queue_mem~43_q ;
wire \keyboard_inst|rx_queue|queue_mem~109_combout ;
wire \keyboard_inst|rx_queue|queue_mem~59_q ;
wire \keyboard_inst|rx_queue|queue_mem~108_combout ;
wire \keyboard_inst|rx_queue|queue_mem~35_q ;
wire \keyboard_inst|rx_queue|queue_mem~107_combout ;
wire \keyboard_inst|rx_queue|queue_mem~51_q ;
wire \keyboard_inst|rx_queue|queue_mem~89_combout ;
wire \keyboard_inst|rx_queue|queue_mem~90_combout ;
wire \keyboard_inst|rx_queue|queue_mem~93_combout ;
wire \keyboard_inst|to_CPU~5_combout ;
wire \VGA_WrEn~combout ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \VGA_inst|VDG|Add1~0_combout ;
wire \VGA_inst|VDG|Add1~1 ;
wire \VGA_inst|VDG|Add1~2_combout ;
wire \VGA_inst|VDG|Add1~3 ;
wire \VGA_inst|VDG|Add1~4_combout ;
wire \VGA_inst|VDG|Add1~5 ;
wire \VGA_inst|VDG|Add1~6_combout ;
wire \VGA_inst|VDG|Add1~15 ;
wire \VGA_inst|VDG|Add1~16_combout ;
wire \VGA_inst|VDG|next_pixel_count[8]~2_combout ;
wire \VGA_inst|VDG|Equal3~2_combout ;
wire \VGA_inst|VDG|Add1~7 ;
wire \VGA_inst|VDG|Add1~8_combout ;
wire \VGA_inst|VDG|Add1~9 ;
wire \VGA_inst|VDG|Add1~10_combout ;
wire \VGA_inst|VDG|next_pixel_count[5]~0_combout ;
wire \VGA_inst|VDG|Add1~11 ;
wire \VGA_inst|VDG|Add1~12_combout ;
wire \VGA_inst|VDG|Add1~13 ;
wire \VGA_inst|VDG|Add1~14_combout ;
wire \VGA_inst|VDG|Add1~17 ;
wire \VGA_inst|VDG|Add1~18_combout ;
wire \VGA_inst|VDG|next_pixel_count[9]~1_combout ;
wire \VGA_inst|VDG|Equal3~0_combout ;
wire \VGA_inst|VDG|Equal3~1_combout ;
wire \VGA_inst|VDG|Equal10~0_combout ;
wire \VGA_inst|VDG|next_active_area~0_combout ;
wire \VGA_inst|VDG|Add2~0_combout ;
wire \VGA_inst|VDG|next_line_count~1_combout ;
wire \VGA_inst|VDG|line_count~0_combout ;
wire \VGA_inst|VDG|Add2~1 ;
wire \VGA_inst|VDG|Add2~2_combout ;
wire \VGA_inst|VDG|Equal4~0_combout ;
wire \VGA_inst|VDG|Equal4~1_combout ;
wire \VGA_inst|VDG|Add2~17 ;
wire \VGA_inst|VDG|Add2~18_combout ;
wire \VGA_inst|VDG|next_line_count~3_combout ;
wire \VGA_inst|VDG|Add2~3 ;
wire \VGA_inst|VDG|Add2~4_combout ;
wire \VGA_inst|VDG|next_line_count~2_combout ;
wire \VGA_inst|VDG|Equal4~2_combout ;
wire \VGA_inst|VDG|Add2~5 ;
wire \VGA_inst|VDG|Add2~6_combout ;
wire \VGA_inst|VDG|next_line_count~0_combout ;
wire \VGA_inst|VDG|Add2~7 ;
wire \VGA_inst|VDG|Add2~8_combout ;
wire \VGA_inst|VDG|Add2~9 ;
wire \VGA_inst|VDG|Add2~10_combout ;
wire \VGA_inst|VDG|Add2~11 ;
wire \VGA_inst|VDG|Add2~12_combout ;
wire \VGA_inst|VDG|Add2~13 ;
wire \VGA_inst|VDG|Add2~14_combout ;
wire \VGA_inst|VDG|Add2~15 ;
wire \VGA_inst|VDG|Add2~16_combout ;
wire \VGA_inst|VDG|Equal8~0_combout ;
wire \VGA_inst|VDG|Equal8~1_combout ;
wire \VGA_inst|VDG|Equal7~0_combout ;
wire \VGA_inst|VDG|Equal8~2_combout ;
wire \VGA_inst|VDG|next_active_rows~0_combout ;
wire \VGA_inst|VDG|active_rows~q ;
wire \VGA_inst|VDG|next_active_area~1_combout ;
wire \VGA_inst|VDG|active_area~q ;
wire \VGA_inst|VDG|Add3~0_combout ;
wire \VGA_inst|VDG|col_count~3_combout ;
wire \VGA_inst|VDG|horiz_scaler~0_combout ;
wire \VGA_inst|VDG|horiz_scaler~2_combout ;
wire \VGA_inst|VDG|horiz_scaler~1_combout ;
wire \VGA_inst|VDG|horiz_advance~0_combout ;
wire \VGA_inst|VDG|col_count~1_combout ;
wire \VGA_inst|VDG|Add3~1 ;
wire \VGA_inst|VDG|Add3~2_combout ;
wire \VGA_inst|VDG|col_count~2_combout ;
wire \VGA_inst|VDG|Add3~3 ;
wire \VGA_inst|VDG|Add3~4_combout ;
wire \VGA_inst|VDG|col_count~0_combout ;
wire \VGA_inst|VDG|Add3~5 ;
wire \VGA_inst|VDG|Add3~6_combout ;
wire \VGA_inst|VDG|col_count~4_combout ;
wire \VGA_inst|VDG|DA[0]~feeder_combout ;
wire \VGA_inst|VDG|Add3~7 ;
wire \VGA_inst|VDG|Add3~8_combout ;
wire \VGA_inst|VDG|col_count~5_combout ;
wire \VGA_inst|VDG|DA[1]~feeder_combout ;
wire \VGA_inst|VDG|Add3~9 ;
wire \VGA_inst|VDG|Add3~10_combout ;
wire \VGA_inst|VDG|col_count~6_combout ;
wire \VGA_inst|VDG|DA[2]~feeder_combout ;
wire \VGA_inst|VDG|Add3~11 ;
wire \VGA_inst|VDG|Add3~12_combout ;
wire \VGA_inst|VDG|col_count~7_combout ;
wire \VGA_inst|VDG|DA[3]~feeder_combout ;
wire \VGA_inst|VDG|Add3~13 ;
wire \VGA_inst|VDG|Add3~14_combout ;
wire \VGA_inst|VDG|col_count~8_combout ;
wire \VGA_inst|VDG|DA[4]~feeder_combout ;
wire \VGA_inst|VDG|cell_count~0_combout ;
wire \VGA_inst|VDG|active_area_s~feeder_combout ;
wire \VGA_inst|VDG|active_area_s~q ;
wire \VGA_inst|VDG|vert_scaler~1_combout ;
wire \VGA_inst|VDG|vert_scaler~3_combout ;
wire \VGA_inst|VDG|vert_scaler~0_combout ;
wire \VGA_inst|VDG|vert_scaler~4_combout ;
wire \VGA_inst|VDG|Equal12~0_combout ;
wire \VGA_inst|VDG|vert_scaler~5_combout ;
wire \VGA_inst|VDG|vert_scaler~2_combout ;
wire \VGA_inst|VDG|next_row_count~0_combout ;
wire \VGA_inst|VDG|cell_line~3_combout ;
wire \VGA_inst|VDG|cell_line~1_combout ;
wire \VGA_inst|VDG|row_count~1_combout ;
wire \VGA_inst|VDG|Equal15~0_combout ;
wire \VGA_inst|VDG|row_count~0_combout ;
wire \VGA_inst|VDG|cell_line~0_combout ;
wire \VGA_inst|VDG|cell_line~2_combout ;
wire \VGA_inst|VDG|next_cell_count~0_combout ;
wire \VGA_inst|VDG|cell_count~1_combout ;
wire \VGA_MS~0_combout ;
wire \VGA_inst|VGA_mode~0_combout ;
wire \VGA_inst|VGA_mode~q ;
wire \VGA_inst|VDG|DD_s[6]~0_combout ;
wire \VGA_inst|VDG|AG_s~q ;
wire \VGA_inst|VDG|Add5~0_combout ;
wire \VGA_inst|VDG|row_count~9_combout ;
wire \VGA_inst|VDG|Add5~1 ;
wire \VGA_inst|VDG|Add5~2_combout ;
wire \VGA_inst|VDG|row_count~2_combout ;
wire \VGA_inst|VDG|next_DA[5]~0_combout ;
wire \VGA_inst|VDG|cell_count~2_combout ;
wire \VGA_inst|VDG|cell_count~3_combout ;
wire \VGA_inst|VDG|Add5~3 ;
wire \VGA_inst|VDG|Add5~4_combout ;
wire \VGA_inst|VDG|row_count~3_combout ;
wire \VGA_inst|VDG|next_DA[6]~1_combout ;
wire \VGA_inst|VDG|cell_count~4_combout ;
wire \VGA_inst|VDG|Add5~5 ;
wire \VGA_inst|VDG|Add5~6_combout ;
wire \VGA_inst|VDG|row_count~4_combout ;
wire \VGA_inst|VDG|next_DA[7]~2_combout ;
wire \VGA_inst|VDG|Add5~7 ;
wire \VGA_inst|VDG|Add5~8_combout ;
wire \VGA_inst|VDG|row_count~5_combout ;
wire \VGA_inst|VDG|Add6~0_combout ;
wire \VGA_inst|VDG|cell_count~5_combout ;
wire \VGA_inst|VDG|next_DA[8]~3_combout ;
wire \VGA_inst|VDG|Add5~9 ;
wire \VGA_inst|VDG|Add5~10_combout ;
wire \VGA_inst|VDG|row_count~6_combout ;
wire \VGA_inst|VDG|next_DA[9]~4_combout ;
wire \VGA_inst|VDG|Add5~11 ;
wire \VGA_inst|VDG|Add5~12_combout ;
wire \VGA_inst|VDG|Add5~13 ;
wire \VGA_inst|VDG|Add5~14_combout ;
wire \VGA_inst|VDG|Equal14~0_combout ;
wire \VGA_inst|VDG|row_count~8_combout ;
wire \VGA_inst|VDG|Equal14~1_combout ;
wire \VGA_inst|VDG|row_count~7_combout ;
wire \VGA_inst|VDG|next_DA[10]~5_combout ;
wire \VGA_inst|VDG|next_DA[11]~6_combout ;
wire \to_CPU_left[3]~15_combout ;
wire \to_CPU_left[3]~17_combout ;
wire \CPU_inst|decode_unit0|PC_I_field_reg[8]~feeder_combout ;
wire \CPU_inst|rotate_S01~0_combout ;
wire \CPU_inst|right_rotate1|Mux0~6_combout ;
wire \sdram_dq[15]~input_o ;
wire \d_cache_inst|cache_d[61]~104_combout ;
wire \d_cache_inst|cache_d[61]~105_combout ;
wire \d_cache_inst|cache_d[63]~120_combout ;
wire \d_cache_inst|cache_d[63]~121_combout ;
wire \d_cache_inst|cache_d[62]~112_combout ;
wire \d_cache_inst|cache_d[62]~113_combout ;
wire \d_cache_inst|cache_d[47]~126_combout ;
wire \d_cache_inst|cache_d[47]~127_combout ;
wire \d_cache_inst|cache_d[46]~118_combout ;
wire \d_cache_inst|cache_d[46]~119_combout ;
wire \d_cache_inst|cache_d[45]~110_combout ;
wire \d_cache_inst|cache_d[45]~111_combout ;
wire \d_cache_inst|cache_d[44]~102_combout ;
wire \d_cache_inst|cache_d[44]~103_combout ;
wire \d_cache_inst|cache_d[31]~122_combout ;
wire \d_cache_inst|cache_d[31]~123_combout ;
wire \d_cache_inst|cache_d[30]~114_combout ;
wire \d_cache_inst|cache_d[30]~115_combout ;
wire \d_cache_inst|cache_d[29]~106_combout ;
wire \d_cache_inst|cache_d[29]~107_combout ;
wire \d_cache_inst|cache_d[28]~98_combout ;
wire \d_cache_inst|cache_d[28]~99_combout ;
wire \d_cache_inst|cache_d[15]~124_combout ;
wire \d_cache_inst|cache_d[15]~125_combout ;
wire \d_cache_inst|cache_d[14]~116_combout ;
wire \d_cache_inst|cache_d[14]~117_combout ;
wire \d_cache_inst|cache_d[13]~108_combout ;
wire \d_cache_inst|cache_d[13]~109_combout ;
wire \d_cache_inst|cache_d[12]~100_combout ;
wire \d_cache_inst|cache_d[12]~101_combout ;
wire \d_cache_inst|Mux2~2_combout ;
wire \d_cache_inst|Mux2~3_combout ;
wire \d_cache_inst|Mux2~0_combout ;
wire \d_cache_inst|Mux2~1_combout ;
wire \CPU_inst|IV_in[5]~6_combout ;
wire \timer_inst|Mux3~0_combout ;
wire \VGA_inst|VDG|always1~0_combout ;
wire \VGA_inst|VDG|always1~1_combout ;
wire \VGA_inst|VDG|HSYNC~q ;
wire \timer_inst|Mux3~1_combout ;
wire \serial_inst|UART_inst|rx_data~8_combout ;
wire \serial_inst|rx_queue|queue_mem~45_q ;
wire \serial_inst|rx_queue|queue_mem~61_q ;
wire \serial_inst|rx_queue|queue_mem~53_q ;
wire \serial_inst|rx_queue|queue_mem~37_q ;
wire \serial_inst|rx_queue|queue_mem~99_combout ;
wire \serial_inst|rx_queue|queue_mem~100_combout ;
wire \serial_inst|rx_queue|queue_mem~21feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~21_q ;
wire \serial_inst|rx_queue|queue_mem~29_q ;
wire \serial_inst|rx_queue|queue_mem~5_q ;
wire \serial_inst|rx_queue|queue_mem~13_q ;
wire \serial_inst|rx_queue|queue_mem~101_combout ;
wire \serial_inst|rx_queue|queue_mem~102_combout ;
wire \serial_inst|rx_queue|queue_mem~103_combout ;
wire \serial_inst|rx_queue|full~0_combout ;
wire \serial_inst|rx_queue|full~q ;
wire \serial_inst|to_CPU~7_combout ;
wire \to_CPU_left[5]~22_combout ;
wire \intcon_inst|prev_in~3_combout ;
wire \intcon_inst|status~7_combout ;
wire \intcon_inst|status~8_combout ;
wire \intcon_inst|control~4_combout ;
wire \intcon_inst|to_cpu~8_combout ;
wire \keyboard_inst|ps2_host_inst|rx_data~8_combout ;
wire \keyboard_inst|rx_queue|queue_mem~5_q ;
wire \keyboard_inst|rx_queue|queue_mem~13_q ;
wire \keyboard_inst|rx_queue|queue_mem~101_combout ;
wire \keyboard_inst|rx_queue|queue_mem~29_q ;
wire \keyboard_inst|rx_queue|queue_mem~21_q ;
wire \keyboard_inst|rx_queue|queue_mem~102_combout ;
wire \keyboard_inst|rx_queue|queue_mem~37_q ;
wire \keyboard_inst|rx_queue|queue_mem~53_q ;
wire \keyboard_inst|rx_queue|queue_mem~99_combout ;
wire \keyboard_inst|rx_queue|queue_mem~61_q ;
wire \keyboard_inst|rx_queue|queue_mem~45_q ;
wire \keyboard_inst|rx_queue|queue_mem~100_combout ;
wire \keyboard_inst|rx_queue|queue_mem~103_combout ;
wire \keyboard_inst|rx_queue|full~0_combout ;
wire \keyboard_inst|rx_queue|full~q ;
wire \keyboard_inst|to_CPU~7_combout ;
wire \to_CPU_left[5]~21_combout ;
wire \to_CPU_left[5]~23_combout ;
wire \d_cache_inst|Mux3~2_combout ;
wire \d_cache_inst|Mux3~3_combout ;
wire \d_cache_inst|Mux3~0_combout ;
wire \d_cache_inst|Mux3~1_combout ;
wire \CPU_inst|IV_in[4]~5_combout ;
wire \serial_inst|tx_queue|write_addr~0_combout ;
wire \serial_inst|tx_queue|write_addr~1_combout ;
wire \serial_inst|data_write~combout ;
wire \serial_inst|tx_queue|write_addr~2_combout ;
wire \serial_inst|UART_inst|Add1~0_combout ;
wire \serial_inst|UART_inst|Add1~7 ;
wire \serial_inst|UART_inst|Add1~8_combout ;
wire \serial_inst|UART_inst|tx_timer~3_combout ;
wire \serial_inst|UART_inst|tx_timer[4]~feeder_combout ;
wire \serial_inst|tx_req~combout ;
wire \serial_inst|UART_inst|prev_tx_req~feeder_combout ;
wire \serial_inst|UART_inst|prev_tx_req~q ;
wire \serial_inst|UART_inst|tx_active~0_combout ;
wire \serial_inst|UART_inst|tx_active~q ;
wire \serial_inst|UART_inst|Add1~9 ;
wire \serial_inst|UART_inst|Add1~10_combout ;
wire \serial_inst|UART_inst|tx_timer~4_combout ;
wire \serial_inst|UART_inst|tx_timer[5]~feeder_combout ;
wire \serial_inst|UART_inst|Add1~11 ;
wire \serial_inst|UART_inst|Add1~12_combout ;
wire \serial_inst|UART_inst|Add1~13 ;
wire \serial_inst|UART_inst|Add1~14_combout ;
wire \serial_inst|UART_inst|tx_timer~5_combout ;
wire \serial_inst|UART_inst|tx_timer[7]~feeder_combout ;
wire \serial_inst|UART_inst|Equal0~1_combout ;
wire \serial_inst|UART_inst|tx_timer~1_combout ;
wire \serial_inst|UART_inst|tx_timer[0]~feeder_combout ;
wire \serial_inst|UART_inst|Add1~1 ;
wire \serial_inst|UART_inst|Add1~2_combout ;
wire \serial_inst|UART_inst|tx_timer~0_combout ;
wire \serial_inst|UART_inst|tx_timer[1]~feeder_combout ;
wire \serial_inst|UART_inst|Add1~3 ;
wire \serial_inst|UART_inst|Add1~4_combout ;
wire \serial_inst|UART_inst|Add1~5 ;
wire \serial_inst|UART_inst|Add1~6_combout ;
wire \serial_inst|UART_inst|Equal0~0_combout ;
wire \serial_inst|UART_inst|Add1~15 ;
wire \serial_inst|UART_inst|Add1~16_combout ;
wire \serial_inst|UART_inst|tx_timer~2_combout ;
wire \serial_inst|UART_inst|Equal0~2_combout ;
wire \serial_inst|UART_inst|always0~3_combout ;
wire \serial_inst|tx_queue|queue_mem~21feeder_combout ;
wire \serial_inst|tx_queue|queue_mem~106_combout ;
wire \serial_inst|tx_queue|queue_mem~110_combout ;
wire \serial_inst|tx_queue|queue_mem~21_q ;
wire \serial_inst|tx_queue|read_addr~0_combout ;
wire \serial_inst|tx_queue|queue_mem~104_combout ;
wire \serial_inst|tx_queue|queue_mem~113_combout ;
wire \serial_inst|tx_queue|queue_mem~29_q ;
wire \serial_inst|tx_queue|queue_mem~13feeder_combout ;
wire \serial_inst|tx_queue|queue_mem~111_combout ;
wire \serial_inst|tx_queue|queue_mem~13_q ;
wire \serial_inst|tx_queue|queue_mem~112_combout ;
wire \serial_inst|tx_queue|queue_mem~5_q ;
wire \serial_inst|tx_queue|queue_mem~91_combout ;
wire \serial_inst|tx_queue|queue_mem~92_combout ;
wire \serial_inst|tx_queue|queue_mem~53feeder_combout ;
wire \serial_inst|tx_queue|queue_mem~107_combout ;
wire \serial_inst|tx_queue|queue_mem~53_q ;
wire \serial_inst|tx_queue|queue_mem~108_combout ;
wire \serial_inst|tx_queue|queue_mem~37_q ;
wire \serial_inst|tx_queue|queue_mem~89_combout ;
wire \serial_inst|tx_queue|queue_mem~109_combout ;
wire \serial_inst|tx_queue|queue_mem~61_q ;
wire \serial_inst|tx_queue|queue_mem~105_combout ;
wire \serial_inst|tx_queue|queue_mem~45_q ;
wire \serial_inst|tx_queue|queue_mem~90_combout ;
wire \serial_inst|tx_queue|queue_mem~93_combout ;
wire \serial_inst|tx_queue|queue_mem~22feeder_combout ;
wire \serial_inst|tx_queue|queue_mem~22_q ;
wire \serial_inst|tx_queue|queue_mem~30_q ;
wire \serial_inst|tx_queue|queue_mem~14feeder_combout ;
wire \serial_inst|tx_queue|queue_mem~14_q ;
wire \serial_inst|tx_queue|queue_mem~6_q ;
wire \serial_inst|tx_queue|queue_mem~96_combout ;
wire \serial_inst|tx_queue|queue_mem~97_combout ;
wire \serial_inst|tx_queue|queue_mem~46feeder_combout ;
wire \serial_inst|tx_queue|queue_mem~46_q ;
wire \serial_inst|tx_queue|queue_mem~54feeder_combout ;
wire \serial_inst|tx_queue|queue_mem~54_q ;
wire \serial_inst|tx_queue|queue_mem~38_q ;
wire \serial_inst|tx_queue|queue_mem~94_combout ;
wire \serial_inst|tx_queue|queue_mem~62_q ;
wire \serial_inst|tx_queue|queue_mem~95_combout ;
wire \serial_inst|tx_queue|queue_mem~98_combout ;
wire \serial_inst|tx_queue|queue_mem~23_q ;
wire \serial_inst|tx_queue|queue_mem~31_q ;
wire \serial_inst|tx_queue|queue_mem~7_q ;
wire \serial_inst|tx_queue|queue_mem~15_q ;
wire \serial_inst|tx_queue|queue_mem~101_combout ;
wire \serial_inst|tx_queue|queue_mem~102_combout ;
wire \serial_inst|tx_queue|queue_mem~55feeder_combout ;
wire \serial_inst|tx_queue|queue_mem~55_q ;
wire \serial_inst|tx_queue|queue_mem~39_q ;
wire \serial_inst|tx_queue|queue_mem~99_combout ;
wire \serial_inst|tx_queue|queue_mem~63_q ;
wire \serial_inst|tx_queue|queue_mem~47_q ;
wire \serial_inst|tx_queue|queue_mem~100_combout ;
wire \serial_inst|tx_queue|queue_mem~103_combout ;
wire \serial_inst|UART_inst|tx_frame[9]~4_combout ;
wire \serial_inst|UART_inst|tx_frame[9]~5_combout ;
wire \serial_inst|UART_inst|tx_frame~18_combout ;
wire \serial_inst|UART_inst|tx_frame~19_combout ;
wire \serial_inst|UART_inst|tx_frame[8]~feeder_combout ;
wire \serial_inst|UART_inst|tx_frame~16_combout ;
wire \serial_inst|UART_inst|tx_frame~17_combout ;
wire \serial_inst|UART_inst|tx_frame[7]~feeder_combout ;
wire \serial_inst|UART_inst|tx_frame~14_combout ;
wire \serial_inst|UART_inst|tx_frame~15_combout ;
wire \serial_inst|UART_inst|tx_frame[6]~feeder_combout ;
wire \serial_inst|UART_inst|tx_frame~12_combout ;
wire \serial_inst|tx_queue|queue_mem~44feeder_combout ;
wire \serial_inst|tx_queue|queue_mem~44_q ;
wire \serial_inst|tx_queue|queue_mem~60_q ;
wire \serial_inst|tx_queue|queue_mem~52_q ;
wire \serial_inst|tx_queue|queue_mem~36_q ;
wire \serial_inst|tx_queue|queue_mem~84_combout ;
wire \serial_inst|tx_queue|queue_mem~85_combout ;
wire \serial_inst|tx_queue|queue_mem~20feeder_combout ;
wire \serial_inst|tx_queue|queue_mem~20_q ;
wire \serial_inst|tx_queue|queue_mem~28_q ;
wire \serial_inst|tx_queue|queue_mem~12feeder_combout ;
wire \serial_inst|tx_queue|queue_mem~12_q ;
wire \serial_inst|tx_queue|queue_mem~4_q ;
wire \serial_inst|tx_queue|queue_mem~86_combout ;
wire \serial_inst|tx_queue|queue_mem~87_combout ;
wire \serial_inst|tx_queue|queue_mem~88_combout ;
wire \serial_inst|UART_inst|tx_frame~13_combout ;
wire \serial_inst|UART_inst|tx_frame[5]~feeder_combout ;
wire \serial_inst|UART_inst|tx_frame~10_combout ;
wire \serial_inst|tx_queue|queue_mem~19feeder_combout ;
wire \serial_inst|tx_queue|queue_mem~19_q ;
wire \serial_inst|tx_queue|queue_mem~27_q ;
wire \serial_inst|tx_queue|queue_mem~11feeder_combout ;
wire \serial_inst|tx_queue|queue_mem~11_q ;
wire \serial_inst|tx_queue|queue_mem~3_q ;
wire \serial_inst|tx_queue|queue_mem~81_combout ;
wire \serial_inst|tx_queue|queue_mem~82_combout ;
wire \serial_inst|tx_queue|queue_mem~51feeder_combout ;
wire \serial_inst|tx_queue|queue_mem~51_q ;
wire \serial_inst|tx_queue|queue_mem~35_q ;
wire \serial_inst|tx_queue|queue_mem~79_combout ;
wire \serial_inst|tx_queue|queue_mem~59_q ;
wire \serial_inst|tx_queue|queue_mem~43feeder_combout ;
wire \serial_inst|tx_queue|queue_mem~43_q ;
wire \serial_inst|tx_queue|queue_mem~80_combout ;
wire \serial_inst|tx_queue|queue_mem~83_combout ;
wire \serial_inst|UART_inst|tx_frame~11_combout ;
wire \serial_inst|UART_inst|tx_frame[4]~feeder_combout ;
wire \serial_inst|UART_inst|tx_frame~8_combout ;
wire \serial_inst|tx_queue|queue_mem~10feeder_combout ;
wire \serial_inst|tx_queue|queue_mem~10_q ;
wire \serial_inst|tx_queue|queue_mem~2_q ;
wire \serial_inst|tx_queue|queue_mem~76_combout ;
wire \serial_inst|tx_queue|queue_mem~26_q ;
wire \serial_inst|tx_queue|queue_mem~18feeder_combout ;
wire \serial_inst|tx_queue|queue_mem~18_q ;
wire \serial_inst|tx_queue|queue_mem~77_combout ;
wire \serial_inst|tx_queue|queue_mem~34_q ;
wire \serial_inst|tx_queue|queue_mem~50feeder_combout ;
wire \serial_inst|tx_queue|queue_mem~50_q ;
wire \serial_inst|tx_queue|queue_mem~74_combout ;
wire \serial_inst|tx_queue|queue_mem~58_q ;
wire \serial_inst|tx_queue|queue_mem~42feeder_combout ;
wire \serial_inst|tx_queue|queue_mem~42_q ;
wire \serial_inst|tx_queue|queue_mem~75_combout ;
wire \serial_inst|tx_queue|queue_mem~78_combout ;
wire \serial_inst|UART_inst|tx_frame~9_combout ;
wire \serial_inst|UART_inst|tx_frame[3]~feeder_combout ;
wire \serial_inst|UART_inst|tx_frame~6_combout ;
wire \serial_inst|tx_queue|queue_mem~17_q ;
wire \serial_inst|tx_queue|queue_mem~25_q ;
wire \serial_inst|tx_queue|queue_mem~1_q ;
wire \serial_inst|tx_queue|queue_mem~9feeder_combout ;
wire \serial_inst|tx_queue|queue_mem~9_q ;
wire \serial_inst|tx_queue|queue_mem~71_combout ;
wire \serial_inst|tx_queue|queue_mem~72_combout ;
wire \serial_inst|tx_queue|queue_mem~49feeder_combout ;
wire \serial_inst|tx_queue|queue_mem~49_q ;
wire \serial_inst|tx_queue|queue_mem~33_q ;
wire \serial_inst|tx_queue|queue_mem~69_combout ;
wire \serial_inst|tx_queue|queue_mem~57_q ;
wire \serial_inst|tx_queue|queue_mem~41feeder_combout ;
wire \serial_inst|tx_queue|queue_mem~41_q ;
wire \serial_inst|tx_queue|queue_mem~70_combout ;
wire \serial_inst|tx_queue|queue_mem~73_combout ;
wire \serial_inst|UART_inst|tx_frame~7_combout ;
wire \serial_inst|UART_inst|tx_frame[2]~feeder_combout ;
wire \serial_inst|UART_inst|tx_frame~2_combout ;
wire \serial_inst|tx_queue|queue_mem~0_q ;
wire \serial_inst|tx_queue|queue_mem~8_q ;
wire \serial_inst|tx_queue|queue_mem~66_combout ;
wire \serial_inst|tx_queue|queue_mem~24_q ;
wire \serial_inst|tx_queue|queue_mem~16feeder_combout ;
wire \serial_inst|tx_queue|queue_mem~16_q ;
wire \serial_inst|tx_queue|queue_mem~67_combout ;
wire \serial_inst|tx_queue|queue_mem~40feeder_combout ;
wire \serial_inst|tx_queue|queue_mem~40_q ;
wire \serial_inst|tx_queue|queue_mem~56_q ;
wire \serial_inst|tx_queue|queue_mem~32_q ;
wire \serial_inst|tx_queue|queue_mem~48_q ;
wire \serial_inst|tx_queue|queue_mem~64_combout ;
wire \serial_inst|tx_queue|queue_mem~65_combout ;
wire \serial_inst|tx_queue|queue_mem~68_combout ;
wire \serial_inst|UART_inst|tx_frame~3_combout ;
wire \serial_inst|UART_inst|tx_frame[1]~feeder_combout ;
wire \serial_inst|UART_inst|always0~0_combout ;
wire \serial_inst|UART_inst|always0~1_combout ;
wire \serial_inst|UART_inst|always0~2_combout ;
wire \serial_inst|UART_inst|tx_ready~0_combout ;
wire \serial_inst|UART_inst|tx_ready~q ;
wire \serial_inst|tx_active~0_combout ;
wire \serial_inst|tx_active~q ;
wire \serial_inst|tx_queue|read_addr~1_combout ;
wire \serial_inst|tx_queue|read_addr~2_combout ;
wire \serial_inst|tx_queue|empty~0_combout ;
wire \serial_inst|tx_queue|empty~1_combout ;
wire \serial_inst|tx_queue|prev_push~feeder_combout ;
wire \serial_inst|tx_queue|prev_push~q ;
wire \serial_inst|tx_queue|empty~2_combout ;
wire \serial_inst|tx_queue|empty~3_combout ;
wire \serial_inst|tx_queue|empty~q ;
wire \serial_inst|UART_inst|rx_data~5_combout ;
wire \serial_inst|rx_queue|queue_mem~20feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~20_q ;
wire \serial_inst|rx_queue|queue_mem~28_q ;
wire \serial_inst|rx_queue|queue_mem~4_q ;
wire \serial_inst|rx_queue|queue_mem~12_q ;
wire \serial_inst|rx_queue|queue_mem~86_combout ;
wire \serial_inst|rx_queue|queue_mem~87_combout ;
wire \serial_inst|rx_queue|queue_mem~44_q ;
wire \serial_inst|rx_queue|queue_mem~60_q ;
wire \serial_inst|rx_queue|queue_mem~52_q ;
wire \serial_inst|rx_queue|queue_mem~36_q ;
wire \serial_inst|rx_queue|queue_mem~84_combout ;
wire \serial_inst|rx_queue|queue_mem~85_combout ;
wire \serial_inst|rx_queue|queue_mem~88_combout ;
wire \serial_inst|to_CPU~4_combout ;
wire \VGA_inst|VDG|always1~2_combout ;
wire \VGA_inst|VDG|always1~3_combout ;
wire \VGA_inst|VDG|VSYNC~q ;
wire \timer_inst|Mux4~0_combout ;
wire \timer_inst|Mux4~1_combout ;
wire \to_CPU_left[4]~13_combout ;
wire \intcon_inst|control~0_combout ;
wire \intcon_inst|prev_in~0_combout ;
wire \intcon_inst|status~0_combout ;
wire \intcon_inst|status~1_combout ;
wire \intcon_inst|to_cpu~5_combout ;
wire \keyboard_inst|ps2_host_inst|rx_data~5_combout ;
wire \keyboard_inst|rx_queue|queue_mem~20_q ;
wire \keyboard_inst|rx_queue|queue_mem~28_q ;
wire \keyboard_inst|rx_queue|queue_mem~4_q ;
wire \keyboard_inst|rx_queue|queue_mem~12_q ;
wire \keyboard_inst|rx_queue|queue_mem~86_combout ;
wire \keyboard_inst|rx_queue|queue_mem~87_combout ;
wire \keyboard_inst|rx_queue|queue_mem~36_q ;
wire \keyboard_inst|rx_queue|queue_mem~52_q ;
wire \keyboard_inst|rx_queue|queue_mem~84_combout ;
wire \keyboard_inst|rx_queue|queue_mem~60_q ;
wire \keyboard_inst|rx_queue|queue_mem~44_q ;
wire \keyboard_inst|rx_queue|queue_mem~85_combout ;
wire \keyboard_inst|rx_queue|queue_mem~88_combout ;
wire \keyboard_inst|to_CPU~4_combout ;
wire \to_CPU_left[4]~12_combout ;
wire \to_CPU_left[4]~14_combout ;
wire \CPU_inst|right_rotate1|Mux0~7_combout ;
wire \CPU_inst|right_rotate1|rotate_reg[2]~5_combout ;
wire \d_cache_inst|Mux6~0_combout ;
wire \d_cache_inst|Mux6~1_combout ;
wire \d_cache_inst|Mux6~2_combout ;
wire \d_cache_inst|Mux6~3_combout ;
wire \CPU_inst|IV_in[1]~2_combout ;
wire \timer_inst|Mux7~0_combout ;
wire \timer_inst|Mux7~1_combout ;
wire \serial_inst|always0~0_combout ;
wire \serial_inst|rx_overwrite~0_combout ;
wire \serial_inst|rx_overwrite~q ;
wire \serial_inst|UART_inst|rx_data~4_combout ;
wire \serial_inst|rx_queue|queue_mem~41_q ;
wire \serial_inst|rx_queue|queue_mem~57_q ;
wire \serial_inst|rx_queue|queue_mem~49_q ;
wire \serial_inst|rx_queue|queue_mem~33_q ;
wire \serial_inst|rx_queue|queue_mem~79_combout ;
wire \serial_inst|rx_queue|queue_mem~80_combout ;
wire \serial_inst|rx_queue|queue_mem~17feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~17_q ;
wire \serial_inst|rx_queue|queue_mem~25_q ;
wire \serial_inst|rx_queue|queue_mem~1_q ;
wire \serial_inst|rx_queue|queue_mem~9_q ;
wire \serial_inst|rx_queue|queue_mem~81_combout ;
wire \serial_inst|rx_queue|queue_mem~82_combout ;
wire \serial_inst|rx_queue|queue_mem~83_combout ;
wire \serial_inst|to_CPU~3_combout ;
wire \to_CPU_left[1]~10_combout ;
wire \keyboard_inst|always0~0_combout ;
wire \keyboard_inst|rx_overwrite~0_combout ;
wire \keyboard_inst|rx_overwrite~q ;
wire \keyboard_inst|ps2_host_inst|rx_data~4_combout ;
wire \keyboard_inst|rx_queue|queue_mem~1_q ;
wire \keyboard_inst|rx_queue|queue_mem~9_q ;
wire \keyboard_inst|rx_queue|queue_mem~81_combout ;
wire \keyboard_inst|rx_queue|queue_mem~25_q ;
wire \keyboard_inst|rx_queue|queue_mem~17_q ;
wire \keyboard_inst|rx_queue|queue_mem~82_combout ;
wire \keyboard_inst|rx_queue|queue_mem~33_q ;
wire \keyboard_inst|rx_queue|queue_mem~49_q ;
wire \keyboard_inst|rx_queue|queue_mem~79_combout ;
wire \keyboard_inst|rx_queue|queue_mem~57_q ;
wire \keyboard_inst|rx_queue|queue_mem~41_q ;
wire \keyboard_inst|rx_queue|queue_mem~80_combout ;
wire \keyboard_inst|rx_queue|queue_mem~83_combout ;
wire \keyboard_inst|to_CPU~3_combout ;
wire \to_CPU_left[1]~9_combout ;
wire \intcon_inst|prev_in~4_combout ;
wire \intcon_inst|status~9_combout ;
wire \intcon_inst|status~10_combout ;
wire \intcon_inst|control~5_combout ;
wire \intcon_inst|to_cpu~4_combout ;
wire \to_CPU_left[1]~11_combout ;
wire \d_cache_inst|Mux7~0_combout ;
wire \d_cache_inst|Mux7~1_combout ;
wire \d_cache_inst|Mux7~2_combout ;
wire \d_cache_inst|Mux7~3_combout ;
wire \CPU_inst|IV_in[0]~1_combout ;
wire \button[2]~input_o ;
wire \button_s[2]~3_combout ;
wire \intcon_inst|prev_in~7_combout ;
wire \intcon_inst|status~15_combout ;
wire \intcon_inst|status~16_combout ;
wire \intcon_inst|to_cpu~0_combout ;
wire \timer_inst|Mux8~0_combout ;
wire \timer_inst|Mux8~1_combout ;
wire \serial_inst|UART_inst|rx_data~0_combout ;
wire \serial_inst|rx_queue|queue_mem~16feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~16_q ;
wire \serial_inst|rx_queue|queue_mem~24_q ;
wire \serial_inst|rx_queue|queue_mem~0_q ;
wire \serial_inst|rx_queue|queue_mem~8_q ;
wire \serial_inst|rx_queue|queue_mem~66_combout ;
wire \serial_inst|rx_queue|queue_mem~67_combout ;
wire \serial_inst|rx_queue|queue_mem~48_q ;
wire \serial_inst|rx_queue|queue_mem~32_q ;
wire \serial_inst|rx_queue|queue_mem~64_combout ;
wire \serial_inst|rx_queue|queue_mem~56_q ;
wire \serial_inst|rx_queue|queue_mem~40_q ;
wire \serial_inst|rx_queue|queue_mem~65_combout ;
wire \serial_inst|rx_queue|queue_mem~68_combout ;
wire \serial_inst|tx_queue|full~0_combout ;
wire \serial_inst|tx_queue|full~q ;
wire \serial_inst|tx_overwrite~0_combout ;
wire \serial_inst|tx_overwrite~q ;
wire \serial_inst|to_CPU~0_combout ;
wire \to_CPU_left[0]~1_combout ;
wire \keyboard_inst|tx_queue|full~0_combout ;
wire \keyboard_inst|tx_queue|full~q ;
wire \keyboard_inst|tx_overwrite~0_combout ;
wire \keyboard_inst|tx_overwrite~q ;
wire \keyboard_inst|ps2_host_inst|rx_data~0_combout ;
wire \keyboard_inst|rx_queue|queue_mem~0_q ;
wire \keyboard_inst|rx_queue|queue_mem~8_q ;
wire \keyboard_inst|rx_queue|queue_mem~66_combout ;
wire \keyboard_inst|rx_queue|queue_mem~24_q ;
wire \keyboard_inst|rx_queue|queue_mem~16_q ;
wire \keyboard_inst|rx_queue|queue_mem~67_combout ;
wire \keyboard_inst|rx_queue|queue_mem~40_q ;
wire \keyboard_inst|rx_queue|queue_mem~56_q ;
wire \keyboard_inst|rx_queue|queue_mem~32_q ;
wire \keyboard_inst|rx_queue|queue_mem~48_q ;
wire \keyboard_inst|rx_queue|queue_mem~64_combout ;
wire \keyboard_inst|rx_queue|queue_mem~65_combout ;
wire \keyboard_inst|rx_queue|queue_mem~68_combout ;
wire \keyboard_inst|to_CPU~0_combout ;
wire \to_CPU_left[0]~0_combout ;
wire \to_CPU_left[0]~2_combout ;
wire \CPU_inst|right_rotate1|Mux0~5_combout ;
wire \d_cache_inst|Mux1~2_combout ;
wire \d_cache_inst|Mux1~3_combout ;
wire \d_cache_inst|Mux1~0_combout ;
wire \d_cache_inst|Mux1~1_combout ;
wire \CPU_inst|IV_in[6]~7_combout ;
wire \intcon_inst|prev_in~1_combout ;
wire \intcon_inst|status~2_combout ;
wire \intcon_inst|status~3_combout ;
wire \intcon_inst|status~4_combout ;
wire \intcon_inst|control~2_combout ;
wire \intcon_inst|to_cpu~7_combout ;
wire \timer_inst|Mux2~0_combout ;
wire \timer_inst|Mux2~1_combout ;
wire \serial_inst|UART_inst|rx_data~7_combout ;
wire \serial_inst|rx_queue|queue_mem~22feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~22_q ;
wire \serial_inst|rx_queue|queue_mem~30_q ;
wire \serial_inst|rx_queue|queue_mem~6_q ;
wire \serial_inst|rx_queue|queue_mem~14_q ;
wire \serial_inst|rx_queue|queue_mem~96_combout ;
wire \serial_inst|rx_queue|queue_mem~97_combout ;
wire \serial_inst|rx_queue|queue_mem~46_q ;
wire \serial_inst|rx_queue|queue_mem~62_q ;
wire \serial_inst|rx_queue|queue_mem~54_q ;
wire \serial_inst|rx_queue|queue_mem~38_q ;
wire \serial_inst|rx_queue|queue_mem~94_combout ;
wire \serial_inst|rx_queue|queue_mem~95_combout ;
wire \serial_inst|rx_queue|queue_mem~98_combout ;
wire \serial_inst|to_CPU~6_combout ;
wire \to_CPU_left[6]~19_combout ;
wire \keyboard_inst|ps2_host_inst|rx_data~7_combout ;
wire \keyboard_inst|rx_queue|queue_mem~22_q ;
wire \keyboard_inst|rx_queue|queue_mem~30_q ;
wire \keyboard_inst|rx_queue|queue_mem~6_q ;
wire \keyboard_inst|rx_queue|queue_mem~14_q ;
wire \keyboard_inst|rx_queue|queue_mem~96_combout ;
wire \keyboard_inst|rx_queue|queue_mem~97_combout ;
wire \keyboard_inst|rx_queue|queue_mem~38_q ;
wire \keyboard_inst|rx_queue|queue_mem~54_q ;
wire \keyboard_inst|rx_queue|queue_mem~94_combout ;
wire \keyboard_inst|rx_queue|queue_mem~62_q ;
wire \keyboard_inst|rx_queue|queue_mem~46_q ;
wire \keyboard_inst|rx_queue|queue_mem~95_combout ;
wire \keyboard_inst|rx_queue|queue_mem~98_combout ;
wire \keyboard_inst|to_CPU~6_combout ;
wire \to_CPU_left[6]~18_combout ;
wire \to_CPU_left[6]~20_combout ;
wire \CPU_inst|right_rotate1|Mux0~4_combout ;
wire \CPU_inst|right_rotate1|rotate_reg[6]~1_combout ;
wire \CPU_inst|rotate_S01~2_combout ;
wire \CPU_inst|mask0|mask_reg~5_combout ;
wire \CPU_inst|alu_I_field1~5_combout ;
wire \CPU_inst|alu_I_field2~5_combout ;
wire \CPU_inst|alu_b_mux_out[2]~10_combout ;
wire \CPU_inst|alu_b_mux_out[2]~11_combout ;
wire \CPU_inst|ALU0|alu_reg~19_combout ;
wire \CPU_inst|ALU0|alu_reg~18_combout ;
wire \CPU_inst|ALU0|alu_reg[2]~5_combout ;
wire \CPU_inst|alu_a_mux_out[2]~5_combout ;
wire \CPU_inst|ALU0|Mux5~0_combout ;
wire \CPU_inst|right_rotate1|Mux0~2_combout ;
wire \CPU_inst|right_rotate1|rotate_reg[1]~6_combout ;
wire \CPU_inst|mask0|mask_reg~6_combout ;
wire \CPU_inst|right_rotate0|Mux0~17_combout ;
wire \CPU_inst|right_rotate0|Mux0~16_combout ;
wire \CPU_inst|right_rotate0|Mux0~18_combout ;
wire \CPU_inst|right_rotate0|Mux0~0_combout ;
wire \CPU_inst|right_rotate0|Mux0~1_combout ;
wire \CPU_inst|right_rotate0|Mux0~15_combout ;
wire \CPU_inst|right_rotate0|rotate_reg[5]~2_combout ;
wire \CPU_inst|right_rotate0|Mux0~25_combout ;
wire \CPU_inst|alu_a_mux_out[1]~6_combout ;
wire \CPU_inst|right_rotate1|rotate_reg[0]~7_combout ;
wire \CPU_inst|right_rotate1|rotate_reg[4]~3_combout ;
wire \CPU_inst|right_rotate0|Mux0~21_combout ;
wire \CPU_inst|right_rotate0|Mux0~20_combout ;
wire \CPU_inst|right_rotate0|Mux0~22_combout ;
wire \CPU_inst|right_rotate0|Mux0~26_combout ;
wire \CPU_inst|alu_a_mux_out[0]~7_combout ;
wire \CPU_inst|ALU0|add_result[0]~1 ;
wire \CPU_inst|ALU0|add_result[1]~3 ;
wire \CPU_inst|ALU0|add_result[2]~4_combout ;
wire \CPU_inst|ALU0|Mux5~1_combout ;
wire \CPU_inst|reg_file0|ivr_reg[2]~feeder_combout ;
wire \d_cache_inst|Mux5~2_combout ;
wire \d_cache_inst|Mux5~3_combout ;
wire \d_cache_inst|Mux5~0_combout ;
wire \d_cache_inst|Mux5~1_combout ;
wire \CPU_inst|IV_in[2]~3_combout ;
wire \timer_inst|Mux6~0_combout ;
wire \timer_inst|Mux6~1_combout ;
wire \serial_inst|UART_inst|rx_data~3_combout ;
wire \serial_inst|rx_queue|queue_mem~2_q ;
wire \serial_inst|rx_queue|queue_mem~10_q ;
wire \serial_inst|rx_queue|queue_mem~76_combout ;
wire \serial_inst|rx_queue|queue_mem~26_q ;
wire \serial_inst|rx_queue|queue_mem~18feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~18_q ;
wire \serial_inst|rx_queue|queue_mem~77_combout ;
wire \serial_inst|rx_queue|queue_mem~50_q ;
wire \serial_inst|rx_queue|queue_mem~34_q ;
wire \serial_inst|rx_queue|queue_mem~74_combout ;
wire \serial_inst|rx_queue|queue_mem~58_q ;
wire \serial_inst|rx_queue|queue_mem~42_q ;
wire \serial_inst|rx_queue|queue_mem~75_combout ;
wire \serial_inst|rx_queue|queue_mem~78_combout ;
wire \serial_inst|to_CPU~2_combout ;
wire \to_CPU_left[2]~7_combout ;
wire \intcon_inst|control~6_combout ;
wire \intcon_inst|prev_in~5_combout ;
wire \intcon_inst|status~11_combout ;
wire \intcon_inst|status~12_combout ;
wire \intcon_inst|to_cpu~3_combout ;
wire \keyboard_inst|ps2_host_inst|rx_data~3_combout ;
wire \keyboard_inst|rx_queue|queue_mem~42_q ;
wire \keyboard_inst|rx_queue|queue_mem~58_q ;
wire \keyboard_inst|rx_queue|queue_mem~34_q ;
wire \keyboard_inst|rx_queue|queue_mem~50_q ;
wire \keyboard_inst|rx_queue|queue_mem~74_combout ;
wire \keyboard_inst|rx_queue|queue_mem~75_combout ;
wire \keyboard_inst|rx_queue|queue_mem~18_q ;
wire \keyboard_inst|rx_queue|queue_mem~26_q ;
wire \keyboard_inst|rx_queue|queue_mem~2_q ;
wire \keyboard_inst|rx_queue|queue_mem~10_q ;
wire \keyboard_inst|rx_queue|queue_mem~76_combout ;
wire \keyboard_inst|rx_queue|queue_mem~77_combout ;
wire \keyboard_inst|rx_queue|queue_mem~78_combout ;
wire \keyboard_inst|to_CPU~2_combout ;
wire \to_CPU_left[2]~6_combout ;
wire \to_CPU_left[2]~8_combout ;
wire \CPU_inst|right_rotate1|Mux0~1_combout ;
wire \CPU_inst|right_rotate1|rotate_reg[7]~0_combout ;
wire \CPU_inst|right_rotate1|Mux0~3_combout ;
wire \CPU_inst|right_rotate1|rotate_reg[3]~4_combout ;
wire \CPU_inst|mask0|mask_reg~0_combout ;
wire \CPU_inst|right_rotate0|Mux0~2_combout ;
wire \CPU_inst|right_rotate0|rotate_reg[7]~0_combout ;
wire \CPU_inst|alu_a_mux_out[7]~0_combout ;
wire \CPU_inst|mask0|mask_reg~1_combout ;
wire \CPU_inst|alu_a_mux_out[6]~1_combout ;
wire \CPU_inst|alu_a_mux_out[5]~2_combout ;
wire \CPU_inst|mask0|mask_reg~3_combout ;
wire \CPU_inst|alu_a_mux_out[4]~3_combout ;
wire \CPU_inst|mask0|mask_reg~4_combout ;
wire \CPU_inst|alu_a_mux_out[3]~4_combout ;
wire \CPU_inst|ALU0|add_result[2]~5 ;
wire \CPU_inst|ALU0|add_result[3]~7 ;
wire \CPU_inst|ALU0|add_result[4]~9 ;
wire \CPU_inst|ALU0|add_result[5]~11 ;
wire \CPU_inst|ALU0|add_result[6]~13 ;
wire \CPU_inst|ALU0|add_result[7]~15 ;
wire \CPU_inst|ALU0|Add0~0_combout ;
wire \CPU_inst|ALU0|OVF_reg~1_combout ;
wire \CPU_inst|ALU0|OVF_reg~q ;
wire \CPU_inst|right_rotate0|Mux0~10_combout ;
wire \CPU_inst|right_rotate0|Mux0~11_combout ;
wire \CPU_inst|right_rotate0|rotate_reg[4]~3_combout ;
wire \CPU_inst|ALU0|alu_reg~15_combout ;
wire \CPU_inst|ALU0|alu_reg~14_combout ;
wire \CPU_inst|ALU0|alu_reg[4]~3_combout ;
wire \CPU_inst|ALU0|Mux3~0_combout ;
wire \CPU_inst|ALU0|add_result[4]~8_combout ;
wire \CPU_inst|ALU0|Mux3~1_combout ;
wire \CPU_inst|reg_file0|Mux3~7_combout ;
wire \CPU_inst|reg_file0|Mux3~8_combout ;
wire \CPU_inst|reg_file0|r12[4]~feeder_combout ;
wire \CPU_inst|reg_file0|Mux3~2_combout ;
wire \CPU_inst|reg_file0|Mux3~3_combout ;
wire \CPU_inst|reg_file0|Mux3~4_combout ;
wire \CPU_inst|reg_file0|Mux3~5_combout ;
wire \CPU_inst|reg_file0|Mux3~6_combout ;
wire \CPU_inst|reg_file0|r1[4]~feeder_combout ;
wire \CPU_inst|reg_file0|Mux3~0_combout ;
wire \CPU_inst|reg_file0|Mux3~1_combout ;
wire \CPU_inst|reg_file0|Mux3~9_combout ;
wire \CPU_inst|reg_file0|a_data[4]~10_combout ;
wire \CPU_inst|reg_file0|a_data[4]~9_combout ;
wire \CPU_inst|reg_file0|a_data[4]~11_combout ;
wire \CPU_inst|right_rotate0|Mux0~5_combout ;
wire \CPU_inst|right_rotate0|Mux0~6_combout ;
wire \CPU_inst|right_rotate0|Mux0~8_combout ;
wire \CPU_inst|right_rotate0|Mux0~23_combout ;
wire \CPU_inst|ALU0|alu_reg~16_combout ;
wire \CPU_inst|ALU0|alu_reg~17_combout ;
wire \CPU_inst|ALU0|alu_reg[3]~4_combout ;
wire \CPU_inst|ALU0|Mux4~0_combout ;
wire \CPU_inst|ALU0|add_result[3]~6_combout ;
wire \CPU_inst|ALU0|Mux4~1_combout ;
wire \MSC_inst|p2_flush_reg~0_combout ;
wire \MSC_inst|p2_control_enable~0_combout ;
wire \MSC_inst|p2_control_enable~1_combout ;
wire \MSC_inst|p2_control_enable~q ;
wire \MSC_en~combout ;
wire \MSC_inst|p2_reset_reg~1_combout ;
wire \MSC_inst|p2_flush_reg~q ;
wire \MSC_inst|prev_p2_flush_reg~feeder_combout ;
wire \MSC_inst|prev_p2_flush_reg~q ;
wire \MSC_inst|p2_flush_req~0_combout ;
wire \MSC_inst|p2_flush_req~q ;
wire \d_cache_inst|CPU_data_hold[0]~0_combout ;
wire \d_cache_inst|Mux0~2_combout ;
wire \d_cache_inst|Mux0~3_combout ;
wire \d_cache_inst|Mux0~0_combout ;
wire \d_cache_inst|Mux0~1_combout ;
wire \CPU_inst|IV_in[7]~0_combout ;
wire \timer_inst|Mux1~0_combout ;
wire \timer_inst|Mux1~1_combout ;
wire \serial_inst|UART_inst|rx_data~2_combout ;
wire \serial_inst|rx_queue|queue_mem~23feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~23_q ;
wire \serial_inst|rx_queue|queue_mem~31_q ;
wire \serial_inst|rx_queue|queue_mem~15_q ;
wire \serial_inst|rx_queue|queue_mem~7_q ;
wire \serial_inst|rx_queue|queue_mem~71_combout ;
wire \serial_inst|rx_queue|queue_mem~72_combout ;
wire \serial_inst|rx_queue|queue_mem~47_q ;
wire \serial_inst|rx_queue|queue_mem~63_q ;
wire \serial_inst|rx_queue|queue_mem~55_q ;
wire \serial_inst|rx_queue|queue_mem~39_q ;
wire \serial_inst|rx_queue|queue_mem~69_combout ;
wire \serial_inst|rx_queue|queue_mem~70_combout ;
wire \serial_inst|rx_queue|queue_mem~73_combout ;
wire \serial_inst|to_CPU~1_combout ;
wire \to_CPU_left[7]~4_combout ;
wire \button[3]~input_o ;
wire \button_s[3]~2_combout ;
wire \intcon_inst|prev_in~2_combout ;
wire \intcon_inst|status~5_combout ;
wire \intcon_inst|status~6_combout ;
wire \intcon_inst|to_cpu~2_combout ;
wire \keyboard_inst|ps2_host_inst|rx_data~2_combout ;
wire \keyboard_inst|rx_queue|queue_mem~39_q ;
wire \keyboard_inst|rx_queue|queue_mem~55_q ;
wire \keyboard_inst|rx_queue|queue_mem~69_combout ;
wire \keyboard_inst|rx_queue|queue_mem~63_q ;
wire \keyboard_inst|rx_queue|queue_mem~47_q ;
wire \keyboard_inst|rx_queue|queue_mem~70_combout ;
wire \keyboard_inst|rx_queue|queue_mem~23_q ;
wire \keyboard_inst|rx_queue|queue_mem~31_q ;
wire \keyboard_inst|rx_queue|queue_mem~7_q ;
wire \keyboard_inst|rx_queue|queue_mem~15_q ;
wire \keyboard_inst|rx_queue|queue_mem~71_combout ;
wire \keyboard_inst|rx_queue|queue_mem~72_combout ;
wire \keyboard_inst|rx_queue|queue_mem~73_combout ;
wire \keyboard_inst|to_CPU~1_combout ;
wire \to_CPU_left[7]~3_combout ;
wire \to_CPU_left[7]~5_combout ;
wire \CPU_inst|right_rotate1|Mux0~0_combout ;
wire \CPU_inst|right_rotate1|rotate_reg[5]~2_combout ;
wire \CPU_inst|mask0|mask_reg~2_combout ;
wire \CPU_inst|ALU0|alu_reg~13_combout ;
wire \CPU_inst|ALU0|alu_reg~12_combout ;
wire \CPU_inst|ALU0|alu_reg[5]~2_combout ;
wire \CPU_inst|ALU0|Mux2~0_combout ;
wire \CPU_inst|ALU0|add_result[5]~10_combout ;
wire \CPU_inst|ALU0|Mux2~1_combout ;
wire \CPU_inst|reg_file0|Mux2~7_combout ;
wire \CPU_inst|reg_file0|Mux2~8_combout ;
wire \CPU_inst|reg_file0|Mux2~4_combout ;
wire \CPU_inst|reg_file0|r2[5]~feeder_combout ;
wire \CPU_inst|reg_file0|Mux2~5_combout ;
wire \CPU_inst|reg_file0|r6[5]~feeder_combout ;
wire \CPU_inst|reg_file0|Mux2~2_combout ;
wire \CPU_inst|reg_file0|Mux2~3_combout ;
wire \CPU_inst|reg_file0|Mux2~6_combout ;
wire \CPU_inst|reg_file0|Mux2~0_combout ;
wire \CPU_inst|reg_file0|Mux2~1_combout ;
wire \CPU_inst|reg_file0|Mux2~9_combout ;
wire \CPU_inst|reg_file0|a_data[5]~7_combout ;
wire \CPU_inst|reg_file0|a_data[5]~6_combout ;
wire \CPU_inst|reg_file0|a_data[5]~8_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~0_combout ;
wire \CPU_inst|PC0|A_current_I~0_combout ;
wire \CPU_inst|PC0|A_current_I~1_combout ;
wire \CPU_inst|PC0|A_pipe0~0_combout ;
wire \CPU_inst|PC0|A_pipe1~11_combout ;
wire \CPU_inst|PC0|A_pipe2~5_combout ;
wire \CPU_inst|PC0|PC_reg[13]~11_combout ;
wire \CPU_inst|PC0|Add1~52_combout ;
wire \CPU_inst|PC0|stack_in[13]~11_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~29_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~93_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~366_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~61_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~125_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~367_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~221_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~253_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~189feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~189_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~157_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~373_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~374_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~205_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~141_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~173feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~173_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~368_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~237_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~369_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~45feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~45_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~13_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~370_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~77feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~77_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~109_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~371_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~372_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~375_combout ;
wire \CPU_inst|PC0|Add1~53_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~5_combout ;
wire \CPU_inst|PC0|A_current_I~8_combout ;
wire \CPU_inst|PC0|A_current_I~9_combout ;
wire \CPU_inst|PC0|A_pipe0~4_combout ;
wire \CPU_inst|PC0|A_pipe1~1_combout ;
wire \CPU_inst|PC0|A_pipe2~1_combout ;
wire \CPU_inst|PC0|PC_reg[12]~10_combout ;
wire \CPU_inst|PC0|stack_in[12]~1_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~188feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~188_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~172_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~44feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~44_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~60_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~266_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~267_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~204feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~204_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~76_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~268_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~92feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~92_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~220_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~269_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~140feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~140_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~156_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~28feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~28_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~12_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~270_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~271_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~272_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~236feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~236_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~108_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~273_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~252_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~124feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~124_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~274_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~275_combout ;
wire \CPU_inst|PC0|Add1~29_combout ;
wire \CPU_inst|decode_unit0|PC_I_field_reg[12]~feeder_combout ;
wire \CPU_inst|PC0|Add1~28_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~4_combout ;
wire \CPU_inst|PC0|A_current_I~6_combout ;
wire \CPU_inst|PC0|A_current_I~7_combout ;
wire \CPU_inst|PC0|A_pipe0~3_combout ;
wire \CPU_inst|PC0|A_pipe1~0_combout ;
wire \CPU_inst|PC0|A_pipe2~0_combout ;
wire \CPU_inst|PC0|PC_reg[11]~0_combout ;
wire \CPU_inst|PC0|Add1~0_combout ;
wire \CPU_inst|PC0|Add1~17 ;
wire \CPU_inst|PC0|Add1~19 ;
wire \CPU_inst|PC0|Add1~21 ;
wire \CPU_inst|PC0|Add1~23 ;
wire \CPU_inst|PC0|Add1~24_combout ;
wire \CPU_inst|PC0|Add1~26_combout ;
wire \CPU_inst|PC0|stack_in[11]~0_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~139_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~203feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~203_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~256_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~171_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~235_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~257_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~187feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~187_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~251_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~155_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~219feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~219_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~263_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~264_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~11_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~43feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~43_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~260_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~75feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~75_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~107_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~261_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~27_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~59feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~59_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~258_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~123_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~91_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~259_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~262_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~265_combout ;
wire \CPU_inst|PC0|Add1~1_combout ;
wire \CPU_inst|PC0|Add1~27_combout ;
wire \CPU_inst|PC0|always2~2_combout ;
wire \CPU_inst|PC0|always2~3_combout ;
wire \CPU_inst|PC0|always2~4_combout ;
wire \CPU_inst|PC0|WideOr0~0_combout ;
wire \CPU_inst|PC0|always2~5_combout ;
wire \CPU_inst|PC0|always2~6_combout ;
wire \CPU_inst|PC0|Add1~25 ;
wire \CPU_inst|PC0|Add1~30_combout ;
wire \CPU_inst|PC0|Add1~32_combout ;
wire \CPU_inst|PC0|Add1~33_combout ;
wire \CPU_inst|PC0|Add1~31 ;
wire \CPU_inst|PC0|Add1~54_combout ;
wire \CPU_inst|PC0|Add1~56_combout ;
wire \CPU_inst|PC0|Add1~57_combout ;
wire \CPU_inst|PC0|Add1~55 ;
wire \CPU_inst|PC0|Add1~60_combout ;
wire \CPU_inst|PC0|Add1~62_combout ;
wire \CPU_inst|PC0|Add1~63_combout ;
wire \CPU_inst|PC0|Add1~61 ;
wire \CPU_inst|PC0|Add1~66_combout ;
wire \CPU_inst|PC0|Add1~68_combout ;
wire \CPU_inst|PC0|Add1~69_combout ;
wire \CPU_inst|PC0|A_miss_next[15]~feeder_combout ;
wire \CPU_inst|PC0|A_miss[15]~feeder_combout ;
wire \CPU_inst|PC0|A[15]~13_combout ;
wire \SDRAM_controller|p1_data0[12]~feeder_combout ;
wire \SDRAM_controller|p1_data0[15]~feeder_combout ;
wire \SDRAM_controller|p1_data1[11]~feeder_combout ;
wire \SDRAM_controller|p1_data1[12]~feeder_combout ;
wire \SDRAM_controller|p1_data1[15]~feeder_combout ;
wire \SDRAM_controller|p1_data2[11]~feeder_combout ;
wire \SDRAM_controller|p1_data2[12]~feeder_combout ;
wire \SDRAM_controller|p1_data2[14]~feeder_combout ;
wire \SDRAM_controller|p1_data2[15]~feeder_combout ;
wire \SDRAM_controller|p1_data3[11]~feeder_combout ;
wire \SDRAM_controller|p1_data3[12]~feeder_combout ;
wire \SDRAM_controller|p1_data3[15]~feeder_combout ;
wire \p_cache_inst|CPU_address_hold[10]~33 ;
wire \p_cache_inst|CPU_address_hold[11]~34_combout ;
wire \CPU_inst|PC0|A_miss[11]~feeder_combout ;
wire \CPU_inst|PC0|A[11]~0_combout ;
wire \p_cache_inst|CPU_address_hold~14_combout ;
wire \p_cache_inst|CPU_address_hold~17_combout ;
wire \p_cache_inst|CPU_address_hold[11]~35 ;
wire \p_cache_inst|CPU_address_hold[12]~36_combout ;
wire \CPU_inst|PC0|A_miss[12]~feeder_combout ;
wire \CPU_inst|PC0|A[12]~1_combout ;
wire \p_cache_inst|CPU_address_hold[12]~37 ;
wire \p_cache_inst|CPU_address_hold[13]~38_combout ;
wire \CPU_inst|PC0|A[13]~11_combout ;
wire \p_cache_inst|CPU_address_hold[13]~39 ;
wire \p_cache_inst|CPU_address_hold[14]~40_combout ;
wire \CPU_inst|PC0|A[14]~12_combout ;
wire \p_cache_inst|CPU_address_hold[14]~41 ;
wire \p_cache_inst|CPU_address_hold[15]~42_combout ;
wire \p_cache_inst|Equal0~0_combout ;
wire \p_cache_inst|Equal0~1_combout ;
wire \p_cache_inst|Equal0~2_combout ;
wire \CPU_inst|decode_unit0|I_reg~23_combout ;
wire \CPU_inst|decode_unit0|I_reg[10]~10_combout ;
wire \CPU_inst|PC0|Add1~48_combout ;
wire \CPU_inst|PC0|stack_in[10]~10_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~170feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~170_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~42_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~356_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~186feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~186_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~58_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~357_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~122feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~122_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~106_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~363_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~250_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~234feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~234_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~364_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~202feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~202_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~218_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~90feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~90_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~74_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~358_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~359_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~26_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~154_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~138feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~138_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~10_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~360_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~361_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~362_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~365_combout ;
wire \CPU_inst|PC0|Add1~49_combout ;
wire \CPU_inst|PC0|Add1~22_combout ;
wire \CPU_inst|PC0|Add1~50_combout ;
wire \CPU_inst|PC0|Add1~51_combout ;
wire \CPU_inst|PC0|A[10]~10_combout ;
wire \p_cache_inst|cache_address[8]~8_combout ;
wire \p_cache_inst|Mux11~0_combout ;
wire \p_cache_inst|Mux11~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~12_combout ;
wire \CPU_inst|decode_unit0|I_reg~27_combout ;
wire \CPU_inst|decode_unit0|I_reg[4]~4_combout ;
wire \CPU_inst|decode_unit0|Mux6~0_combout ;
wire \CPU_inst|decode_unit0|Mux6~1_combout ;
wire \CPU_inst|decode_unit0|regf_wren_reg~0_combout ;
wire \CPU_inst|decode_unit0|regf_wren_reg~q ;
wire \CPU_inst|regf_wren1~0_combout ;
wire \CPU_inst|regf_wren1~q ;
wire \CPU_inst|regf_wren2~0_combout ;
wire \CPU_inst|regf_wren2~q ;
wire \CPU_inst|regf_wren3~feeder_combout ;
wire \CPU_inst|regf_wren3~q ;
wire \CPU_inst|regf_wren4~q ;
wire \CPU_inst|reg_file0|Decoder0~4_combout ;
wire \CPU_inst|reg_file0|Decoder0~5_combout ;
wire \CPU_inst|alu_b_mux_out[1]~13_combout ;
wire \CPU_inst|ALU0|alu_reg~21_combout ;
wire \CPU_inst|ALU0|alu_reg~20_combout ;
wire \CPU_inst|ALU0|alu_reg[1]~6_combout ;
wire \CPU_inst|ALU0|Mux6~0_combout ;
wire \CPU_inst|ALU0|add_result[1]~2_combout ;
wire \CPU_inst|ALU0|Mux6~1_combout ;
wire \CPU_inst|reg_file0|a_data[1]~18_combout ;
wire \CPU_inst|reg_file0|Mux6~7_combout ;
wire \CPU_inst|reg_file0|Mux6~8_combout ;
wire \CPU_inst|reg_file0|r12[1]~feeder_combout ;
wire \CPU_inst|reg_file0|r13[1]~feeder_combout ;
wire \CPU_inst|reg_file0|Mux6~0_combout ;
wire \CPU_inst|reg_file0|Mux6~1_combout ;
wire \CPU_inst|reg_file0|r6[1]~feeder_combout ;
wire \CPU_inst|reg_file0|Mux6~2_combout ;
wire \CPU_inst|reg_file0|Mux6~3_combout ;
wire \CPU_inst|reg_file0|Mux6~4_combout ;
wire \CPU_inst|reg_file0|Mux6~5_combout ;
wire \CPU_inst|reg_file0|Mux6~6_combout ;
wire \CPU_inst|reg_file0|Mux6~9_combout ;
wire \CPU_inst|reg_file0|a_data[1]~19_combout ;
wire \CPU_inst|reg_file0|a_data[1]~20_combout ;
wire \CPU_inst|PC0|PC_reg[9]~8_combout ;
wire \CPU_inst|PC0|stack_in[9]~9_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~137_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~201_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~346_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~169_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~233_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~347_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~41feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~41_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~9_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~350_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~105_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~73_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~351_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~89feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~89_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~121_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~25_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~57feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~57_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~348_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~349_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~352_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~185feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~185_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~217_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~153_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~353_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~249_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~354_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~355_combout ;
wire \CPU_inst|PC0|Add1~44_combout ;
wire \CPU_inst|PC0|Add1~45_combout ;
wire \CPU_inst|PC0|Add1~20_combout ;
wire \CPU_inst|PC0|Add1~46_combout ;
wire \CPU_inst|PC0|Add1~47_combout ;
wire \CPU_inst|PC0|A[9]~9_combout ;
wire \p_cache_inst|cache_address[7]~7_combout ;
wire \p_cache_inst|Mux3~0_combout ;
wire \p_cache_inst|Mux3~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~2_combout ;
wire \CPU_inst|decode_unit0|I_reg~17_combout ;
wire \CPU_inst|decode_unit0|I_reg[12]~0_combout ;
wire \CPU_inst|decode_unit0|Mux8~0_combout ;
wire \CPU_inst|decode_unit0|Mux5~0_combout ;
wire \CPU_inst|decode_unit0|alu_mux_reg~q ;
wire \CPU_inst|alu_b_source1~0_combout ;
wire \CPU_inst|alu_b_source1~q ;
wire \CPU_inst|alu_b_source2~0_combout ;
wire \CPU_inst|alu_b_source2~q ;
wire \CPU_inst|alu_b_source3~q ;
wire \CPU_inst|alu_I_field1~7_combout ;
wire \CPU_inst|alu_I_field2~7_combout ;
wire \CPU_inst|alu_b_mux_out[0]~14_combout ;
wire \CPU_inst|alu_b_mux_out[0]~15_combout ;
wire \CPU_inst|ALU0|alu_reg~22_combout ;
wire \CPU_inst|ALU0|Mux7~0_combout ;
wire \CPU_inst|ALU0|alu_reg[0]~7_combout ;
wire \CPU_inst|ALU0|add_result[0]~0_combout ;
wire \CPU_inst|shift_merge0|shift_reg[0]~feeder_combout ;
wire \CPU_inst|reg_file0|a_data[0]~21_combout ;
wire \CPU_inst|reg_file0|r6[0]~feeder_combout ;
wire \CPU_inst|reg_file0|Mux7~2_combout ;
wire \CPU_inst|reg_file0|r12[0]~feeder_combout ;
wire \CPU_inst|reg_file0|Mux7~3_combout ;
wire \CPU_inst|reg_file0|Mux7~4_combout ;
wire \CPU_inst|reg_file0|Mux7~5_combout ;
wire \CPU_inst|reg_file0|Mux7~6_combout ;
wire \CPU_inst|reg_file0|r11[0]~feeder_combout ;
wire \CPU_inst|reg_file0|Mux7~0_combout ;
wire \CPU_inst|reg_file0|Mux7~1_combout ;
wire \CPU_inst|reg_file0|r13[0]~feeder_combout ;
wire \CPU_inst|reg_file0|Mux7~7_combout ;
wire \CPU_inst|reg_file0|Mux7~8_combout ;
wire \CPU_inst|reg_file0|Mux7~9_combout ;
wire \CPU_inst|reg_file0|a_data[0]~22_combout ;
wire \CPU_inst|reg_file0|a_data[0]~23_combout ;
wire \CPU_inst|PC0|PC_reg[8]~7_combout ;
wire \CPU_inst|PC0|stack_in[8]~8_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~232feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~232_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~104_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~343_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~120feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~120_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~248_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~344_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~184feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~184_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~56feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~56_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~40_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~336_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~168_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~337_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~136feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~136_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~152_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~24_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~8_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~340_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~341_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~88feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~88_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~216_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~200_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~72_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~338_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~339_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~342_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~345_combout ;
wire \CPU_inst|PC0|Add1~40_combout ;
wire \CPU_inst|PC0|Add1~41_combout ;
wire \CPU_inst|PC0|Add1~18_combout ;
wire \CPU_inst|PC0|Add1~42_combout ;
wire \CPU_inst|PC0|Add1~43_combout ;
wire \CPU_inst|PC0|A[8]~8_combout ;
wire \p_cache_inst|cache_address[6]~6_combout ;
wire \p_cache_inst|Mux7~0_combout ;
wire \p_cache_inst|Mux7~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~6_combout ;
wire \CPU_inst|decode_unit0|I_reg~21_combout ;
wire \CPU_inst|decode_unit0|I_reg[8]~8_combout ;
wire \CPU_inst|decode_unit0|dest_waddr_reg~3_combout ;
wire \CPU_inst|dest_waddr1[0]~feeder_combout ;
wire \CPU_inst|dest_waddr2[0]~feeder_combout ;
wire \CPU_inst|dest_waddr3[0]~feeder_combout ;
wire \CPU_inst|dest_waddr4[0]~feeder_combout ;
wire \CPU_inst|reg_file0|aux_forward~0_combout ;
wire \CPU_inst|reg_file0|aux_forward~combout ;
wire \CPU_inst|decode_unit0|alu_I_field_reg~1_combout ;
wire \CPU_inst|alu_I_field1~1_combout ;
wire \CPU_inst|alu_I_field2~1_combout ;
wire \CPU_inst|alu_b_mux_out[6]~2_combout ;
wire \CPU_inst|alu_b_mux_out[6]~3_combout ;
wire \CPU_inst|ALU0|alu_reg~10_combout ;
wire \CPU_inst|ALU0|alu_reg~11_combout ;
wire \CPU_inst|ALU0|alu_reg[6]~1_combout ;
wire \CPU_inst|ALU0|Mux1~0_combout ;
wire \CPU_inst|ALU0|add_result[6]~12_combout ;
wire \CPU_inst|ALU0|Mux1~1_combout ;
wire \CPU_inst|reg_file0|ivr_reg[6]~feeder_combout ;
wire \d_cache_inst|Add0~5 ;
wire \d_cache_inst|Add0~6_combout ;
wire \d_cache_inst|CPU_address_hold~5_combout ;
wire \d_cache_inst|Add0~7 ;
wire \d_cache_inst|Add0~8_combout ;
wire \d_cache_inst|CPU_address_hold~7_combout ;
wire \d_cache_inst|WideAnd0~1_combout ;
wire \d_cache_inst|WideAnd0~2_combout ;
wire \d_cache_inst|reset_active~0_combout ;
wire \d_cache_inst|reset_active~q ;
wire \d_cache_inst|always0~2_combout ;
wire \d_cache_inst|d_miss_hold~0_combout ;
wire \d_cache_inst|d_miss_hold~q ;
wire \d_cache_inst|d_cache_miss~2_combout ;
wire \d_cache_inst|prev_cache_wren~q ;
wire \d_cache_inst|d_cache_miss~3_combout ;
wire \d_cache_inst|d_cache_miss~4_combout ;
wire \CPU_inst|hazard_unit0|data_hazard~combout ;
wire \CPU_inst|PC0|A_pipe1~7_combout ;
wire \CPU_inst|PC0|A_pipe2~13_combout ;
wire \CPU_inst|PC0|stack_in[7]~7_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~7_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~39feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~39_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~330_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~103_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~71feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~71_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~331_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~199_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~231_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~135_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~167feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~167_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~328_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~329_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~332_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~151_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~183feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~183_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~333_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~247_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~215_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~334_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~119feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~119_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~23_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~87feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~87_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~326_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~55_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~327_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~335_combout ;
wire \CPU_inst|decode_unit0|PC_I_field_reg[7]~feeder_combout ;
wire \CPU_inst|PC0|PC_reg~27_combout ;
wire \CPU_inst|PC0|PC_reg~28_combout ;
wire \CPU_inst|PC0|PC_reg[7]~6_combout ;
wire \CPU_inst|PC0|adder_out~21_combout ;
wire \CPU_inst|PC0|adder_out~18_combout ;
wire \CPU_inst|decode_unit0|PC_I_field_reg[5]~feeder_combout ;
wire \CPU_inst|PC0|adder_out~15_combout ;
wire \CPU_inst|PC0|adder_out~12_combout ;
wire \CPU_inst|PC0|adder_out~9_combout ;
wire \CPU_inst|PC0|adder_out~0_combout ;
wire \CPU_inst|PC0|adder_out~1_combout ;
wire \CPU_inst|PC0|adder_out~2_combout ;
wire \CPU_inst|PC0|adder_out[0]~4 ;
wire \CPU_inst|PC0|adder_out[1]~6 ;
wire \CPU_inst|PC0|adder_out[2]~8 ;
wire \CPU_inst|PC0|adder_out[3]~11 ;
wire \CPU_inst|PC0|adder_out[4]~14 ;
wire \CPU_inst|PC0|adder_out[5]~17 ;
wire \CPU_inst|PC0|adder_out[6]~20 ;
wire \CPU_inst|PC0|adder_out[7]~22_combout ;
wire \CPU_inst|PC0|A[7]~7_combout ;
wire \p_cache_inst|cache_address[5]~5_combout ;
wire \p_cache_inst|Mux9~0_combout ;
wire \p_cache_inst|Mux9~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~15_combout ;
wire \CPU_inst|decode_unit0|I_reg~30_combout ;
wire \CPU_inst|decode_unit0|I_reg[6]~6_combout ;
wire \CPU_inst|decode_unit0|PC_I_field_reg[6]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~10_combout ;
wire \CPU_inst|PC0|A_current_I~18_combout ;
wire \CPU_inst|PC0|A_current_I~19_combout ;
wire \CPU_inst|PC0|A_pipe0~9_combout ;
wire \CPU_inst|PC0|A_pipe1~6_combout ;
wire \CPU_inst|PC0|PC_reg~25_combout ;
wire \CPU_inst|PC0|A_pipe2~12_combout ;
wire \CPU_inst|PC0|stack_in[6]~6_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~166_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~38_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~316_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~54_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~182feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~182_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~317_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~230feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~230_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~246_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~102_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~118feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~118_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~323_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~324_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~22feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~22_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~150_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~6_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~134feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~134_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~320_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~321_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~198_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~214_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~86feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~86_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~70_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~318_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~319_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~322_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~325_combout ;
wire \CPU_inst|PC0|PC_reg~26_combout ;
wire \CPU_inst|PC0|Add1~14_combout ;
wire \CPU_inst|PC0|Add1~38_combout ;
wire \CPU_inst|PC0|PC_reg[6]~5_combout ;
wire \CPU_inst|PC0|adder_out[6]~19_combout ;
wire \CPU_inst|PC0|A[6]~6_combout ;
wire \p_cache_inst|cache_address[4]~4_combout ;
wire \p_cache_inst|Mux4~0_combout ;
wire \p_cache_inst|Mux4~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~0_combout ;
wire \CPU_inst|decode_unit0|I_reg~16_combout ;
wire \CPU_inst|decode_unit0|I_reg[11]~12_combout ;
wire \CPU_inst|decode_unit0|RET~0_combout ;
wire \CPU_inst|decode_unit0|RET~1_combout ;
wire \CPU_inst|decode_unit0|RET~2_combout ;
wire \CPU_inst|decode_unit0|RET~q ;
wire \CPU_inst|hazard_unit0|branch_hazard~0_combout ;
wire \CPU_inst|PC0|stack_pop~3_combout ;
wire \CPU_inst|PC0|stack_pop~4_combout ;
wire \CPU_inst|PC0|cstack0|address[2]~9 ;
wire \CPU_inst|PC0|cstack0|address[3]~10_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~9_combout ;
wire \CPU_inst|PC0|A_current_I~16_combout ;
wire \CPU_inst|PC0|A_current_I~17_combout ;
wire \CPU_inst|PC0|A_pipe0~8_combout ;
wire \CPU_inst|PC0|A_pipe1~5_combout ;
wire \CPU_inst|PC0|A_pipe2~11_combout ;
wire \CPU_inst|PC0|stack_in[5]~5_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~229_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~165_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~197_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~133_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~306_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~307_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~21_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~53feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~53_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~308_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~85feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~85_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~117_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~309_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~5_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~37feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~37_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~310_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~69feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~69_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~101_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~311_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~312_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~181feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~181_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~245_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~213_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~149_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~313_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~314_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~315_combout ;
wire \CPU_inst|PC0|PC_reg~23_combout ;
wire \CPU_inst|PC0|PC_reg~24_combout ;
wire \CPU_inst|PC0|Add1~12_combout ;
wire \CPU_inst|PC0|Add1~37_combout ;
wire \CPU_inst|PC0|PC_reg[5]~4_combout ;
wire \CPU_inst|PC0|adder_out[5]~16_combout ;
wire \CPU_inst|PC0|A[5]~5_combout ;
wire \p_cache_inst|cache_address[3]~3_combout ;
wire \p_cache_inst|Mux14~0_combout ;
wire \p_cache_inst|Mux14~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~10_combout ;
wire \CPU_inst|decode_unit0|I_reg~25_combout ;
wire \CPU_inst|decode_unit0|I_reg[1]~2_combout ;
wire \CPU_inst|decode_unit0|PC_I_field_reg[1]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~15_combout ;
wire \CPU_inst|PC0|A_current_I~28_combout ;
wire \CPU_inst|PC0|A_current_I~29_combout ;
wire \CPU_inst|PC0|A_pipe0~14_combout ;
wire \CPU_inst|PC0|A_pipe1~14_combout ;
wire \CPU_inst|PC0|PC_reg~30_combout ;
wire \intcon_inst|interrupt[0]~2_combout ;
wire \intcon_inst|interrupt[4]~0_combout ;
wire \intcon_inst|interrupt[3]~3_combout ;
wire \intcon_inst|WideOr1~1_combout ;
wire \intcon_inst|int_addr~1_combout ;
wire \intcon_inst|WideOr1~2_combout ;
wire \intcon_inst|int_addr~0_combout ;
wire \intcon_inst|int_addr~2_combout ;
wire \CPU_inst|PC0|A_pipe2~14_combout ;
wire \CPU_inst|PC0|stack_in[1]~14_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~113_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~49_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~17_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~81_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~428_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~429_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~209_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~145_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~177feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~177_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~435_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~241_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~436_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~193feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~193_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~225_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~129_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~161feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~161_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~430_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~431_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~33_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~1_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~432_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~97_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~65feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~65_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~433_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~434_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~437_combout ;
wire \CPU_inst|PC0|PC_reg~29_combout ;
wire \CPU_inst|PC0|PC_reg~31_combout ;
wire \CPU_inst|PC0|Add1~4_combout ;
wire \CPU_inst|PC0|Add1~70_combout ;
wire \CPU_inst|PC0|PC_reg[1]~14_combout ;
wire \CPU_inst|PC0|adder_out[1]~5_combout ;
wire \CPU_inst|PC0|A_miss[1]~feeder_combout ;
wire \CPU_inst|PC0|A[1]~14_combout ;
wire \p_cache_inst|mem_req~combout ;
wire \MSC_inst|prev_p1_req~q ;
wire \MSC_inst|p1_active~0_combout ;
wire \MSC_inst|p1_active~q ;
wire \MSC_inst|p1_idle~0_combout ;
wire \p_cache_inst|word_address[1]~0_combout ;
wire \p_cache_inst|Mux1~0_combout ;
wire \p_cache_inst|Mux1~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~4_combout ;
wire \CPU_inst|decode_unit0|I_reg~19_combout ;
wire \CPU_inst|decode_unit0|I_reg[14]~15_combout ;
wire \CPU_inst|decode_unit0|JMP~0_combout ;
wire \CPU_inst|decode_unit0|JMP~1_combout ;
wire \CPU_inst|decode_unit0|JMP~q ;
wire \CPU_inst|PC0|prev_jmp_taken~0_combout ;
wire \CPU_inst|PC0|prev_jmp_taken~q ;
wire \CPU_inst|PC0|prev_ret_taken~q ;
wire \CPU_inst|PC0|prev_pipeline_flush~q ;
wire \CPU_inst|PC0|always1~0_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~8_combout ;
wire \CPU_inst|PC0|A_current_I~14_combout ;
wire \CPU_inst|PC0|A_current_I~15_combout ;
wire \CPU_inst|PC0|A_pipe0~7_combout ;
wire \CPU_inst|PC0|A_pipe1~4_combout ;
wire \CPU_inst|PC0|A_pipe2~10_combout ;
wire \CPU_inst|PC0|stack_in[4]~4_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~180feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~180_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~52feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~52_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~36_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~296_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~164_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~297_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~84feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~84_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~212_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~196feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~196_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~68_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~298_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~299_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~132feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~132_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~148_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~20feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~20_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~4_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~300_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~301_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~302_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~228feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~228_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~100_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~303_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~116feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~116_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~244_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~304_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~305_combout ;
wire \CPU_inst|PC0|PC_reg~21_combout ;
wire \CPU_inst|PC0|PC_reg~22_combout ;
wire \CPU_inst|PC0|Add1~10_combout ;
wire \CPU_inst|PC0|Add1~36_combout ;
wire \CPU_inst|PC0|PC_reg[4]~3_combout ;
wire \CPU_inst|PC0|adder_out[4]~13_combout ;
wire \CPU_inst|PC0|A[4]~4_combout ;
wire \p_cache_inst|cache_address[2]~2_combout ;
wire \p_cache_inst|Mux12~0_combout ;
wire \p_cache_inst|Mux12~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~13_combout ;
wire \CPU_inst|decode_unit0|I_reg~28_combout ;
wire \CPU_inst|decode_unit0|I_reg[3]~11_combout ;
wire \CPU_inst|decode_unit0|PC_I_field_reg[3]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~7_combout ;
wire \CPU_inst|PC0|A_current_I~12_combout ;
wire \CPU_inst|PC0|A_current_I~13_combout ;
wire \CPU_inst|PC0|A_pipe0~6_combout ;
wire \CPU_inst|PC0|A_pipe1~3_combout ;
wire \CPU_inst|PC0|PC_reg~19_combout ;
wire \CPU_inst|PC0|A_pipe2~9_combout ;
wire \CPU_inst|PC0|stack_in[3]~3_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~211_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~147_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~179feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~179_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~293_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~243_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~294_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~3_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~35feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~35_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~290_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~99_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~67feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~67_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~291_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~195_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~227_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~131_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~163feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~163_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~288_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~289_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~292_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~83feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~83_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~19_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~286_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~51_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~115feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~115_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~287_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~295_combout ;
wire \CPU_inst|PC0|PC_reg~20_combout ;
wire \CPU_inst|PC0|Add1~8_combout ;
wire \CPU_inst|PC0|Add1~35_combout ;
wire \CPU_inst|PC0|PC_reg[3]~2_combout ;
wire \CPU_inst|PC0|adder_out[3]~10_combout ;
wire \CPU_inst|PC0|A[3]~3_combout ;
wire \p_cache_inst|cache_address[1]~1_combout ;
wire \p_cache_inst|Mux15~0_combout ;
wire \p_cache_inst|Mux15~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~9_combout ;
wire \CPU_inst|decode_unit0|I_reg~24_combout ;
wire \CPU_inst|decode_unit0|I_reg[0]~1_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~16_combout ;
wire \CPU_inst|PC0|A_current_I~30_combout ;
wire \CPU_inst|PC0|A_current_I~31_combout ;
wire \CPU_inst|PC0|A_pipe0~15_combout ;
wire \CPU_inst|PC0|A_pipe1~15_combout ;
wire \CPU_inst|PC0|PC_reg~33_combout ;
wire \intcon_inst|interrupt[6]~1_combout ;
wire \intcon_inst|int_addr~3_combout ;
wire \intcon_inst|int_addr~4_combout ;
wire \CPU_inst|PC0|A_pipe2~15_combout ;
wire \CPU_inst|PC0|stack_in[0]~15_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~176_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~160_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~48feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~48_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~32_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~438_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~439_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~224feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~224_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~96_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~445_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~240_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~112feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~112_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~446_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~16_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~0_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~442_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~128feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~128_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~144_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~443_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~80feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~80_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~208_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~192_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~64_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~440_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~441_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~444_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~447_combout ;
wire \CPU_inst|PC0|PC_reg~32_combout ;
wire \CPU_inst|PC0|PC_reg~34_combout ;
wire \CPU_inst|PC0|Add1~2_combout ;
wire \CPU_inst|PC0|Add1~71_combout ;
wire \CPU_inst|PC0|PC_reg[0]~15_combout ;
wire \CPU_inst|PC0|adder_out[0]~3_combout ;
wire \CPU_inst|PC0|A[0]~15_combout ;
wire \p_cache_inst|Mux13~0_combout ;
wire \p_cache_inst|Mux13~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~11_combout ;
wire \CPU_inst|decode_unit0|I_reg~26_combout ;
wire \CPU_inst|decode_unit0|I_reg[2]~3_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~6_combout ;
wire \CPU_inst|PC0|A_current_I~10_combout ;
wire \CPU_inst|PC0|A_current_I~11_combout ;
wire \CPU_inst|PC0|A_pipe0~5_combout ;
wire \CPU_inst|PC0|A_pipe1~2_combout ;
wire \CPU_inst|PC0|PC_reg~17_combout ;
wire \CPU_inst|PC0|A_pipe2~8_combout ;
wire \CPU_inst|PC0|stack_in[2]~2_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~114feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~114_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~98_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~283_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~242_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~226feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~226_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~284_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~178feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~178_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~162_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~34_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~276_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~50_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~277_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~130feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~130_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~2_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~280_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~146_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~18feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~18_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~281_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~82feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~82_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~66_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~278_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~210_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~194feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~194_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~279_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~282_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~285_combout ;
wire \CPU_inst|PC0|PC_reg~16_combout ;
wire \CPU_inst|PC0|PC_reg~18_combout ;
wire \CPU_inst|PC0|Add1~6_combout ;
wire \CPU_inst|PC0|Add1~34_combout ;
wire \CPU_inst|PC0|PC_reg[2]~1_combout ;
wire \CPU_inst|PC0|adder_out[2]~7_combout ;
wire \CPU_inst|PC0|A[2]~2_combout ;
wire \p_cache_inst|cache_address[0]~0_combout ;
wire \p_cache_inst|Mux6~0_combout ;
wire \p_cache_inst|Mux6~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~7_combout ;
wire \CPU_inst|decode_unit0|I_reg~22_combout ;
wire \CPU_inst|decode_unit0|I_reg[9]~9_combout ;
wire \CPU_inst|decode_unit0|src_raddr_reg~3_combout ;
wire \CPU_inst|src_raddr1[2]~feeder_combout ;
wire \CPU_inst|reg_file0|a_forward1~1_combout ;
wire \CPU_inst|reg_file0|a_data[2]~15_combout ;
wire \CPU_inst|reg_file0|Mux5~2_combout ;
wire \CPU_inst|reg_file0|r12[2]~feeder_combout ;
wire \CPU_inst|reg_file0|Mux5~3_combout ;
wire \CPU_inst|reg_file0|Mux5~4_combout ;
wire \CPU_inst|reg_file0|Mux5~5_combout ;
wire \CPU_inst|reg_file0|Mux5~6_combout ;
wire \CPU_inst|reg_file0|r11[2]~feeder_combout ;
wire \CPU_inst|reg_file0|r1[2]~feeder_combout ;
wire \CPU_inst|reg_file0|Mux5~0_combout ;
wire \CPU_inst|reg_file0|Mux5~1_combout ;
wire \CPU_inst|reg_file0|Mux5~7_combout ;
wire \CPU_inst|reg_file0|Mux5~8_combout ;
wire \CPU_inst|reg_file0|Mux5~9_combout ;
wire \CPU_inst|reg_file0|a_data[2]~16_combout ;
wire \CPU_inst|reg_file0|a_data[2]~17_combout ;
wire \CPU_inst|PC0|WideOr0~1_combout ;
wire \CPU_inst|PC0|stack_pop~1_combout ;
wire \CPU_inst|decode_unit0|WideOr1~0_combout ;
wire \CPU_inst|decode_unit0|alu_op_reg~0_combout ;
wire \CPU_inst|alu_op1~0_combout ;
wire \CPU_inst|alu_op2~0_combout ;
wire \CPU_inst|ALU0|alu_reg~9_combout ;
wire \CPU_inst|ALU0|alu_reg~8_combout ;
wire \CPU_inst|ALU0|alu_reg[7]~0_combout ;
wire \CPU_inst|ALU0|add_result[7]~14_combout ;
wire \CPU_inst|ALU0|Mux0~0_combout ;
wire \CPU_inst|ALU0|Mux0~1_combout ;
wire \CPU_inst|reg_file0|ivl_reg[7]~feeder_combout ;
wire \WideAnd1~1_combout ;
wire \WideAnd1~5_combout ;
wire \MSC_en~0_combout ;
wire \MSC_inst|p2_reset_reg~0_combout ;
wire \MSC_inst|p2_reset_reg~q ;
wire \MSC_inst|prev_p2_reset_reg~feeder_combout ;
wire \MSC_inst|prev_p2_reset_reg~q ;
wire \MSC_inst|p2_reset_req~0_combout ;
wire \MSC_inst|p2_reset_req~q ;
wire \d_cache_inst|always0~0_combout ;
wire \d_cache_inst|fetch_active~0_combout ;
wire \d_cache_inst|fetch_active~1_combout ;
wire \d_cache_inst|fetch_active~q ;
wire \SDRAM_controller|p2_req_flag~0_combout ;
wire \SDRAM_controller|prev_p2_req~0_combout ;
wire \SDRAM_controller|prev_p2_req~q ;
wire \SDRAM_controller|p2_req_flag~1_combout ;
wire \SDRAM_controller|p2_req_flag~2_combout ;
wire \SDRAM_controller|p2_req_flag~q ;
wire \SDRAM_controller|state~131_combout ;
wire \SDRAM_controller|state~132_combout ;
wire \SDRAM_controller|wren~0_combout ;
wire \SDRAM_controller|wren~1_combout ;
wire \SDRAM_controller|wren~q ;
wire \SDRAM_controller|state.S_ACTIVATE_P2~q ;
wire \SDRAM_controller|state~122_combout ;
wire \SDRAM_controller|state.S_ACTIVATE_P2_NOP~q ;
wire \SDRAM_controller|state~99_combout ;
wire \SDRAM_controller|state.S_READ_P2~q ;
wire \SDRAM_controller|state~127_combout ;
wire \SDRAM_controller|state.S_READ_P2_NOP1~q ;
wire \SDRAM_controller|state~110_combout ;
wire \SDRAM_controller|state.S_READ_P2_NOP2~q ;
wire \SDRAM_controller|state~111_combout ;
wire \SDRAM_controller|state.S_READ_P2_DATA0~q ;
wire \SDRAM_controller|state~112_combout ;
wire \SDRAM_controller|state.S_READ_P2_DATA1~q ;
wire \SDRAM_controller|state~113_combout ;
wire \SDRAM_controller|state.S_READ_P2_DATA2~q ;
wire \SDRAM_controller|state~105_combout ;
wire \SDRAM_controller|state.S_READ_P2_DATA3~feeder_combout ;
wire \SDRAM_controller|state.S_READ_P2_DATA3~q ;
wire \SDRAM_controller|state~136_combout ;
wire \SDRAM_controller|state.S_WRITE_P2~q ;
wire \SDRAM_controller|state~128_combout ;
wire \SDRAM_controller|state.S_WRITE_P2_DATA1~q ;
wire \SDRAM_controller|state~100_combout ;
wire \SDRAM_controller|state.S_WRITE_P2_DATA2~q ;
wire \SDRAM_controller|state~102_combout ;
wire \SDRAM_controller|state.S_WRITE_P2_DATA3~q ;
wire \SDRAM_controller|state~123_combout ;
wire \SDRAM_controller|state.S_WRITE_P2_NOP1~q ;
wire \SDRAM_controller|state~114_combout ;
wire \SDRAM_controller|state.S_WRITE_P2_NOP2~q ;
wire \SDRAM_controller|Selector67~0_combout ;
wire \SDRAM_controller|Selector68~0_combout ;
wire \SDRAM_controller|ready2~q ;
wire \d_cache_inst|mem_req~combout ;
wire \SDRAM_controller|p1_req_flag~0_combout ;
wire \SDRAM_controller|Add3~15_combout ;
wire \SDRAM_controller|Add3~63_combout ;
wire \SDRAM_controller|Add3~64_combout ;
wire \SDRAM_controller|Add3~65_combout ;
wire \SDRAM_controller|Add3~45_combout ;
wire \SDRAM_controller|Add3~14_combout ;
wire \SDRAM_controller|Add3~16_combout ;
wire \SDRAM_controller|Add3~40_combout ;
wire \SDRAM_controller|Add3~41_combout ;
wire \SDRAM_controller|Add3~31_combout ;
wire \SDRAM_controller|Add3~32_combout ;
wire \SDRAM_controller|Add3~23_combout ;
wire \SDRAM_controller|Add3~24_combout ;
wire \SDRAM_controller|Add3~0_combout ;
wire \SDRAM_controller|Add3~25_combout ;
wire \SDRAM_controller|Add3~1 ;
wire \SDRAM_controller|Add3~2_combout ;
wire \SDRAM_controller|Add3~33_combout ;
wire \SDRAM_controller|Add3~3 ;
wire \SDRAM_controller|Add3~4_combout ;
wire \SDRAM_controller|Add3~42_combout ;
wire \SDRAM_controller|Add3~5 ;
wire \SDRAM_controller|Add3~6_combout ;
wire \SDRAM_controller|Add3~49_combout ;
wire \SDRAM_controller|Add3~50_combout ;
wire \SDRAM_controller|Add3~51_combout ;
wire \SDRAM_controller|Add3~7 ;
wire \SDRAM_controller|Add3~8_combout ;
wire \SDRAM_controller|Add3~58_combout ;
wire \SDRAM_controller|Add3~59_combout ;
wire \SDRAM_controller|Add3~60_combout ;
wire \SDRAM_controller|Add3~9 ;
wire \SDRAM_controller|Add3~10_combout ;
wire \SDRAM_controller|Add3~67_combout ;
wire \SDRAM_controller|Add3~68_combout ;
wire \SDRAM_controller|Add3~69_combout ;
wire \SDRAM_controller|Add3~11 ;
wire \SDRAM_controller|Add3~12_combout ;
wire \SDRAM_controller|Add3~17_combout ;
wire \SDRAM_controller|Add3~13 ;
wire \SDRAM_controller|Add3~18_combout ;
wire \SDRAM_controller|Add3~20_combout ;
wire \SDRAM_controller|Add3~21_combout ;
wire \SDRAM_controller|Add3~22_combout ;
wire \SDRAM_controller|Add3~19 ;
wire \SDRAM_controller|Add3~26_combout ;
wire \SDRAM_controller|Add3~28_combout ;
wire \SDRAM_controller|Add3~29_combout ;
wire \SDRAM_controller|Add3~30_combout ;
wire \SDRAM_controller|Add3~27 ;
wire \SDRAM_controller|Add3~34_combout ;
wire \SDRAM_controller|Add3~36_combout ;
wire \SDRAM_controller|Add3~37_combout ;
wire \SDRAM_controller|Add3~38_combout ;
wire \SDRAM_controller|Add3~39_combout ;
wire \SDRAM_controller|Add3~35 ;
wire \SDRAM_controller|Add3~43_combout ;
wire \SDRAM_controller|Add3~46_combout ;
wire \SDRAM_controller|Add3~47_combout ;
wire \SDRAM_controller|Add3~48_combout ;
wire \SDRAM_controller|Add3~44 ;
wire \SDRAM_controller|Add3~52_combout ;
wire \SDRAM_controller|Add3~54_combout ;
wire \SDRAM_controller|Add3~55_combout ;
wire \SDRAM_controller|Add3~56_combout ;
wire \SDRAM_controller|Add3~57_combout ;
wire \SDRAM_controller|Add3~53 ;
wire \SDRAM_controller|Add3~61_combout ;
wire \SDRAM_controller|Add3~66_combout ;
wire \SDRAM_controller|Add3~62 ;
wire \SDRAM_controller|Add3~70_combout ;
wire \MSC_inst|data_page[0]~0_combout ;
wire \SDRAM_controller|Add3~72_combout ;
wire \SDRAM_controller|Add3~73_combout ;
wire \SDRAM_controller|Add3~74_combout ;
wire \MSC_inst|program_page[0]~0_combout ;
wire \MSC_inst|data_page[2]~feeder_combout ;
wire \SDRAM_controller|Add3~82_combout ;
wire \SDRAM_controller|Add3~83_combout ;
wire \SDRAM_controller|Add3~71 ;
wire \SDRAM_controller|Add3~75_combout ;
wire \MSC_inst|data_page[1]~feeder_combout ;
wire \SDRAM_controller|Add3~77_combout ;
wire \SDRAM_controller|Add3~78_combout ;
wire \SDRAM_controller|Add3~79_combout ;
wire \SDRAM_controller|Add3~76 ;
wire \SDRAM_controller|Add3~80_combout ;
wire \SDRAM_controller|Add3~84_combout ;
wire \SDRAM_controller|Equal1~5_combout ;
wire \SDRAM_controller|Add3~81 ;
wire \SDRAM_controller|Add3~85_combout ;
wire \SDRAM_controller|Add3~87_combout ;
wire \SDRAM_controller|Add3~88_combout ;
wire \SDRAM_controller|Add3~89_combout ;
wire \SDRAM_controller|Add3~86 ;
wire \SDRAM_controller|Add3~90_combout ;
wire \MSC_inst|data_page[4]~feeder_combout ;
wire \SDRAM_controller|Add3~92_combout ;
wire \SDRAM_controller|Add3~93_combout ;
wire \SDRAM_controller|Add3~94_combout ;
wire \SDRAM_controller|Add3~97_combout ;
wire \SDRAM_controller|Add3~98_combout ;
wire \SDRAM_controller|Add3~91 ;
wire \SDRAM_controller|Add3~95_combout ;
wire \SDRAM_controller|Add3~99_combout ;
wire \SDRAM_controller|Add3~96 ;
wire \SDRAM_controller|Add3~100_combout ;
wire \SDRAM_controller|Add3~102_combout ;
wire \SDRAM_controller|Add3~103_combout ;
wire \SDRAM_controller|Add3~104_combout ;
wire \SDRAM_controller|Equal1~0_combout ;
wire \SDRAM_controller|Equal1~2_combout ;
wire \SDRAM_controller|Equal1~1_combout ;
wire \SDRAM_controller|Equal1~3_combout ;
wire \SDRAM_controller|Equal1~4_combout ;
wire \SDRAM_controller|Equal1~6_combout ;
wire \SDRAM_controller|Selector9~0_combout ;
wire \SDRAM_controller|init_flag~q ;
wire \SDRAM_controller|Selector14~2_combout ;
wire \SDRAM_controller|Selector14~0_combout ;
wire \SDRAM_controller|Selector14~1_combout ;
wire \SDRAM_controller|Selector14~3_combout ;
wire \SDRAM_controller|state.S_IDLE~q ;
wire \SDRAM_controller|Selector67~1_combout ;
wire \SDRAM_controller|ready1~q ;
wire \p_cache_inst|CPU_address_hold[2]~16 ;
wire \p_cache_inst|CPU_address_hold[3]~18_combout ;
wire \p_cache_inst|CPU_address_hold[3]~19 ;
wire \p_cache_inst|CPU_address_hold[4]~20_combout ;
wire \p_cache_inst|reset_active~0_combout ;
wire \p_cache_inst|reset_active~1_combout ;
wire \p_cache_inst|reset_active~2_combout ;
wire \p_cache_inst|reset_active~3_combout ;
wire \p_cache_inst|reset_active~q ;
wire \p_cache_inst|p_miss_hold~0_combout ;
wire \p_cache_inst|p_miss_hold~q ;
wire \p_cache_inst|p_cache_miss~combout ;
wire \CPU_inst|decode_unit0|prev_hazard~0_combout ;
wire \CPU_inst|decode_unit0|prev_hazard~q ;
wire \p_cache_inst|Mux2~0_combout ;
wire \p_cache_inst|Mux2~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~5_combout ;
wire \CPU_inst|decode_unit0|I_reg~20_combout ;
wire \CPU_inst|decode_unit0|I_reg[13]~14_combout ;
wire \CPU_inst|decode_unit0|Mux1~1_combout ;
wire \CPU_inst|decode_unit0|Mux1~0_combout ;
wire \CPU_inst|decode_unit0|RC_reg~0_combout ;
wire \CPU_inst|decode_unit0|RC_reg~q ;
wire \CPU_inst|hazard_unit0|hazard~3_combout ;
wire \CPU_inst|hazard_unit0|hazard~5_combout ;
wire \CPU_inst|hazard_unit0|hazard~4_combout ;
wire \CPU_inst|hazard_unit0|hazard~6_combout ;
wire \button[0]~input_o ;
wire \button_s[0]~1_combout ;
wire \CPU_inst|HALT~q ;
wire \CPU_inst|hazard_unit0|hazard~0_combout ;
wire \CPU_inst|hazard_unit0|hazard~1_combout ;
wire \CPU_inst|hazard_unit0|hazard~2_combout ;
wire \CPU_inst|hazard_unit0|hazard~7_combout ;
wire \CPU_inst|hazard_unit0|IO_hazard3~0_combout ;
wire \CPU_inst|hazard_unit0|hazard~9_combout ;
wire \CPU_inst|hazard_unit0|IO_hazard1~0_combout ;
wire \CPU_inst|hazard_unit0|hazard~8_combout ;
wire \IO_ren~1_combout ;
wire \CPU_inst|hazard_unit0|IO_hazard5~0_combout ;
wire \CPU_inst|hazard_unit0|hazard~10_combout ;
wire \CPU_inst|hazard_unit0|hazard~11_combout ;
wire \CPU_inst|hazard_unit0|hazard~12_combout ;
wire \CPU_inst|hazard_unit0|hazard~13_combout ;
wire \CPU_inst|hazard_unit0|hazard~14_combout ;
wire \CPU_inst|decode_unit0|XEC~0_combout ;
wire \CPU_inst|decode_unit0|XEC~1_combout ;
wire \CPU_inst|decode_unit0|XEC~q ;
wire \CPU_inst|XEC1~0_combout ;
wire \CPU_inst|XEC1~q ;
wire \CPU_inst|XEC2~0_combout ;
wire \CPU_inst|XEC2~q ;
wire \CPU_inst|PC0|stack_pop~2_combout ;
wire \CPU_inst|decode_unit0|CALL~0_combout ;
wire \CPU_inst|decode_unit0|CALL~1_combout ;
wire \CPU_inst|decode_unit0|CALL~2_combout ;
wire \CPU_inst|decode_unit0|CALL~q ;
wire \CPU_inst|CALL1~0_combout ;
wire \CPU_inst|CALL1~q ;
wire \CPU_inst|CALL2~0_combout ;
wire \CPU_inst|CALL2~q ;
wire \CPU_inst|decode_unit0|merge_D0_reg~0_combout ;
wire \CPU_inst|merge_D01~0_combout ;
wire \CPU_inst|merge_D02~0_combout ;
wire \CPU_inst|merge_D03[0]~feeder_combout ;
wire \CPU_inst|merge_D04[0]~feeder_combout ;
wire \CPU_inst|merge_D05[0]~feeder_combout ;
wire \CPU_inst|shift_merge0|merge_in~3_combout ;
wire \CPU_inst|shift_merge0|merge_result~14_combout ;
wire \CPU_inst|shift_merge0|merge_result~15_combout ;
wire \CPU_inst|shift_merge0|merge_result~16_combout ;
wire \CPU_inst|shift_merge0|Mux0~0_combout ;
wire \CPU_inst|shift_merge0|Mux0~1_combout ;
wire \CPU_inst|shift_merge0|merge_result~17_combout ;
wire \CPU_inst|shift_merge0|merge_result~20_combout ;
wire \CPU_inst|shift_merge0|shift_reg~6_combout ;
wire \CPU_inst|shift_merge0|merge_result~19_combout ;
wire \CPU_inst|shift_merge0|merge_result~18_combout ;
wire \CPU_inst|shift_merge0|Mux0~2_combout ;
wire \CPU_inst|shift_merge0|Mux0~3_combout ;
wire \CPU_inst|shift_merge0|Mux0~4_combout ;
wire \CPU_inst|shift_merge0|LBD_reg[7]~feeder_combout ;
wire \intcon_inst|control~3_combout ;
wire \intcon_inst|WideOr1~0_combout ;
wire \intcon_inst|WideOr1~combout ;
wire \intcon_inst|int_rq~q ;
wire \CPU_inst|prev_int_rq~0_combout ;
wire \CPU_inst|prev_int_rq~q ;
wire \CPU_inst|interrupt~0_combout ;
wire \CPU_inst|interrupt~q ;
wire \CPU_inst|NZT2~0_combout ;
wire \CPU_inst|NZT2~q ;
wire \CPU_inst|hazard_unit0|decoder_flush~1_combout ;
wire \CPU_inst|hazard_unit0|decoder_flush~2_combout ;
wire \CPU_inst|hazard_unit0|RST_hold~q ;
wire \CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout ;
wire \CPU_inst|decode_unit0|NZT~0_combout ;
wire \CPU_inst|decode_unit0|NZT~1_combout ;
wire \CPU_inst|decode_unit0|NZT~2_combout ;
wire \CPU_inst|decode_unit0|NZT~3_combout ;
wire \CPU_inst|decode_unit0|NZT~q ;
wire \CPU_inst|NZT1~0_combout ;
wire \CPU_inst|NZT1~q ;
wire \CPU_inst|hazard_unit0|decoder_flush~0_combout ;
wire \p_cache_inst|Mux0~0_combout ;
wire \p_cache_inst|Mux0~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~3_combout ;
wire \CPU_inst|decode_unit0|I_reg~18_combout ;
wire \CPU_inst|decode_unit0|I_reg[15]~13_combout ;
wire \CPU_inst|decode_unit0|Decoder1~1_combout ;
wire \CPU_inst|decode_unit0|merge_D0_reg~2_combout ;
wire \CPU_inst|merge_D01~2_combout ;
wire \CPU_inst|merge_D02~2_combout ;
wire \CPU_inst|merge_D05[2]~feeder_combout ;
wire \CPU_inst|shift_merge0|merge_in~7_combout ;
wire \CPU_inst|shift_merge0|Mux4~0_combout ;
wire \CPU_inst|shift_merge0|Mux4~1_combout ;
wire \CPU_inst|shift_merge0|Mux4~2_combout ;
wire \CPU_inst|shift_merge0|Mux4~3_combout ;
wire \CPU_inst|shift_merge0|merge_result~26_combout ;
wire \CPU_inst|shift_merge0|merge_result~25_combout ;
wire \CPU_inst|shift_merge0|Mux4~4_combout ;
wire \CPU_inst|shift_merge0|merge_result~24_combout ;
wire \CPU_inst|shift_merge0|Mux4~5_combout ;
wire \CPU_inst|shift_merge0|Mux4~6_combout ;
wire \CPU_inst|shift_merge0|LBD_reg[3]~feeder_combout ;
wire \MSC_inst|p1_control_enable~0_combout ;
wire \MSC_inst|p1_control_enable~q ;
wire \MSC_inst|p1_reset_reg~0_combout ;
wire \MSC_inst|p1_reset_reg~1_combout ;
wire \MSC_inst|p1_reset_reg~q ;
wire \MSC_inst|prev_p1_reset_reg~feeder_combout ;
wire \MSC_inst|prev_p1_reset_reg~q ;
wire \MSC_inst|p1_reset_req~0_combout ;
wire \MSC_inst|p1_reset_req~q ;
wire \MSC_inst|p1_reset~combout ;
wire \p_cache_inst|fetch_active~0_combout ;
wire \p_cache_inst|fetch_active~q ;
wire \SDRAM_controller|prev_p1_req~0_combout ;
wire \SDRAM_controller|prev_p1_req~q ;
wire \SDRAM_controller|p1_req_flag~1_combout ;
wire \SDRAM_controller|p1_req_flag~q ;
wire \SDRAM_controller|always0~0_combout ;
wire \SDRAM_controller|state~130_combout ;
wire \SDRAM_controller|state.S_ACTIVATE_P1~q ;
wire \SDRAM_controller|state~121_combout ;
wire \SDRAM_controller|state.S_ACTIVATE_P1_NOP~q ;
wire \SDRAM_controller|state~98_combout ;
wire \SDRAM_controller|state.S_READ_P1~q ;
wire \SDRAM_controller|state~126_combout ;
wire \SDRAM_controller|state.S_READ_P1_NOP1~q ;
wire \SDRAM_controller|state~106_combout ;
wire \SDRAM_controller|state.S_READ_P1_NOP2~q ;
wire \SDRAM_controller|state~107_combout ;
wire \SDRAM_controller|state.S_READ_P1_DATA0~q ;
wire \SDRAM_controller|state~108_combout ;
wire \SDRAM_controller|state.S_READ_P1_DATA1~q ;
wire \SDRAM_controller|state~109_combout ;
wire \SDRAM_controller|state.S_READ_P1_DATA2~q ;
wire \SDRAM_controller|state~104_combout ;
wire \SDRAM_controller|state.S_READ_P1_DATA3~feeder_combout ;
wire \SDRAM_controller|state.S_READ_P1_DATA3~q ;
wire \SDRAM_controller|Selector43~0_combout ;
wire \SDRAM_controller|Selector44~0_combout ;
wire \SDRAM_controller|state.S_READ~q ;
wire \SDRAM_controller|Add2~1_combout ;
wire \SDRAM_controller|word_address[1]~0_combout ;
wire \SDRAM_controller|Selector43~1_combout ;
wire \SDRAM_controller|Selector43~2_combout ;
wire \SDRAM_controller|state.S_INIT_DATA~q ;
wire \SDRAM_controller|WideOr7~0_combout ;
wire \SDRAM_controller|Selector39~0_combout ;
wire \SDRAM_controller|state.S_REFRESH~q ;
wire \SDRAM_controller|state~134_combout ;
wire \SDRAM_controller|state.S_REFRESH_NOP1~q ;
wire \SDRAM_controller|state~115_combout ;
wire \SDRAM_controller|state.S_REFRESH_NOP2~q ;
wire \SDRAM_controller|state~116_combout ;
wire \SDRAM_controller|state.S_REFRESH_NOP3~q ;
wire \SDRAM_controller|Selector6~0_combout ;
wire \SDRAM_controller|Selector7~0_combout ;
wire \SDRAM_controller|Selector7~1_combout ;
wire \SDRAM_controller|Selector8~0_combout ;
wire \SDRAM_controller|Selector8~1_combout ;
wire \SDRAM_controller|refresh_flag~0_combout ;
wire \SDRAM_controller|Add0~0_combout ;
wire \SDRAM_controller|refresh_timer~2_combout ;
wire \SDRAM_controller|Add0~1 ;
wire \SDRAM_controller|Add0~2_combout ;
wire \SDRAM_controller|refresh_timer~0_combout ;
wire \SDRAM_controller|Add0~3 ;
wire \SDRAM_controller|Add0~4_combout ;
wire \SDRAM_controller|refresh_timer~1_combout ;
wire \SDRAM_controller|Add0~5 ;
wire \SDRAM_controller|Add0~6_combout ;
wire \SDRAM_controller|Equal0~0_combout ;
wire \SDRAM_controller|Add0~7 ;
wire \SDRAM_controller|Add0~8_combout ;
wire \SDRAM_controller|Add0~9 ;
wire \SDRAM_controller|Add0~10_combout ;
wire \SDRAM_controller|Add0~11 ;
wire \SDRAM_controller|Add0~12_combout ;
wire \SDRAM_controller|Add0~13 ;
wire \SDRAM_controller|Add0~14_combout ;
wire \SDRAM_controller|refresh_timer~3_combout ;
wire \SDRAM_controller|Add0~15 ;
wire \SDRAM_controller|Add0~16_combout ;
wire \SDRAM_controller|refresh_timer~4_combout ;
wire \SDRAM_controller|Add0~17 ;
wire \SDRAM_controller|Add0~18_combout ;
wire \SDRAM_controller|Equal0~1_combout ;
wire \SDRAM_controller|Equal0~2_combout ;
wire \SDRAM_controller|refresh_flag~1_combout ;
wire \SDRAM_controller|refresh_flag~q ;
wire \SDRAM_controller|Selector169~0_combout ;
wire \SDRAM_controller|read_req~q ;
wire \ROM_ready~feeder_combout ;
wire \ROM_ready~q ;
wire \SDRAM_controller|Add2~0_combout ;
wire \SDRAM_controller|data_hold[16]~0_combout ;
wire \SDRAM_controller|state~133_combout ;
wire \SDRAM_controller|state.S_WRITE_ACTIVATE~q ;
wire \SDRAM_controller|state~124_combout ;
wire \SDRAM_controller|state.S_WRITE_ACTIVATE_NOP~q ;
wire \SDRAM_controller|state~137_combout ;
wire \SDRAM_controller|state.S_WRITE_DATA~q ;
wire \SDRAM_controller|state~129_combout ;
wire \SDRAM_controller|state.S_WRITE_DATA1~q ;
wire \SDRAM_controller|data_out~1_combout ;
wire \SDRAM_controller|data_hold[0]~9_combout ;
wire \SDRAM_controller|data_hold[48]~2_combout ;
wire \SDRAM_controller|data_hold[0]~10_combout ;
wire \SDRAM_controller|data_hold[0]~8_combout ;
wire \SDRAM_controller|data_hold[0]~11_combout ;
wire \SDRAM_controller|data_out~2_combout ;
wire \SDRAM_controller|data_hold[16]~6_combout ;
wire \SDRAM_controller|data_hold[16]~5_combout ;
wire \SDRAM_controller|data_hold[16]~7_combout ;
wire \SDRAM_controller|Selector168~1_combout ;
wire \SDRAM_controller|data_out~3_combout ;
wire \SDRAM_controller|data_out~0_combout ;
wire \SDRAM_controller|WideOr65~0_combout ;
wire \SDRAM_controller|data_hold[48]~3_combout ;
wire \SDRAM_controller|data_hold[48]~1_combout ;
wire \SDRAM_controller|data_hold[48]~4_combout ;
wire \SDRAM_controller|Selector168~0_combout ;
wire \SDRAM_controller|data_hold[32]~12_combout ;
wire \SDRAM_controller|data_hold[32]~13_combout ;
wire \SDRAM_controller|data_hold[32]~14_combout ;
wire \SDRAM_controller|Selector168~2_combout ;
wire \SDRAM_controller|Selector3~2_combout ;
wire \SDRAM_controller|Selector3~0_combout ;
wire \SDRAM_controller|Selector3~1_combout ;
wire \SDRAM_controller|Selector0~0_combout ;
wire \SDRAM_controller|Selector3~3_combout ;
wire \SDRAM_controller|gate_out~q ;
wire \SDRAM_controller|data_hold[33]~21_combout ;
wire \SDRAM_controller|data_hold[33]~22_combout ;
wire \SDRAM_controller|data_hold[49]~15_combout ;
wire \SDRAM_controller|data_hold[49]~16_combout ;
wire \SDRAM_controller|Selector167~0_combout ;
wire \SDRAM_controller|data_hold[1]~19_combout ;
wire \SDRAM_controller|data_hold[1]~20_combout ;
wire \SDRAM_controller|data_hold[17]~17_combout ;
wire \SDRAM_controller|data_hold[17]~18_combout ;
wire \SDRAM_controller|Selector167~1_combout ;
wire \SDRAM_controller|Selector167~2_combout ;
wire \SDRAM_controller|data_hold[34]~29_combout ;
wire \SDRAM_controller|data_hold[34]~30_combout ;
wire \SDRAM_controller|data_hold[50]~23_combout ;
wire \SDRAM_controller|data_hold[50]~24_combout ;
wire \SDRAM_controller|Selector166~0_combout ;
wire \SDRAM_controller|data_hold[2]~27_combout ;
wire \SDRAM_controller|data_hold[2]~28_combout ;
wire \SDRAM_controller|data_hold[18]~25_combout ;
wire \SDRAM_controller|data_hold[18]~26_combout ;
wire \SDRAM_controller|Selector166~1_combout ;
wire \SDRAM_controller|Selector166~2_combout ;
wire \SDRAM_controller|data_hold[35]~37_combout ;
wire \SDRAM_controller|data_hold[35]~38_combout ;
wire \SDRAM_controller|data_hold[51]~31_combout ;
wire \SDRAM_controller|data_hold[51]~32_combout ;
wire \SDRAM_controller|Selector165~0_combout ;
wire \SDRAM_controller|data_hold[19]~33_combout ;
wire \SDRAM_controller|data_hold[19]~34_combout ;
wire \SDRAM_controller|data_hold[3]~35_combout ;
wire \SDRAM_controller|data_hold[3]~36_combout ;
wire \SDRAM_controller|Selector165~1_combout ;
wire \SDRAM_controller|Selector165~2_combout ;
wire \SDRAM_controller|data_hold[52]~39_combout ;
wire \SDRAM_controller|data_hold[52]~40_combout ;
wire \SDRAM_controller|Selector164~0_combout ;
wire \SDRAM_controller|data_hold[36]~45_combout ;
wire \SDRAM_controller|data_hold[36]~46_combout ;
wire \SDRAM_controller|data_hold[20]~41_combout ;
wire \SDRAM_controller|data_hold[20]~42_combout ;
wire \SDRAM_controller|data_hold[4]~43_combout ;
wire \SDRAM_controller|data_hold[4]~44_combout ;
wire \SDRAM_controller|Selector164~1_combout ;
wire \SDRAM_controller|Selector164~2_combout ;
wire \SDRAM_controller|data_hold[37]~53_combout ;
wire \SDRAM_controller|data_hold[37]~54_combout ;
wire \SDRAM_controller|data_hold[21]~49_combout ;
wire \SDRAM_controller|data_hold[21]~50_combout ;
wire \SDRAM_controller|data_hold[5]~51_combout ;
wire \SDRAM_controller|data_hold[5]~52_combout ;
wire \SDRAM_controller|Selector163~1_combout ;
wire \SDRAM_controller|data_hold[53]~47_combout ;
wire \SDRAM_controller|data_hold[53]~48_combout ;
wire \SDRAM_controller|Selector163~0_combout ;
wire \SDRAM_controller|Selector163~2_combout ;
wire \SDRAM_controller|data_hold[38]~61_combout ;
wire \SDRAM_controller|data_hold[38]~62_combout ;
wire \SDRAM_controller|data_hold[22]~57_combout ;
wire \SDRAM_controller|data_hold[22]~58_combout ;
wire \SDRAM_controller|data_hold[6]~59_combout ;
wire \SDRAM_controller|data_hold[6]~60_combout ;
wire \SDRAM_controller|Selector162~1_combout ;
wire \SDRAM_controller|data_hold[54]~55_combout ;
wire \SDRAM_controller|data_hold[54]~56_combout ;
wire \SDRAM_controller|Selector162~0_combout ;
wire \SDRAM_controller|Selector162~2_combout ;
wire \SDRAM_controller|data_hold[55]~63_combout ;
wire \SDRAM_controller|data_hold[55]~64_combout ;
wire \SDRAM_controller|Selector161~0_combout ;
wire \SDRAM_controller|data_hold[39]~69_combout ;
wire \SDRAM_controller|data_hold[39]~70_combout ;
wire \SDRAM_controller|data_hold[7]~67_combout ;
wire \SDRAM_controller|data_hold[7]~68_combout ;
wire \SDRAM_controller|data_hold[23]~65_combout ;
wire \SDRAM_controller|data_hold[23]~66_combout ;
wire \SDRAM_controller|Selector161~1_combout ;
wire \SDRAM_controller|Selector161~2_combout ;
wire \SDRAM_controller|data_hold[40]~77_combout ;
wire \SDRAM_controller|data_hold[40]~78_combout ;
wire \SDRAM_controller|data_hold[56]~71_combout ;
wire \SDRAM_controller|data_hold[56]~72_combout ;
wire \SDRAM_controller|Selector160~0_combout ;
wire \SDRAM_controller|data_hold[24]~73_combout ;
wire \SDRAM_controller|data_hold[24]~74_combout ;
wire \SDRAM_controller|data_hold[8]~75_combout ;
wire \SDRAM_controller|data_hold[8]~76_combout ;
wire \SDRAM_controller|Selector160~1_combout ;
wire \SDRAM_controller|Selector160~2_combout ;
wire \SDRAM_controller|data_hold[57]~79_combout ;
wire \SDRAM_controller|data_hold[57]~80_combout ;
wire \SDRAM_controller|Selector159~0_combout ;
wire \SDRAM_controller|data_hold[41]~85_combout ;
wire \SDRAM_controller|data_hold[41]~86_combout ;
wire \SDRAM_controller|data_hold[25]~81_combout ;
wire \SDRAM_controller|data_hold[25]~82_combout ;
wire \SDRAM_controller|data_hold[9]~83_combout ;
wire \SDRAM_controller|data_hold[9]~84_combout ;
wire \SDRAM_controller|Selector159~1_combout ;
wire \SDRAM_controller|Selector159~2_combout ;
wire \SDRAM_controller|data_hold[58]~87_combout ;
wire \SDRAM_controller|data_hold[58]~88_combout ;
wire \SDRAM_controller|Selector158~0_combout ;
wire \SDRAM_controller|data_hold[42]~93_combout ;
wire \SDRAM_controller|data_hold[42]~94_combout ;
wire \SDRAM_controller|data_hold[26]~89_combout ;
wire \SDRAM_controller|data_hold[26]~90_combout ;
wire \SDRAM_controller|data_hold[10]~91_combout ;
wire \SDRAM_controller|data_hold[10]~92_combout ;
wire \SDRAM_controller|Selector158~1_combout ;
wire \SDRAM_controller|Selector158~2_combout ;
wire \SDRAM_controller|data_hold[59]~95_combout ;
wire \SDRAM_controller|data_hold[59]~96_combout ;
wire \SDRAM_controller|Selector157~0_combout ;
wire \SDRAM_controller|data_hold[43]~101_combout ;
wire \SDRAM_controller|data_hold[43]~102_combout ;
wire \SDRAM_controller|data_hold[11]~99_combout ;
wire \SDRAM_controller|data_hold[11]~100_combout ;
wire \SDRAM_controller|data_hold[27]~97_combout ;
wire \SDRAM_controller|data_hold[27]~98_combout ;
wire \SDRAM_controller|Selector157~1_combout ;
wire \SDRAM_controller|Selector157~2_combout ;
wire \SDRAM_controller|data_hold[44]~109_combout ;
wire \SDRAM_controller|data_hold[44]~110_combout ;
wire \SDRAM_controller|data_hold[28]~105_combout ;
wire \SDRAM_controller|data_hold[28]~106_combout ;
wire \SDRAM_controller|data_hold[12]~107_combout ;
wire \SDRAM_controller|data_hold[12]~108_combout ;
wire \SDRAM_controller|Selector156~1_combout ;
wire \SDRAM_controller|data_hold[60]~103_combout ;
wire \SDRAM_controller|data_hold[60]~104_combout ;
wire \SDRAM_controller|Selector156~0_combout ;
wire \SDRAM_controller|Selector156~2_combout ;
wire \SDRAM_controller|data_hold[61]~111_combout ;
wire \SDRAM_controller|data_hold[61]~112_combout ;
wire \SDRAM_controller|Selector155~0_combout ;
wire \SDRAM_controller|data_hold[13]~115_combout ;
wire \SDRAM_controller|data_hold[13]~116_combout ;
wire \SDRAM_controller|data_hold[29]~113_combout ;
wire \SDRAM_controller|data_hold[29]~114_combout ;
wire \SDRAM_controller|Selector155~1_combout ;
wire \SDRAM_controller|data_hold[45]~117_combout ;
wire \SDRAM_controller|data_hold[45]~118_combout ;
wire \SDRAM_controller|Selector155~2_combout ;
wire \SDRAM_controller|data_hold[46]~125_combout ;
wire \SDRAM_controller|data_hold[46]~126_combout ;
wire \SDRAM_controller|data_hold[62]~119_combout ;
wire \SDRAM_controller|data_hold[62]~120_combout ;
wire \SDRAM_controller|Selector154~0_combout ;
wire \SDRAM_controller|data_hold[30]~121_combout ;
wire \SDRAM_controller|data_hold[30]~122_combout ;
wire \SDRAM_controller|data_hold[14]~123_combout ;
wire \SDRAM_controller|data_hold[14]~124_combout ;
wire \SDRAM_controller|Selector154~1_combout ;
wire \SDRAM_controller|Selector154~2_combout ;
wire \SDRAM_controller|data_hold[47]~133_combout ;
wire \SDRAM_controller|data_hold[47]~134_combout ;
wire \SDRAM_controller|data_hold[63]~127_combout ;
wire \SDRAM_controller|data_hold[63]~128_combout ;
wire \SDRAM_controller|Selector153~0_combout ;
wire \SDRAM_controller|data_hold[31]~129_combout ;
wire \SDRAM_controller|data_hold[31]~130_combout ;
wire \SDRAM_controller|data_hold[15]~131_combout ;
wire \SDRAM_controller|data_hold[15]~132_combout ;
wire \SDRAM_controller|Selector153~1_combout ;
wire \SDRAM_controller|Selector153~2_combout ;
wire \serial_inst|UART_inst|tx_frame~0_combout ;
wire \serial_inst|UART_inst|tx_frame~1_combout ;
wire \serial_inst|UART_inst|tx_frame[0]~feeder_combout ;
wire \keyboard_inst|ps2_host_inst|ps2_clk_q~q ;
wire \keyboard_inst|ps2_host_inst|ps2_data_q~0_combout ;
wire \keyboard_inst|ps2_host_inst|ps2_data_q~q ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_e_sdram_clk_outclk ;
wire \SDRAM_controller|WideOr7~1_combout ;
wire \SDRAM_controller|WideOr7~2_combout ;
wire \SDRAM_controller|WideOr7~4_combout ;
wire \SDRAM_controller|WideOr7~5_combout ;
wire \SDRAM_controller|WideOr7~3_combout ;
wire \SDRAM_controller|WideOr7~combout ;
wire \SDRAM_controller|Selector2~0_combout ;
wire \SDRAM_controller|WideOr56~0_combout ;
wire \SDRAM_controller|Selector1~0_combout ;
wire \SDRAM_controller|Selector2~1_combout ;
wire \SDRAM_controller|Selector1~1_combout ;
wire \SDRAM_controller|Selector5~0_combout ;
wire \SDRAM_controller|Selector0~1_combout ;
wire \SDRAM_controller|Selector0~2_combout ;
wire \SDRAM_controller|Selector54~0_combout ;
wire \SDRAM_controller|WideOr54~0_combout ;
wire \SDRAM_controller|Selector64~0_combout ;
wire \SDRAM_controller|Selector63~0_combout ;
wire \SDRAM_controller|Selector63~1_combout ;
wire \SDRAM_controller|Selector62~0_combout ;
wire \SDRAM_controller|Selector62~1_combout ;
wire \SDRAM_controller|Selector61~0_combout ;
wire \SDRAM_controller|Selector61~1_combout ;
wire \SDRAM_controller|Selector60~0_combout ;
wire \SDRAM_controller|Selector60~1_combout ;
wire \SDRAM_controller|Selector59~0_combout ;
wire \SDRAM_controller|Selector59~1_combout ;
wire \SDRAM_controller|Selector58~0_combout ;
wire \SDRAM_controller|Selector58~1_combout ;
wire \SDRAM_controller|Selector57~0_combout ;
wire \SDRAM_controller|Selector57~1_combout ;
wire \SDRAM_controller|Selector56~0_combout ;
wire \SDRAM_controller|Selector55~0_combout ;
wire \SDRAM_controller|Selector54~1_combout ;
wire \SDRAM_controller|Selector54~2_combout ;
wire \SDRAM_controller|Selector53~0_combout ;
wire \SDRAM_controller|Selector66~0_combout ;
wire \SDRAM_controller|Selector65~0_combout ;
wire \SDRAM_controller|Selector5~1_combout ;
wire \SDRAM_controller|Selector5~2_combout ;
wire \SDRAM_controller|Selector5~3_combout ;
wire \VGA_inst|VDG|Mux2~0_combout ;
wire \VGA_inst|VDG|Mux2~1_combout ;
wire \VGA_inst|VDG|H4~combout ;
wire \VGA_inst|VDG|E4~0_combout ;
wire \VGA_inst|VDG|E4~1_combout ;
wire \VGA_inst|VDG|next_G~0_combout ;
wire \VGA_inst|VDG|next_R~0_combout ;
wire \VGA_inst|VDG|next_R~1_combout ;
wire \VGA_inst|VDG|R~q ;
wire \VGA_inst|VDG|next_G~1_combout ;
wire \VGA_inst|VDG|Mux0~0_combout ;
wire \VGA_inst|VDG|Mux0~1_combout ;
wire \VGA_inst|VDG|Mux0~2_combout ;
wire \VGA_inst|VDG|Mux0~3_combout ;
wire \VGA_inst|VDG|next_G~2_combout ;
wire \VGA_inst|VDG|next_G~3_combout ;
wire \VGA_inst|VDG|Mux1~0_combout ;
wire \VGA_inst|VDG|Mux1~1_combout ;
wire \VGA_inst|VDG|next_G~4_combout ;
wire \VGA_inst|VDG|G~q ;
wire \VGA_inst|VDG|next_B~1_combout ;
wire \VGA_inst|VDG|next_B~0_combout ;
wire \VGA_inst|VDG|next_B~2_combout ;
wire \VGA_inst|VDG|B~q ;
wire \multi_hex|frame_clk_inst|count[0]~51_combout ;
wire \multi_hex|frame_clk_inst|count[1]~17_combout ;
wire \multi_hex|frame_clk_inst|count[1]~18 ;
wire \multi_hex|frame_clk_inst|count[2]~19_combout ;
wire \multi_hex|frame_clk_inst|count[2]~20 ;
wire \multi_hex|frame_clk_inst|count[3]~21_combout ;
wire \multi_hex|frame_clk_inst|count[3]~22 ;
wire \multi_hex|frame_clk_inst|count[4]~23_combout ;
wire \multi_hex|frame_clk_inst|count[4]~24 ;
wire \multi_hex|frame_clk_inst|count[5]~25_combout ;
wire \multi_hex|frame_clk_inst|count[5]~26 ;
wire \multi_hex|frame_clk_inst|count[6]~27_combout ;
wire \multi_hex|frame_clk_inst|count[6]~28 ;
wire \multi_hex|frame_clk_inst|count[7]~29_combout ;
wire \multi_hex|frame_clk_inst|count[7]~30 ;
wire \multi_hex|frame_clk_inst|count[8]~31_combout ;
wire \multi_hex|frame_clk_inst|count[8]~32 ;
wire \multi_hex|frame_clk_inst|count[9]~33_combout ;
wire \multi_hex|frame_clk_inst|count[9]~34 ;
wire \multi_hex|frame_clk_inst|count[10]~35_combout ;
wire \multi_hex|frame_clk_inst|count[10]~36 ;
wire \multi_hex|frame_clk_inst|count[11]~37_combout ;
wire \multi_hex|frame_clk_inst|count[11]~38 ;
wire \multi_hex|frame_clk_inst|count[12]~39_combout ;
wire \multi_hex|frame_clk_inst|count[12]~40 ;
wire \multi_hex|frame_clk_inst|count[13]~41_combout ;
wire \multi_hex|frame_clk_inst|count[13]~42 ;
wire \multi_hex|frame_clk_inst|count[14]~43_combout ;
wire \multi_hex|frame_clk_inst|count[14]~44 ;
wire \multi_hex|frame_clk_inst|count[15]~45_combout ;
wire \multi_hex|frame_clk_inst|count[15]~46 ;
wire \multi_hex|frame_clk_inst|count[16]~47_combout ;
wire \multi_hex|frame_clk_inst|count[16]~48 ;
wire \multi_hex|frame_clk_inst|count[17]~49_combout ;
wire \multi_hex|Decoder0~0_combout ;
wire \multi_hex|Decoder0~1_combout ;
wire \multi_hex|Decoder0~2_combout ;
wire \multi_hex|Decoder0~3_combout ;
wire \hex_high[0]~feeder_combout ;
wire \always1~2_combout ;
wire \always1~3_combout ;
wire \multi_hex|SEG2_s[0]~feeder_combout ;
wire \hex_high[3]~feeder_combout ;
wire \hex_high[2]~feeder_combout ;
wire \hex_high[1]~feeder_combout ;
wire \multi_hex|hex_inst_2|WideOr6~0_combout ;
wire \hex_high[4]~feeder_combout ;
wire \hex_high[6]~feeder_combout ;
wire \hex_high[5]~feeder_combout ;
wire \hex_high[7]~feeder_combout ;
wire \multi_hex|hex_inst_3|WideOr6~0_combout ;
wire \multi_hex|Mux6~0_combout ;
wire \hex_low[3]~feeder_combout ;
wire \always1~1_combout ;
wire \hex_low[2]~feeder_combout ;
wire \hex_low[1]~feeder_combout ;
wire \hex_low[0]~feeder_combout ;
wire \multi_hex|hex_inst_0|WideOr6~0_combout ;
wire \hex_low[5]~feeder_combout ;
wire \hex_low[6]~feeder_combout ;
wire \hex_low[7]~feeder_combout ;
wire \hex_low[4]~feeder_combout ;
wire \multi_hex|SEG1_s[0]~feeder_combout ;
wire \multi_hex|hex_inst_1|WideOr6~0_combout ;
wire \multi_hex|Mux6~1_combout ;
wire \multi_hex|hex_inst_2|WideOr5~0_combout ;
wire \multi_hex|hex_inst_3|WideOr5~0_combout ;
wire \multi_hex|hex_inst_1|WideOr5~0_combout ;
wire \multi_hex|Mux5~0_combout ;
wire \multi_hex|hex_inst_0|WideOr5~0_combout ;
wire \multi_hex|Mux5~1_combout ;
wire \multi_hex|hex_inst_2|WideOr4~0_combout ;
wire \multi_hex|hex_inst_3|WideOr4~0_combout ;
wire \multi_hex|Mux4~0_combout ;
wire \multi_hex|hex_inst_0|WideOr4~0_combout ;
wire \multi_hex|hex_inst_1|WideOr4~0_combout ;
wire \multi_hex|Mux4~1_combout ;
wire \multi_hex|hex_inst_0|WideOr3~0_combout ;
wire \multi_hex|hex_inst_1|WideOr3~0_combout ;
wire \multi_hex|hex_inst_3|WideOr3~0_combout ;
wire \multi_hex|Mux3~0_combout ;
wire \multi_hex|hex_inst_2|WideOr3~0_combout ;
wire \multi_hex|Mux3~1_combout ;
wire \multi_hex|hex_inst_2|WideOr2~0_combout ;
wire \multi_hex|hex_inst_3|WideOr2~0_combout ;
wire \multi_hex|Mux2~0_combout ;
wire \multi_hex|hex_inst_0|WideOr2~0_combout ;
wire \multi_hex|hex_inst_1|WideOr2~0_combout ;
wire \multi_hex|Mux2~1_combout ;
wire \multi_hex|hex_inst_0|WideOr1~0_combout ;
wire \multi_hex|hex_inst_2|WideOr1~0_combout ;
wire \multi_hex|hex_inst_3|WideOr1~0_combout ;
wire \multi_hex|hex_inst_1|WideOr1~0_combout ;
wire \multi_hex|Mux1~0_combout ;
wire \multi_hex|Mux1~1_combout ;
wire \multi_hex|hex_inst_3|WideOr0~0_combout ;
wire \multi_hex|hex_inst_2|WideOr0~0_combout ;
wire \multi_hex|Mux0~0_combout ;
wire \multi_hex|hex_inst_0|WideOr0~0_combout ;
wire \multi_hex|hex_inst_1|WideOr0~0_combout ;
wire \multi_hex|Mux0~1_combout ;
wire [9:0] \VGA_inst|VDG|pixel_count ;
wire [1:0] \SDRAM_controller|sdram_ba ;
wire [7:0] \intcon_inst|status ;
wire [7:0] \CPU_inst|right_rotate1|rotate_reg ;
wire [2:0] \serial_inst|rx_queue|read_addr ;
wire [4:0] \PLL_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [15:0] \SDRAM_controller|p1_data2 ;
wire [7:0] \VGA_inst|VDG|col_count ;
wire [9:0] \serial_inst|UART_inst|tx_frame ;
wire [19:0] \SDRAM_controller|address_hold ;
wire [15:0] \p_cache_inst|CPU_address_hold ;
wire [2:0] \VGA_inst|VDG|vert_scaler ;
wire [1:0] \SDRAM_controller|sdram_dqm ;
wire [17:0] \multi_hex|frame_clk_inst|count ;
wire [8:0] \serial_inst|UART_inst|tx_timer ;
wire [12:0] \CPU_inst|decode_unit0|PC_I_field_reg ;
wire [2:0] \serial_inst|rx_queue|write_addr ;
wire [15:0] \SDRAM_controller|p1_data1 ;
wire [3:0] \VGA_inst|VDG|cell_line ;
wire [15:0] \d_cache_inst|CPU_address_hold ;
wire [15:0] \SDRAM_controller|p2_data0 ;
wire [9:0] \VGA_inst|VDG|line_count ;
wire [15:0] \SDRAM_controller|p1_data0 ;
wire [3:0] \VGA_inst|VDG|cell_count ;
wire [15:0] \CPU_inst|decode_unit0|I_reg ;
wire [7:0] \CPU_inst|ALU0|alu_reg ;
wire [15:0] \CPU_inst|PC0|PC_reg ;
wire [2:0] \serial_inst|tx_queue|write_addr ;
wire [23:0] \timer_inst|counter ;
wire [2:0] \serial_inst|tx_queue|read_addr ;
wire [1:0] \SDRAM_controller|word_address ;
wire [15:0] \SDRAM_controller|p1_data3 ;
wire [2:0] \VGA_inst|VDG|horiz_scaler ;
wire [2:0] \CPU_inst|decode_unit0|rotate_R_reg ;
wire [7:0] \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a ;
wire [71:0] \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a ;
wire [9:0] \SDRAM_controller|refresh_timer ;
wire [2:0] \CPU_inst|decode_unit0|shift_L_reg ;
wire [7:0] \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b ;
wire [2:0] \SDRAM_controller|init_refresh_count ;
wire [7:0] \VGA_inst|VDG|MCM_data_s ;
wire [2:0] \keyboard_inst|rx_queue|read_addr ;
wire [7:0] \CPU_inst|right_rotate0|rotate_reg ;
wire [15:0] \CPU_inst|PC0|A_pipe2 ;
wire [7:0] \CPU_inst|alu_I_field2 ;
wire [15:0] \CPU_inst|PC0|A_pipe0 ;
wire [2:0] \CPU_inst|merge_D03 ;
wire [10:0] \keyboard_inst|ps2_host_inst|tx_shift_reg ;
wire [2:0] \keyboard_inst|tx_queue|write_addr ;
wire [2:0] \keyboard_inst|tx_queue|read_addr ;
wire [71:0] \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a ;
wire [7:0] \CPU_inst|alu_I_field3 ;
wire [15:0] \CPU_inst|PC0|A_pipe1 ;
wire [3:0] \CPU_inst|PC0|cstack0|address ;
wire [3:0] button_s;
wire [15:0] \CPU_inst|PC0|A_current_I ;
wire [7:0] \VGA_inst|VDG|row_count ;
wire [2:0] \SDRAM_controller|sdram_cmd ;
wire [15:0] \PRG_inst|altsyncram_component|auto_generated|q_a ;
wire [15:0] \CPU_inst|PC0|A_current_I_alternate ;
wire [7:0] \CPU_inst|IV_in ;
wire [7:0] hex_high;
wire [11:0] \SDRAM_controller|sdram_a ;
wire [7:0] \intcon_inst|prev_in ;
wire [3:0] \multi_hex|SEG3_s ;
wire [2:0] \CPU_inst|merge_D01 ;
wire [11:0] \keyboard_inst|ps2_host_inst|rx_shift_reg ;
wire [8:0] \serial_inst|UART_inst|rx_timer ;
wire [4:0] \p_cache_inst|CPU_tag ;
wire [2:0] \keyboard_inst|rx_queue|write_addr ;
wire [7:0] \CPU_inst|reg_file0|prev_w_data ;
wire [3:0] \multi_hex|SEG1_s ;
wire [3:0] \multi_hex|SEG2_s ;
wire [3:0] \multi_hex|SEG0_s ;
wire [3:0] \d_cache_inst|CPU_tag ;
wire [2:0] \CPU_inst|merge_D02 ;
wire [12:0] \keyboard_inst|ps2_host_inst|timer ;
wire [15:0] \SDRAM_controller|data_out ;
wire [7:0] \VGA_inst|VDG|DD_s ;
wire [7:0] \CPU_inst|PC_I_field1 ;
wire [15:0] \CPU_inst|PC0|A_miss ;
wire [7:0] hex_low;
wire [3:0] \CPU_inst|reg_file0|prev_a_address ;
wire [3:0] \CPU_inst|reg_file0|prev_w_address ;
wire [7:0] \CPU_inst|reg_file0|a_reg ;
wire [3:0] \CPU_inst|dest_waddr4 ;
wire [63:0] \SDRAM_controller|data_hold ;
wire [11:0] \VGA_inst|VDG|DA ;
wire [7:0] \CPU_inst|shift_merge0|shift_reg ;
wire [2:0] \CPU_inst|alu_op1 ;
wire [3:0] \CPU_inst|dest_waddr1 ;
wire [3:0] \CPU_inst|decode_unit0|src_raddr_reg ;
wire [7:0] \CPU_inst|reg_file0|ivl_reg ;
wire [7:0] \CPU_inst|reg_file0|ivr_reg ;
wire [7:0] \serial_inst|tx_queue|dout ;
wire [6:0] \MSC_inst|data_page ;
wire [5:0] \MSC_inst|program_page ;
wire [7:0] \CPU_inst|shift_merge0|LBD_reg ;
wire [1:0] \p_cache_inst|word_address ;
wire [15:0] \CPU_inst|decode_unit0|I_alternate ;
wire [7:0] \CPU_inst|reg_file0|aux ;
wire [7:0] \CPU_inst|mask0|mask_reg ;
wire [15:0] \CPU_inst|PC0|xec_return_addr ;
wire [2:0] \CPU_inst|alu_op3 ;
wire [3:0] \CPU_inst|src_raddr1 ;
wire [7:0] \CPU_inst|reg_file0|r13 ;
wire [7:0] \CPU_inst|reg_file0|r11 ;
wire [7:0] \CPU_inst|reg_file0|r12 ;
wire [7:0] \CPU_inst|reg_file0|r5 ;
wire [7:0] \CPU_inst|reg_file0|r6 ;
wire [7:0] \CPU_inst|reg_file0|r4 ;
wire [7:0] \CPU_inst|reg_file0|r2 ;
wire [7:0] \CPU_inst|reg_file0|r1 ;
wire [7:0] \CPU_inst|reg_file0|r3 ;
wire [7:0] \CPU_inst|reg_file0|r16 ;
wire [7:0] \CPU_inst|reg_file0|r15 ;
wire [7:0] \CPU_inst|reg_file0|r14 ;
wire [3:0] \CPU_inst|dest_waddr3 ;
wire [2:0] \CPU_inst|decode_unit0|alu_op_reg ;
wire [3:0] \CPU_inst|decode_unit0|dest_waddr_reg ;
wire [7:0] \CPU_inst|PC_I_field2 ;
wire [15:0] \CPU_inst|PC0|A_miss_next ;
wire [15:0] \CPU_inst|PC0|cstack0|output_buf ;
wire [2:0] \intcon_inst|int_addr ;
wire [7:0] \keyboard_inst|tx_queue|dout ;
wire [2:0] \CPU_inst|merge_D05 ;
wire [7:0] \CPU_inst|shift_merge0|merge_mask ;
wire [7:0] \CPU_inst|shift_merge0|merge_in ;
wire [7:0] \keyboard_inst|ps2_host_inst|rx_data ;
wire [2:0] \CPU_inst|mask_L2 ;
wire [2:0] \CPU_inst|rotate_R2 ;
wire [2:0] \CPU_inst|alu_op2 ;
wire [3:0] \CPU_inst|dest_waddr2 ;
wire [7:0] \intcon_inst|control ;
wire [2:0] \CPU_inst|merge_D04 ;
wire [2:0] \CPU_inst|shift_L4 ;
wire [7:0] \CPU_inst|shift_merge0|RBD_reg ;
wire [15:0] \CPU_inst|PC0|A_next_I ;
wire [7:0] \CPU_inst|alu_I_field1 ;
wire [2:0] \CPU_inst|rotate_S01 ;
wire [2:0] \CPU_inst|mask_L1 ;
wire [2:0] \CPU_inst|rotate_R1 ;
wire [15:0] \CPU_inst|PC0|cstack0|input_buf ;
wire [7:0] \intcon_inst|interrupt ;
wire [2:0] \CPU_inst|shift_L3 ;
wire [15:0] \SDRAM_controller|p2_data3 ;
wire [7:0] \d_cache_inst|CPU_data_hold ;
wire [2:0] \d_cache_inst|byte_address ;
wire [15:0] \SDRAM_controller|p2_data1 ;
wire [15:0] \SDRAM_controller|p2_data2 ;
wire [7:0] \CPU_inst|decode_unit0|alu_I_field_reg ;
wire [7:0] \keyboard_inst|to_CPU ;
wire [7:0] \timer_inst|to_cpu ;
wire [7:0] \serial_inst|to_CPU ;
wire [7:0] \intcon_inst|to_cpu ;
wire [2:0] \CPU_inst|decode_unit0|mask_L_reg ;
wire [9:0] \serial_inst|UART_inst|rx_frame ;
wire [2:0] \CPU_inst|shift_L2 ;
wire [7:0] \keyboard_inst|rx_queue|dout ;
wire [7:0] \serial_inst|rx_queue|dout ;
wire [2:0] \CPU_inst|shift_L1 ;
wire [2:0] \CPU_inst|decode_unit0|merge_D0_reg ;
wire [7:0] \serial_inst|UART_inst|rx_data ;

wire [4:0] \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [1:0] \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [1:0] \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [8:0] \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [17:0] \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [17:0] \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \PRG_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \PRG_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [17:0] \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \PRG_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \PRG_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \PRG_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [17:0] \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \PRG_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \PRG_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [17:0] \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \PRG_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;

assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [1] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [7] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [1] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [7] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];

assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [2] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [3] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [2] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];
assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [3] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [1];

assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [0] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [5] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [0] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [5] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];

assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [4] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [6] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [4] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [6] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];

assign \VGA_inst|VDG|MCM_data_s [0] = \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_inst|VDG|MCM_data_s [1] = \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_inst|VDG|MCM_data_s [2] = \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_inst|VDG|MCM_data_s [3] = \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_inst|VDG|MCM_data_s [4] = \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \VGA_inst|VDG|MCM_data_s [5] = \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \VGA_inst|VDG|MCM_data_s [6] = \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \VGA_inst|VDG|MCM_data_s [7] = \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [11] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [12] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [15] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [2];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [27] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [3];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [28] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [4];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [31] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [5];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [43] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [6];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [44] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [7];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [46] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [8];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [47] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [9];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [59] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [10];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [60] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [11];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [63] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [12];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [64] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [13];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [65] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [14];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [66] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [15];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [67] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [16];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [68] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [17];

assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [8] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [9] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [10] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [13] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [14] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [24] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [25] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [26] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [29] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [8];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [30] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [40] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [10];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [41] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [11];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [42] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [12];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [45] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [13];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [56] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [14];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [57] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [15];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [61] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [16];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [62] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [17];

assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [0] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [1] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [2] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [4] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [16] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [17] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [18] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [19] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [20] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [32] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [33] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [34] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [36] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [48] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [49] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [50] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [52] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [58] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];

assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [3] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [5] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [6] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [7] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [21] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [22] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [5];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [23] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [6];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [35] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [7];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [37] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [8];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [38] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [9];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [39] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [10];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [51] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [11];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [53] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [12];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [54] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [13];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [55] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [14];

assign \PRG_inst|altsyncram_component|auto_generated|q_a [0] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \PRG_inst|altsyncram_component|auto_generated|q_a [1] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [0] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [1] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [2] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [16] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [17] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [18] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [32] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [33] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [34] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [48] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [49] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [50] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [51] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [64] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [65] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [66] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [67] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [68] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];

assign \PRG_inst|altsyncram_component|auto_generated|q_a [2] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \PRG_inst|altsyncram_component|auto_generated|q_a [3] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [3] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [4] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [5] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [6] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [7] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [19] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [5];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [20] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [6];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [21] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [7];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [22] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [8];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [23] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [9];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [35] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [10];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [36] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [11];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [37] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [12];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [38] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [13];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [52] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [14];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [53] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [15];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [54] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [16];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [55] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [17];

assign \PRG_inst|altsyncram_component|auto_generated|q_a [4] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \PRG_inst|altsyncram_component|auto_generated|q_a [5] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \PRG_inst|altsyncram_component|auto_generated|q_a [6] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \PRG_inst|altsyncram_component|auto_generated|q_a [7] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \PRG_inst|altsyncram_component|auto_generated|q_a [8] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \PRG_inst|altsyncram_component|auto_generated|q_a [9] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [8] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [9] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [10] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [11] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [24] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [25] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [26] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [27] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [39] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [8];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [40] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [41] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [10];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [42] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [11];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [43] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [12];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [56] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [13];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [57] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [14];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [58] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [15];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [59] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [16];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [60] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [17];

assign \PRG_inst|altsyncram_component|auto_generated|q_a [10] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \PRG_inst|altsyncram_component|auto_generated|q_a [11] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \PRG_inst|altsyncram_component|auto_generated|q_a [12] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \PRG_inst|altsyncram_component|auto_generated|q_a [13] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [12] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [13] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [14] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [2];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [15] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [3];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [28] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [4];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [29] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [5];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [30] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [6];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [31] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [7];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [44] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [8];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [45] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [9];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [46] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [10];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [47] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [11];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [61] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [12];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [62] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [13];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [63] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [14];

assign \PRG_inst|altsyncram_component|auto_generated|q_a [14] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \PRG_inst|altsyncram_component|auto_generated|q_a [15] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \LED[0]~output (
	.i(\d_cache_inst|fetch_active~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[0]),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \LED[1]~output (
	.i(\d_cache_inst|reset_active~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[1]),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \LED[2]~output (
	.i(\p_cache_inst|fetch_active~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[2]),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \LED[3]~output (
	.i(\p_cache_inst|reset_active~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[3]),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \TXD~output (
	.i(\serial_inst|UART_inst|tx_frame [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TXD),
	.obar());
// synopsys translate_off
defparam \TXD~output .bus_hold = "false";
defparam \TXD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneive_io_obuf \ps2_clk_q~output (
	.i(\keyboard_inst|ps2_host_inst|ps2_clk_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ps2_clk_q),
	.obar());
// synopsys translate_off
defparam \ps2_clk_q~output .bus_hold = "false";
defparam \ps2_clk_q~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N9
cycloneive_io_obuf \ps2_data_q~output (
	.i(\keyboard_inst|ps2_host_inst|ps2_data_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ps2_data_q),
	.obar());
// synopsys translate_off
defparam \ps2_data_q~output .bus_hold = "false";
defparam \ps2_data_q~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \sdram_clk~output (
	.i(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_e_sdram_clk_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_clk),
	.obar());
// synopsys translate_off
defparam \sdram_clk~output .bus_hold = "false";
defparam \sdram_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \sdram_cke~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_cke),
	.obar());
// synopsys translate_off
defparam \sdram_cke~output .bus_hold = "false";
defparam \sdram_cke~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \sdram_cs_n~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_cs_n),
	.obar());
// synopsys translate_off
defparam \sdram_cs_n~output .bus_hold = "false";
defparam \sdram_cs_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \sdram_wre_n~output (
	.i(\SDRAM_controller|sdram_cmd [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wre_n),
	.obar());
// synopsys translate_off
defparam \sdram_wre_n~output .bus_hold = "false";
defparam \sdram_wre_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \sdram_cas_n~output (
	.i(\SDRAM_controller|sdram_cmd [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_cas_n),
	.obar());
// synopsys translate_off
defparam \sdram_cas_n~output .bus_hold = "false";
defparam \sdram_cas_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \sdram_ras_n~output (
	.i(\SDRAM_controller|sdram_cmd [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_ras_n),
	.obar());
// synopsys translate_off
defparam \sdram_ras_n~output .bus_hold = "false";
defparam \sdram_ras_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \sdram_a[0]~output (
	.i(\SDRAM_controller|sdram_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[0]),
	.obar());
// synopsys translate_off
defparam \sdram_a[0]~output .bus_hold = "false";
defparam \sdram_a[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \sdram_a[1]~output (
	.i(\SDRAM_controller|sdram_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[1]),
	.obar());
// synopsys translate_off
defparam \sdram_a[1]~output .bus_hold = "false";
defparam \sdram_a[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \sdram_a[2]~output (
	.i(\SDRAM_controller|sdram_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[2]),
	.obar());
// synopsys translate_off
defparam \sdram_a[2]~output .bus_hold = "false";
defparam \sdram_a[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \sdram_a[3]~output (
	.i(\SDRAM_controller|sdram_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[3]),
	.obar());
// synopsys translate_off
defparam \sdram_a[3]~output .bus_hold = "false";
defparam \sdram_a[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \sdram_a[4]~output (
	.i(\SDRAM_controller|sdram_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[4]),
	.obar());
// synopsys translate_off
defparam \sdram_a[4]~output .bus_hold = "false";
defparam \sdram_a[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \sdram_a[5]~output (
	.i(\SDRAM_controller|sdram_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[5]),
	.obar());
// synopsys translate_off
defparam \sdram_a[5]~output .bus_hold = "false";
defparam \sdram_a[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \sdram_a[6]~output (
	.i(\SDRAM_controller|sdram_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[6]),
	.obar());
// synopsys translate_off
defparam \sdram_a[6]~output .bus_hold = "false";
defparam \sdram_a[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \sdram_a[7]~output (
	.i(\SDRAM_controller|sdram_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[7]),
	.obar());
// synopsys translate_off
defparam \sdram_a[7]~output .bus_hold = "false";
defparam \sdram_a[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \sdram_a[8]~output (
	.i(\SDRAM_controller|sdram_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[8]),
	.obar());
// synopsys translate_off
defparam \sdram_a[8]~output .bus_hold = "false";
defparam \sdram_a[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \sdram_a[9]~output (
	.i(\SDRAM_controller|sdram_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[9]),
	.obar());
// synopsys translate_off
defparam \sdram_a[9]~output .bus_hold = "false";
defparam \sdram_a[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N23
cycloneive_io_obuf \sdram_a[10]~output (
	.i(\SDRAM_controller|sdram_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[10]),
	.obar());
// synopsys translate_off
defparam \sdram_a[10]~output .bus_hold = "false";
defparam \sdram_a[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \sdram_a[11]~output (
	.i(\SDRAM_controller|sdram_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[11]),
	.obar());
// synopsys translate_off
defparam \sdram_a[11]~output .bus_hold = "false";
defparam \sdram_a[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N23
cycloneive_io_obuf \sdram_ba[0]~output (
	.i(\SDRAM_controller|sdram_ba [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_ba[0]),
	.obar());
// synopsys translate_off
defparam \sdram_ba[0]~output .bus_hold = "false";
defparam \sdram_ba[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N16
cycloneive_io_obuf \sdram_ba[1]~output (
	.i(\SDRAM_controller|sdram_ba [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_ba[1]),
	.obar());
// synopsys translate_off
defparam \sdram_ba[1]~output .bus_hold = "false";
defparam \sdram_ba[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \sdram_dqm[0]~output (
	.i(\SDRAM_controller|sdram_dqm [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dqm[0]),
	.obar());
// synopsys translate_off
defparam \sdram_dqm[0]~output .bus_hold = "false";
defparam \sdram_dqm[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \sdram_dqm[1]~output (
	.i(\SDRAM_controller|sdram_dqm [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dqm[1]),
	.obar());
// synopsys translate_off
defparam \sdram_dqm[1]~output .bus_hold = "false";
defparam \sdram_dqm[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneive_io_obuf \R~output (
	.i(\VGA_inst|VDG|R~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R),
	.obar());
// synopsys translate_off
defparam \R~output .bus_hold = "false";
defparam \R~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \G~output (
	.i(\VGA_inst|VDG|G~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G),
	.obar());
// synopsys translate_off
defparam \G~output .bus_hold = "false";
defparam \G~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \B~output (
	.i(\VGA_inst|VDG|B~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B),
	.obar());
// synopsys translate_off
defparam \B~output .bus_hold = "false";
defparam \B~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N23
cycloneive_io_obuf \HSYNC~output (
	.i(\VGA_inst|VDG|HSYNC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSYNC),
	.obar());
// synopsys translate_off
defparam \HSYNC~output .bus_hold = "false";
defparam \HSYNC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \VSYNC~output (
	.i(\VGA_inst|VDG|VSYNC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VSYNC),
	.obar());
// synopsys translate_off
defparam \VSYNC~output .bus_hold = "false";
defparam \VSYNC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \seg_sel[0]~output (
	.i(\multi_hex|Decoder0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_sel[0]),
	.obar());
// synopsys translate_off
defparam \seg_sel[0]~output .bus_hold = "false";
defparam \seg_sel[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \seg_sel[1]~output (
	.i(!\multi_hex|Decoder0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_sel[1]),
	.obar());
// synopsys translate_off
defparam \seg_sel[1]~output .bus_hold = "false";
defparam \seg_sel[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \seg_sel[2]~output (
	.i(!\multi_hex|Decoder0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_sel[2]),
	.obar());
// synopsys translate_off
defparam \seg_sel[2]~output .bus_hold = "false";
defparam \seg_sel[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \seg_sel[3]~output (
	.i(!\multi_hex|Decoder0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_sel[3]),
	.obar());
// synopsys translate_off
defparam \seg_sel[3]~output .bus_hold = "false";
defparam \seg_sel[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \hex_out[0]~output (
	.i(\multi_hex|Mux6~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_out[0]),
	.obar());
// synopsys translate_off
defparam \hex_out[0]~output .bus_hold = "false";
defparam \hex_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \hex_out[1]~output (
	.i(\multi_hex|Mux5~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_out[1]),
	.obar());
// synopsys translate_off
defparam \hex_out[1]~output .bus_hold = "false";
defparam \hex_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \hex_out[2]~output (
	.i(\multi_hex|Mux4~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_out[2]),
	.obar());
// synopsys translate_off
defparam \hex_out[2]~output .bus_hold = "false";
defparam \hex_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \hex_out[3]~output (
	.i(\multi_hex|Mux3~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_out[3]),
	.obar());
// synopsys translate_off
defparam \hex_out[3]~output .bus_hold = "false";
defparam \hex_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \hex_out[4]~output (
	.i(\multi_hex|Mux2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_out[4]),
	.obar());
// synopsys translate_off
defparam \hex_out[4]~output .bus_hold = "false";
defparam \hex_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \hex_out[5]~output (
	.i(\multi_hex|Mux1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_out[5]),
	.obar());
// synopsys translate_off
defparam \hex_out[5]~output .bus_hold = "false";
defparam \hex_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \hex_out[6]~output (
	.i(\multi_hex|Mux0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_out[6]),
	.obar());
// synopsys translate_off
defparam \hex_out[6]~output .bus_hold = "false";
defparam \hex_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \sdram_dq[0]~output (
	.i(\SDRAM_controller|data_out [0]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[0]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[0]~output .bus_hold = "false";
defparam \sdram_dq[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \sdram_dq[1]~output (
	.i(\SDRAM_controller|data_out [1]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[1]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[1]~output .bus_hold = "false";
defparam \sdram_dq[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \sdram_dq[2]~output (
	.i(\SDRAM_controller|data_out [2]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[2]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[2]~output .bus_hold = "false";
defparam \sdram_dq[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \sdram_dq[3]~output (
	.i(\SDRAM_controller|data_out [3]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[3]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[3]~output .bus_hold = "false";
defparam \sdram_dq[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \sdram_dq[4]~output (
	.i(\SDRAM_controller|data_out [4]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[4]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[4]~output .bus_hold = "false";
defparam \sdram_dq[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \sdram_dq[5]~output (
	.i(\SDRAM_controller|data_out [5]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[5]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[5]~output .bus_hold = "false";
defparam \sdram_dq[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \sdram_dq[6]~output (
	.i(\SDRAM_controller|data_out [6]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[6]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[6]~output .bus_hold = "false";
defparam \sdram_dq[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \sdram_dq[7]~output (
	.i(\SDRAM_controller|data_out [7]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[7]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[7]~output .bus_hold = "false";
defparam \sdram_dq[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \sdram_dq[8]~output (
	.i(\SDRAM_controller|data_out [8]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[8]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[8]~output .bus_hold = "false";
defparam \sdram_dq[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \sdram_dq[9]~output (
	.i(\SDRAM_controller|data_out [9]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[9]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[9]~output .bus_hold = "false";
defparam \sdram_dq[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \sdram_dq[10]~output (
	.i(\SDRAM_controller|data_out [10]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[10]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[10]~output .bus_hold = "false";
defparam \sdram_dq[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \sdram_dq[11]~output (
	.i(\SDRAM_controller|data_out [11]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[11]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[11]~output .bus_hold = "false";
defparam \sdram_dq[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \sdram_dq[12]~output (
	.i(\SDRAM_controller|data_out [12]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[12]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[12]~output .bus_hold = "false";
defparam \sdram_dq[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \sdram_dq[13]~output (
	.i(\SDRAM_controller|data_out [13]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[13]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[13]~output .bus_hold = "false";
defparam \sdram_dq[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \sdram_dq[14]~output (
	.i(\SDRAM_controller|data_out [14]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[14]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[14]~output .bus_hold = "false";
defparam \sdram_dq[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \sdram_dq[15]~output (
	.i(\SDRAM_controller|data_out [15]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[15]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[15]~output .bus_hold = "false";
defparam \sdram_dq[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \PLL_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\PLL_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_high = 6;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_low = 6;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_high = 6;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_low = 6;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_high = 12;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_initial = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_low = 12;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_mode = "even";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c2";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_counter = "c0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .m = 12;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL_inst|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N8
cycloneive_lcell_comb \rst~0 (
// Equation(s):
// \rst~0_combout  = !\reset~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\rst~0_combout ),
	.cout());
// synopsys translate_off
defparam \rst~0 .lut_mask = 16'h00FF;
defparam \rst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N9
dffeas rst(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\rst~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam rst.is_wysiwyg = "true";
defparam rst.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N6
cycloneive_lcell_comb \SDRAM_controller|state.S_RESET~0 (
// Equation(s):
// \SDRAM_controller|state.S_RESET~0_combout  = !\rst~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|state.S_RESET~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state.S_RESET~0 .lut_mask = 16'h0F0F;
defparam \SDRAM_controller|state.S_RESET~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N7
dffeas \SDRAM_controller|state.S_RESET (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state.S_RESET~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_RESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_RESET .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_RESET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N22
cycloneive_lcell_comb \SDRAM_controller|state~135 (
// Equation(s):
// \SDRAM_controller|state~135_combout  = (!\rst~q  & !\SDRAM_controller|state.S_RESET~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|state.S_RESET~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~135_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~135 .lut_mask = 16'h000F;
defparam \SDRAM_controller|state~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y2_N23
dffeas \SDRAM_controller|state.S_INIT_DEVICE (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~135_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_INIT_DEVICE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_INIT_DEVICE .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_INIT_DEVICE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N24
cycloneive_lcell_comb \SDRAM_controller|state~119 (
// Equation(s):
// \SDRAM_controller|state~119_combout  = (\SDRAM_controller|state.S_INIT_DEVICE~q  & !\rst~q )

	.dataa(\SDRAM_controller|state.S_INIT_DEVICE~q ),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|state~119_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~119 .lut_mask = 16'h0A0A;
defparam \SDRAM_controller|state~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y2_N25
dffeas \SDRAM_controller|state.S_INIT_DEVICE_NOP (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~119_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_INIT_DEVICE_NOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_INIT_DEVICE_NOP .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_INIT_DEVICE_NOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N20
cycloneive_lcell_comb \SDRAM_controller|state~138 (
// Equation(s):
// \SDRAM_controller|state~138_combout  = (!\rst~q  & \SDRAM_controller|state.S_INIT_DEVICE_NOP~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|state.S_INIT_DEVICE_NOP~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~138_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~138 .lut_mask = 16'h0F00;
defparam \SDRAM_controller|state~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y2_N21
dffeas \SDRAM_controller|state.S_MODE (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~138_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_MODE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_MODE .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_MODE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N14
cycloneive_lcell_comb \SDRAM_controller|state~120 (
// Equation(s):
// \SDRAM_controller|state~120_combout  = (!\rst~q  & \SDRAM_controller|state.S_MODE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|state.S_MODE~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~120_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~120 .lut_mask = 16'h0F00;
defparam \SDRAM_controller|state~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y2_N15
dffeas \SDRAM_controller|state.S_MODE_NOP (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~120_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_MODE_NOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_MODE_NOP .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_MODE_NOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N2
cycloneive_lcell_comb \CPU_inst|PC0|comb~0 (
// Equation(s):
// \CPU_inst|PC0|comb~0_combout  = (\CPU_inst|CALL2~q ) # (\CPU_inst|interrupt~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|CALL2~q ),
	.datad(\CPU_inst|interrupt~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|comb~0 .lut_mask = 16'hFFF0;
defparam \CPU_inst|PC0|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N24
cycloneive_lcell_comb \CPU_inst|hazard_unit0|decoder_RST~0 (
// Equation(s):
// \CPU_inst|hazard_unit0|decoder_RST~0_combout  = (\CPU_inst|PC0|comb~0_combout ) # ((\CPU_inst|hazard_unit0|decoder_flush~0_combout ) # ((!\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout ) # (!\CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|PC0|comb~0_combout ),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datac(\CPU_inst|PC0|stack_pop~2_combout ),
	.datad(\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|decoder_RST~0 .lut_mask = 16'hEFFF;
defparam \CPU_inst|hazard_unit0|decoder_RST~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N4
cycloneive_lcell_comb \SDRAM_controller|state~101 (
// Equation(s):
// \SDRAM_controller|state~101_combout  = (\SDRAM_controller|state.S_WRITE_DATA1~q  & !\rst~q )

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_WRITE_DATA1~q ),
	.datac(gnd),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~101_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~101 .lut_mask = 16'h00CC;
defparam \SDRAM_controller|state~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N5
dffeas \SDRAM_controller|state.S_WRITE_DATA2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_WRITE_DATA2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_WRITE_DATA2 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_WRITE_DATA2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N24
cycloneive_lcell_comb \SDRAM_controller|state~103 (
// Equation(s):
// \SDRAM_controller|state~103_combout  = (\SDRAM_controller|state.S_WRITE_DATA2~q  & !\rst~q )

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_WRITE_DATA2~q ),
	.datac(gnd),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~103_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~103 .lut_mask = 16'h00CC;
defparam \SDRAM_controller|state~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N25
dffeas \SDRAM_controller|state.S_WRITE_DATA3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_WRITE_DATA3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_WRITE_DATA3 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_WRITE_DATA3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N0
cycloneive_lcell_comb \SDRAM_controller|state~125 (
// Equation(s):
// \SDRAM_controller|state~125_combout  = (!\rst~q  & \SDRAM_controller|state.S_WRITE_DATA3~q )

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|state.S_WRITE_DATA3~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~125_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~125 .lut_mask = 16'h5500;
defparam \SDRAM_controller|state~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N1
dffeas \SDRAM_controller|state.S_WRITE_DATA_NOP1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_WRITE_DATA_NOP1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_WRITE_DATA_NOP1 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_WRITE_DATA_NOP1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N24
cycloneive_lcell_comb \SDRAM_controller|state~117 (
// Equation(s):
// \SDRAM_controller|state~117_combout  = (!\rst~q  & \SDRAM_controller|state.S_WRITE_DATA_NOP1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|state.S_WRITE_DATA_NOP1~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~117_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~117 .lut_mask = 16'h0F00;
defparam \SDRAM_controller|state~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N25
dffeas \SDRAM_controller|state.S_WRITE_DATA_NOP2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_WRITE_DATA_NOP2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_WRITE_DATA_NOP2 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_WRITE_DATA_NOP2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N16
cycloneive_lcell_comb \SDRAM_controller|state~118 (
// Equation(s):
// \SDRAM_controller|state~118_combout  = (!\rst~q  & \SDRAM_controller|state.S_WRITE_DATA_NOP2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|state.S_WRITE_DATA_NOP2~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~118_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~118 .lut_mask = 16'h0F00;
defparam \SDRAM_controller|state~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N17
dffeas \SDRAM_controller|state.S_INC (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~118_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_INC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_INC .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_INC .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N1
dffeas \MSC_inst|prev_p2_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|mem_req~combout ),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|prev_p2_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|prev_p2_req .is_wysiwyg = "true";
defparam \MSC_inst|prev_p2_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N22
cycloneive_lcell_comb \MSC_inst|p2_active~0 (
// Equation(s):
// \MSC_inst|p2_active~0_combout  = (!\SDRAM_controller|ready2~q  & ((\MSC_inst|p2_active~q ) # ((!\MSC_inst|prev_p2_req~q  & \d_cache_inst|fetch_active~q ))))

	.dataa(\MSC_inst|prev_p2_req~q ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\MSC_inst|p2_active~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\MSC_inst|p2_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p2_active~0 .lut_mask = 16'h3130;
defparam \MSC_inst|p2_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N23
dffeas \MSC_inst|p2_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|p2_active~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|p2_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|p2_active .is_wysiwyg = "true";
defparam \MSC_inst|p2_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N0
cycloneive_lcell_comb \MSC_inst|p2_idle~0 (
// Equation(s):
// \MSC_inst|p2_idle~0_combout  = (!\SDRAM_controller|ready2~q  & ((\MSC_inst|p2_active~q ) # (\d_cache_inst|fetch_active~q )))

	.dataa(\MSC_inst|p2_active~q ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(gnd),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\MSC_inst|p2_idle~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p2_idle~0 .lut_mask = 16'h3322;
defparam \MSC_inst|p2_idle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N0
cycloneive_lcell_comb \CPU_inst|PC0|stack_pop~0 (
// Equation(s):
// \CPU_inst|PC0|stack_pop~0_combout  = (!\CPU_inst|XEC2~q  & (!\CPU_inst|interrupt~q  & !\CPU_inst|CALL2~q ))

	.dataa(\CPU_inst|XEC2~q ),
	.datab(\CPU_inst|interrupt~q ),
	.datac(gnd),
	.datad(\CPU_inst|CALL2~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_pop~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_pop~0 .lut_mask = 16'h0011;
defparam \CPU_inst|PC0|stack_pop~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \sdram_dq[8]~input (
	.i(sdram_dq[8]),
	.ibar(gnd),
	.o(\sdram_dq[8]~input_o ));
// synopsys translate_off
defparam \sdram_dq[8]~input .bus_hold = "false";
defparam \sdram_dq[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N30
cycloneive_lcell_comb \SDRAM_controller|p1_data0[8]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data0[8]~feeder_combout  = \sdram_dq[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[8]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data0[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[8]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data0[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N31
dffeas \SDRAM_controller|p1_data0[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data0[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[8] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data0[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N0
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[2]~15 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[2]~15_combout  = (\SDRAM_controller|ready1~q  & (\p_cache_inst|CPU_address_hold [2] $ (VCC))) # (!\SDRAM_controller|ready1~q  & (\p_cache_inst|CPU_address_hold [2] & VCC))
// \p_cache_inst|CPU_address_hold[2]~16  = CARRY((\SDRAM_controller|ready1~q  & \p_cache_inst|CPU_address_hold [2]))

	.dataa(\SDRAM_controller|ready1~q ),
	.datab(\p_cache_inst|CPU_address_hold [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\p_cache_inst|CPU_address_hold[2]~15_combout ),
	.cout(\p_cache_inst|CPU_address_hold[2]~16 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[2]~15 .lut_mask = 16'h6688;
defparam \p_cache_inst|CPU_address_hold[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneive_io_ibuf \button[1]~input (
	.i(button[1]),
	.ibar(gnd),
	.o(\button[1]~input_o ));
// synopsys translate_off
defparam \button[1]~input .bus_hold = "false";
defparam \button[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N22
cycloneive_lcell_comb \button_s[1]~0 (
// Equation(s):
// \button_s[1]~0_combout  = !\button[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\button[1]~input_o ),
	.cin(gnd),
	.combout(\button_s[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \button_s[1]~0 .lut_mask = 16'h00FF;
defparam \button_s[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N23
dffeas \button_s[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\button_s[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(button_s[1]),
	.prn(vcc));
// synopsys translate_off
defparam \button_s[1] .is_wysiwyg = "true";
defparam \button_s[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneive_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = (\rst~q ) # (button_s[1])

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(button_s[1]),
	.cin(gnd),
	.combout(\comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'hFFAA;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N23
dffeas \CPU_inst|RST_hold (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\comb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|RST_hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|RST_hold .is_wysiwyg = "true";
defparam \CPU_inst|RST_hold .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneive_lcell_comb \CPU_inst|RST~0 (
// Equation(s):
// \CPU_inst|RST~0_combout  = (\rst~q ) # ((button_s[1]) # (\CPU_inst|RST_hold~q ))

	.dataa(\rst~q ),
	.datab(button_s[1]),
	.datac(\CPU_inst|RST_hold~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|RST~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|RST~0 .lut_mask = 16'hFEFE;
defparam \CPU_inst|RST~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N13
dffeas \CPU_inst|RST (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|RST~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|RST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|RST .is_wysiwyg = "true";
defparam \CPU_inst|RST .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \CPU_inst|RST~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CPU_inst|RST~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CPU_inst|RST~clkctrl_outclk ));
// synopsys translate_off
defparam \CPU_inst|RST~clkctrl .clock_type = "global clock";
defparam \CPU_inst|RST~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X28_Y5_N29
dffeas \CPU_inst|PC0|p_miss (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|p_cache_miss~combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|p_miss~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|p_miss .is_wysiwyg = "true";
defparam \CPU_inst|PC0|p_miss .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N8
cycloneive_io_ibuf \sdram_dq[0]~input (
	.i(sdram_dq[0]),
	.ibar(gnd),
	.o(\sdram_dq[0]~input_o ));
// synopsys translate_off
defparam \sdram_dq[0]~input .bus_hold = "false";
defparam \sdram_dq[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N24
cycloneive_lcell_comb \SDRAM_controller|p1_data0[0]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data0[0]~feeder_combout  = \sdram_dq[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[0]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data0[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[0]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data0[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N25
dffeas \SDRAM_controller|p1_data0[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data0[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N8
cycloneive_lcell_comb \CPU_inst|PC0|prev_hazard~0 (
// Equation(s):
// \CPU_inst|PC0|prev_hazard~0_combout  = (\p_cache_inst|p_cache_miss~combout  & (((\CPU_inst|PC0|prev_hazard~q )))) # (!\p_cache_inst|p_cache_miss~combout  & ((\CPU_inst|hazard_unit0|decoder_flush~2_combout ) # ((!\CPU_inst|hazard_unit0|hazard~13_combout 
// ))))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datab(\p_cache_inst|p_cache_miss~combout ),
	.datac(\CPU_inst|PC0|prev_hazard~q ),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|prev_hazard~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|prev_hazard~0 .lut_mask = 16'hE2F3;
defparam \CPU_inst|PC0|prev_hazard~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N9
dffeas \CPU_inst|PC0|prev_hazard (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|prev_hazard~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|prev_hazard~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|prev_hazard .is_wysiwyg = "true";
defparam \CPU_inst|PC0|prev_hazard .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N25
dffeas \CPU_inst|PC0|A_next_I[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N4
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[4]~20 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[4]~20_combout  = (\p_cache_inst|CPU_address_hold [4] & (\p_cache_inst|CPU_address_hold[3]~19  $ (GND))) # (!\p_cache_inst|CPU_address_hold [4] & (!\p_cache_inst|CPU_address_hold[3]~19  & VCC))
// \p_cache_inst|CPU_address_hold[4]~21  = CARRY((\p_cache_inst|CPU_address_hold [4] & !\p_cache_inst|CPU_address_hold[3]~19 ))

	.dataa(gnd),
	.datab(\p_cache_inst|CPU_address_hold [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[3]~19 ),
	.combout(\p_cache_inst|CPU_address_hold[4]~20_combout ),
	.cout(\p_cache_inst|CPU_address_hold[4]~21 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[4]~20 .lut_mask = 16'hC30C;
defparam \p_cache_inst|CPU_address_hold[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N6
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[5]~22 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[5]~22_combout  = (\p_cache_inst|CPU_address_hold [5] & (!\p_cache_inst|CPU_address_hold[4]~21 )) # (!\p_cache_inst|CPU_address_hold [5] & ((\p_cache_inst|CPU_address_hold[4]~21 ) # (GND)))
// \p_cache_inst|CPU_address_hold[5]~23  = CARRY((!\p_cache_inst|CPU_address_hold[4]~21 ) # (!\p_cache_inst|CPU_address_hold [5]))

	.dataa(\p_cache_inst|CPU_address_hold [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[4]~21 ),
	.combout(\p_cache_inst|CPU_address_hold[5]~22_combout ),
	.cout(\p_cache_inst|CPU_address_hold[5]~23 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[5]~22 .lut_mask = 16'h5A5F;
defparam \p_cache_inst|CPU_address_hold[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \sdram_dq[11]~input (
	.i(sdram_dq[11]),
	.ibar(gnd),
	.o(\sdram_dq[11]~input_o ));
// synopsys translate_off
defparam \sdram_dq[11]~input .bus_hold = "false";
defparam \sdram_dq[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N24
cycloneive_lcell_comb \SDRAM_controller|p1_data0[11]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data0[11]~feeder_combout  = \sdram_dq[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[11]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data0[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[11]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data0[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N25
dffeas \SDRAM_controller|p1_data0[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data0[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[11] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data0[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N8
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[6]~24 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[6]~24_combout  = (\p_cache_inst|CPU_address_hold [6] & (\p_cache_inst|CPU_address_hold[5]~23  $ (GND))) # (!\p_cache_inst|CPU_address_hold [6] & (!\p_cache_inst|CPU_address_hold[5]~23  & VCC))
// \p_cache_inst|CPU_address_hold[6]~25  = CARRY((\p_cache_inst|CPU_address_hold [6] & !\p_cache_inst|CPU_address_hold[5]~23 ))

	.dataa(gnd),
	.datab(\p_cache_inst|CPU_address_hold [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[5]~23 ),
	.combout(\p_cache_inst|CPU_address_hold[6]~24_combout ),
	.cout(\p_cache_inst|CPU_address_hold[6]~25 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[6]~24 .lut_mask = 16'hC30C;
defparam \p_cache_inst|CPU_address_hold[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cycloneive_io_ibuf \sdram_dq[3]~input (
	.i(sdram_dq[3]),
	.ibar(gnd),
	.o(\sdram_dq[3]~input_o ));
// synopsys translate_off
defparam \sdram_dq[3]~input .bus_hold = "false";
defparam \sdram_dq[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N28
cycloneive_lcell_comb \SDRAM_controller|p1_data0[3]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data0[3]~feeder_combout  = \sdram_dq[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[3]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data0[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[3]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data0[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N29
dffeas \SDRAM_controller|p1_data0[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[3] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N10
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[7]~26 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[7]~26_combout  = (\p_cache_inst|CPU_address_hold [7] & (!\p_cache_inst|CPU_address_hold[6]~25 )) # (!\p_cache_inst|CPU_address_hold [7] & ((\p_cache_inst|CPU_address_hold[6]~25 ) # (GND)))
// \p_cache_inst|CPU_address_hold[7]~27  = CARRY((!\p_cache_inst|CPU_address_hold[6]~25 ) # (!\p_cache_inst|CPU_address_hold [7]))

	.dataa(\p_cache_inst|CPU_address_hold [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[6]~25 ),
	.combout(\p_cache_inst|CPU_address_hold[7]~26_combout ),
	.cout(\p_cache_inst|CPU_address_hold[7]~27 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[7]~26 .lut_mask = 16'h5A5F;
defparam \p_cache_inst|CPU_address_hold[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N0
cycloneive_lcell_comb \CPU_inst|PC0|Add1~2 (
// Equation(s):
// \CPU_inst|PC0|Add1~2_combout  = \CPU_inst|PC0|PC_reg [0] $ (VCC)
// \CPU_inst|PC0|Add1~3  = CARRY(\CPU_inst|PC0|PC_reg [0])

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~2_combout ),
	.cout(\CPU_inst|PC0|Add1~3 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~2 .lut_mask = 16'h33CC;
defparam \CPU_inst|PC0|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N2
cycloneive_lcell_comb \CPU_inst|PC0|Add1~4 (
// Equation(s):
// \CPU_inst|PC0|Add1~4_combout  = (\CPU_inst|PC0|PC_reg [1] & (!\CPU_inst|PC0|Add1~3 )) # (!\CPU_inst|PC0|PC_reg [1] & ((\CPU_inst|PC0|Add1~3 ) # (GND)))
// \CPU_inst|PC0|Add1~5  = CARRY((!\CPU_inst|PC0|Add1~3 ) # (!\CPU_inst|PC0|PC_reg [1]))

	.dataa(\CPU_inst|PC0|PC_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~3 ),
	.combout(\CPU_inst|PC0|Add1~4_combout ),
	.cout(\CPU_inst|PC0|Add1~5 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~4 .lut_mask = 16'h5A5F;
defparam \CPU_inst|PC0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N4
cycloneive_lcell_comb \CPU_inst|PC0|Add1~6 (
// Equation(s):
// \CPU_inst|PC0|Add1~6_combout  = (\CPU_inst|PC0|PC_reg [2] & (\CPU_inst|PC0|Add1~5  $ (GND))) # (!\CPU_inst|PC0|PC_reg [2] & (!\CPU_inst|PC0|Add1~5  & VCC))
// \CPU_inst|PC0|Add1~7  = CARRY((\CPU_inst|PC0|PC_reg [2] & !\CPU_inst|PC0|Add1~5 ))

	.dataa(\CPU_inst|PC0|PC_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~5 ),
	.combout(\CPU_inst|PC0|Add1~6_combout ),
	.cout(\CPU_inst|PC0|Add1~7 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~6 .lut_mask = 16'hA50A;
defparam \CPU_inst|PC0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N6
cycloneive_lcell_comb \CPU_inst|PC0|Add1~8 (
// Equation(s):
// \CPU_inst|PC0|Add1~8_combout  = (\CPU_inst|PC0|PC_reg [3] & (!\CPU_inst|PC0|Add1~7 )) # (!\CPU_inst|PC0|PC_reg [3] & ((\CPU_inst|PC0|Add1~7 ) # (GND)))
// \CPU_inst|PC0|Add1~9  = CARRY((!\CPU_inst|PC0|Add1~7 ) # (!\CPU_inst|PC0|PC_reg [3]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~7 ),
	.combout(\CPU_inst|PC0|Add1~8_combout ),
	.cout(\CPU_inst|PC0|Add1~9 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~8 .lut_mask = 16'h3C3F;
defparam \CPU_inst|PC0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N8
cycloneive_lcell_comb \CPU_inst|PC0|Add1~10 (
// Equation(s):
// \CPU_inst|PC0|Add1~10_combout  = (\CPU_inst|PC0|PC_reg [4] & (\CPU_inst|PC0|Add1~9  $ (GND))) # (!\CPU_inst|PC0|PC_reg [4] & (!\CPU_inst|PC0|Add1~9  & VCC))
// \CPU_inst|PC0|Add1~11  = CARRY((\CPU_inst|PC0|PC_reg [4] & !\CPU_inst|PC0|Add1~9 ))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~9 ),
	.combout(\CPU_inst|PC0|Add1~10_combout ),
	.cout(\CPU_inst|PC0|Add1~11 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~10 .lut_mask = 16'hC30C;
defparam \CPU_inst|PC0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N10
cycloneive_lcell_comb \CPU_inst|PC0|Add1~12 (
// Equation(s):
// \CPU_inst|PC0|Add1~12_combout  = (\CPU_inst|PC0|PC_reg [5] & (!\CPU_inst|PC0|Add1~11 )) # (!\CPU_inst|PC0|PC_reg [5] & ((\CPU_inst|PC0|Add1~11 ) # (GND)))
// \CPU_inst|PC0|Add1~13  = CARRY((!\CPU_inst|PC0|Add1~11 ) # (!\CPU_inst|PC0|PC_reg [5]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~11 ),
	.combout(\CPU_inst|PC0|Add1~12_combout ),
	.cout(\CPU_inst|PC0|Add1~13 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~12 .lut_mask = 16'h3C3F;
defparam \CPU_inst|PC0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N12
cycloneive_lcell_comb \CPU_inst|PC0|Add1~14 (
// Equation(s):
// \CPU_inst|PC0|Add1~14_combout  = (\CPU_inst|PC0|PC_reg [6] & (\CPU_inst|PC0|Add1~13  $ (GND))) # (!\CPU_inst|PC0|PC_reg [6] & (!\CPU_inst|PC0|Add1~13  & VCC))
// \CPU_inst|PC0|Add1~15  = CARRY((\CPU_inst|PC0|PC_reg [6] & !\CPU_inst|PC0|Add1~13 ))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~13 ),
	.combout(\CPU_inst|PC0|Add1~14_combout ),
	.cout(\CPU_inst|PC0|Add1~15 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~14 .lut_mask = 16'hC30C;
defparam \CPU_inst|PC0|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N14
cycloneive_lcell_comb \CPU_inst|PC0|Add1~16 (
// Equation(s):
// \CPU_inst|PC0|Add1~16_combout  = (\CPU_inst|PC0|PC_reg [7] & (!\CPU_inst|PC0|Add1~15 )) # (!\CPU_inst|PC0|PC_reg [7] & ((\CPU_inst|PC0|Add1~15 ) # (GND)))
// \CPU_inst|PC0|Add1~17  = CARRY((!\CPU_inst|PC0|Add1~15 ) # (!\CPU_inst|PC0|PC_reg [7]))

	.dataa(\CPU_inst|PC0|PC_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~15 ),
	.combout(\CPU_inst|PC0|Add1~16_combout ),
	.cout(\CPU_inst|PC0|Add1~17 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~16 .lut_mask = 16'h5A5F;
defparam \CPU_inst|PC0|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N14
cycloneive_lcell_comb \CPU_inst|PC0|prev_p_miss~feeder (
// Equation(s):
// \CPU_inst|PC0|prev_p_miss~feeder_combout  = \CPU_inst|PC0|p_miss~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|p_miss~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|prev_p_miss~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|prev_p_miss~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|prev_p_miss~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N15
dffeas \CPU_inst|PC0|prev_p_miss (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|prev_p_miss~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|prev_p_miss~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|prev_p_miss .is_wysiwyg = "true";
defparam \CPU_inst|PC0|prev_p_miss .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N14
cycloneive_lcell_comb \CPU_inst|PC0|Add1~39 (
// Equation(s):
// \CPU_inst|PC0|Add1~39_combout  = (\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|prev_p_miss~q  & (\CPU_inst|PC0|Add1~16_combout )) # (!\CPU_inst|PC0|prev_p_miss~q  & ((\CPU_inst|PC0|A_miss_next [7]))))) # (!\CPU_inst|PC0|p_miss~q  & 
// (\CPU_inst|PC0|Add1~16_combout ))

	.dataa(\CPU_inst|PC0|p_miss~q ),
	.datab(\CPU_inst|PC0|Add1~16_combout ),
	.datac(\CPU_inst|PC0|A_miss_next [7]),
	.datad(\CPU_inst|PC0|prev_p_miss~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~39 .lut_mask = 16'hCCE4;
defparam \CPU_inst|PC0|Add1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N22
cycloneive_lcell_comb \CPU_inst|PC0|always2~0 (
// Equation(s):
// \CPU_inst|PC0|always2~0_combout  = (\CPU_inst|decode_unit0|RET~q  & (!\CPU_inst|XEC1~q  & !\CPU_inst|NZT1~q ))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|RET~q ),
	.datac(\CPU_inst|XEC1~q ),
	.datad(\CPU_inst|NZT1~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|always2~0 .lut_mask = 16'h000C;
defparam \CPU_inst|PC0|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N7
dffeas \CPU_inst|PC0|prev_XEC (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|XEC2~q ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|prev_XEC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|prev_XEC .is_wysiwyg = "true";
defparam \CPU_inst|PC0|prev_XEC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N6
cycloneive_lcell_comb \CPU_inst|PC0|always2~1 (
// Equation(s):
// \CPU_inst|PC0|always2~1_combout  = (\CPU_inst|PC0|always2~0_combout ) # ((\CPU_inst|decode_unit0|JMP~q ) # ((\CPU_inst|PC0|prev_XEC~q ) # (\CPU_inst|interrupt~q )))

	.dataa(\CPU_inst|PC0|always2~0_combout ),
	.datab(\CPU_inst|decode_unit0|JMP~q ),
	.datac(\CPU_inst|PC0|prev_XEC~q ),
	.datad(\CPU_inst|interrupt~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|always2~1 .lut_mask = 16'hFFFE;
defparam \CPU_inst|PC0|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|address~12 (
// Equation(s):
// \CPU_inst|PC0|cstack0|address~12_combout  = \CPU_inst|PC0|cstack0|address [0] $ (((\CPU_inst|PC0|comb~0_combout ) # ((\CPU_inst|PC0|always2~0_combout  & \CPU_inst|PC0|stack_pop~2_combout ))))

	.dataa(\CPU_inst|PC0|comb~0_combout ),
	.datab(\CPU_inst|PC0|always2~0_combout ),
	.datac(\CPU_inst|PC0|cstack0|address [0]),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|address~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address~12 .lut_mask = 16'h1E5A;
defparam \CPU_inst|PC0|cstack0|address~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N3
dffeas \CPU_inst|PC0|cstack0|address[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|address~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|RST~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|address[1]~4 (
// Equation(s):
// \CPU_inst|PC0|cstack0|address[1]~4_cout  = CARRY(\CPU_inst|PC0|cstack0|address [0])

	.dataa(gnd),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\CPU_inst|PC0|cstack0|address[1]~4_cout ));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[1]~4 .lut_mask = 16'h00CC;
defparam \CPU_inst|PC0|cstack0|address[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|address[1]~5 (
// Equation(s):
// \CPU_inst|PC0|cstack0|address[1]~5_combout  = (\CPU_inst|PC0|stack_pop~4_combout  & ((\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address[1]~4_cout  & VCC)) # (!\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address[1]~4_cout 
// )))) # (!\CPU_inst|PC0|stack_pop~4_combout  & ((\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address[1]~4_cout )) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address[1]~4_cout ) # (GND)))))
// \CPU_inst|PC0|cstack0|address[1]~6  = CARRY((\CPU_inst|PC0|stack_pop~4_combout  & (!\CPU_inst|PC0|cstack0|address [1] & !\CPU_inst|PC0|cstack0|address[1]~4_cout )) # (!\CPU_inst|PC0|stack_pop~4_combout  & ((!\CPU_inst|PC0|cstack0|address[1]~4_cout ) # 
// (!\CPU_inst|PC0|cstack0|address [1]))))

	.dataa(\CPU_inst|PC0|stack_pop~4_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|cstack0|address[1]~4_cout ),
	.combout(\CPU_inst|PC0|cstack0|address[1]~5_combout ),
	.cout(\CPU_inst|PC0|cstack0|address[1]~6 ));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[1]~5 .lut_mask = 16'h9617;
defparam \CPU_inst|PC0|cstack0|address[1]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|address~7 (
// Equation(s):
// \CPU_inst|PC0|cstack0|address~7_combout  = (\CPU_inst|RST~q ) # ((\CPU_inst|PC0|comb~0_combout ) # ((\CPU_inst|PC0|always2~0_combout  & \CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|RST~q ),
	.datab(\CPU_inst|PC0|always2~0_combout ),
	.datac(\CPU_inst|PC0|comb~0_combout ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|address~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address~7 .lut_mask = 16'hFEFA;
defparam \CPU_inst|PC0|cstack0|address~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N15
dffeas \CPU_inst|PC0|cstack0|address[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|address[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|RST~q ),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|address~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|address[2]~8 (
// Equation(s):
// \CPU_inst|PC0|cstack0|address[2]~8_combout  = ((\CPU_inst|PC0|stack_pop~4_combout  $ (\CPU_inst|PC0|cstack0|address [2] $ (!\CPU_inst|PC0|cstack0|address[1]~6 )))) # (GND)
// \CPU_inst|PC0|cstack0|address[2]~9  = CARRY((\CPU_inst|PC0|stack_pop~4_combout  & ((\CPU_inst|PC0|cstack0|address [2]) # (!\CPU_inst|PC0|cstack0|address[1]~6 ))) # (!\CPU_inst|PC0|stack_pop~4_combout  & (\CPU_inst|PC0|cstack0|address [2] & 
// !\CPU_inst|PC0|cstack0|address[1]~6 )))

	.dataa(\CPU_inst|PC0|stack_pop~4_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|cstack0|address[1]~6 ),
	.combout(\CPU_inst|PC0|cstack0|address[2]~8_combout ),
	.cout(\CPU_inst|PC0|cstack0|address[2]~9 ));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[2]~8 .lut_mask = 16'h698E;
defparam \CPU_inst|PC0|cstack0|address[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y11_N17
dffeas \CPU_inst|PC0|cstack0|address[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|address[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|RST~q ),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|address~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|address[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N3
dffeas \CPU_inst|PC0|A_next_I[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N26
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~11 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~11_combout  = (\CPU_inst|PC0|always1~0_combout  & (\CPU_inst|PC0|PC_reg [7])) # (!\CPU_inst|PC0|always1~0_combout  & ((\CPU_inst|PC0|A_next_I [7])))

	.dataa(\CPU_inst|PC0|always1~0_combout ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [7]),
	.datad(\CPU_inst|PC0|A_next_I [7]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~11 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|A_current_I_alternate~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N6
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~1 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~1_combout  = (\CPU_inst|PC0|always1~0_combout ) # ((!\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|hazard_unit0|decoder_flush~2_combout ) # (!\CPU_inst|hazard_unit0|hazard~13_combout ))))

	.dataa(\CPU_inst|PC0|always1~0_combout ),
	.datab(\CPU_inst|PC0|prev_hazard~q ),
	.datac(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~1 .lut_mask = 16'hBABB;
defparam \CPU_inst|PC0|A_current_I_alternate~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N27
dffeas \CPU_inst|PC0|A_current_I_alternate[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~11_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N2
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~20 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~20_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [7]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [7]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_hazard~q ),
	.datac(\CPU_inst|PC0|A_next_I [7]),
	.datad(\CPU_inst|PC0|A_current_I_alternate [7]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~20 .lut_mask = 16'hFC30;
defparam \CPU_inst|PC0|A_current_I~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N10
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~21 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~21_combout  = (\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (((\CPU_inst|PC0|A_current_I [7])))) # (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & 
// (\CPU_inst|PC0|A_current_I~20_combout )) # (!\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|PC0|A_current_I [7])))))

	.dataa(\CPU_inst|PC0|A_current_I~20_combout ),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datac(\CPU_inst|PC0|A_current_I [7]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~21 .lut_mask = 16'hE2F0;
defparam \CPU_inst|PC0|A_current_I~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N11
dffeas \CPU_inst|PC0|A_current_I[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~21_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [7]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N24
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~10 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~10_combout  = (\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (((\CPU_inst|PC0|A_pipe0 [7])))) # (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & (\CPU_inst|PC0|A_current_I [7])) # 
// (!\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|PC0|A_pipe0 [7])))))

	.dataa(\CPU_inst|PC0|A_current_I [7]),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datac(\CPU_inst|PC0|A_pipe0 [7]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~10 .lut_mask = 16'hE2F0;
defparam \CPU_inst|PC0|A_pipe0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N25
dffeas \CPU_inst|PC0|A_pipe0[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~10_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [7]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N8
cycloneive_lcell_comb \MSC_inst|p2_reset (
// Equation(s):
// \MSC_inst|p2_reset~combout  = (\rst~q ) # ((!\MSC_inst|p2_reset_req~q  & !\MSC_inst|p2_idle~0_combout ))

	.dataa(\rst~q ),
	.datab(\MSC_inst|p2_reset_req~q ),
	.datac(gnd),
	.datad(\MSC_inst|p2_idle~0_combout ),
	.cin(gnd),
	.combout(\MSC_inst|p2_reset~combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p2_reset .lut_mask = 16'hAABB;
defparam \MSC_inst|p2_reset .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N20
cycloneive_lcell_comb \d_cache_inst|reset_active~feeder (
// Equation(s):
// \d_cache_inst|reset_active~feeder_combout  = \MSC_inst|p2_reset~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MSC_inst|p2_reset~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d_cache_inst|reset_active~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|reset_active~feeder .lut_mask = 16'hF0F0;
defparam \d_cache_inst|reset_active~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N10
cycloneive_lcell_comb \CPU_inst|decode_unit0|dest_waddr_reg~6 (
// Equation(s):
// \CPU_inst|decode_unit0|dest_waddr_reg~6_combout  = (\CPU_inst|decode_unit0|I_reg [15] & ((\CPU_inst|decode_unit0|I_reg [14] & ((\CPU_inst|decode_unit0|I_reg [11]))) # (!\CPU_inst|decode_unit0|I_reg [14] & (\CPU_inst|decode_unit0|I_reg [3])))) # 
// (!\CPU_inst|decode_unit0|I_reg [15] & (\CPU_inst|decode_unit0|I_reg [3]))

	.dataa(\CPU_inst|decode_unit0|I_reg [3]),
	.datab(\CPU_inst|decode_unit0|I_reg [15]),
	.datac(\CPU_inst|decode_unit0|I_reg [11]),
	.datad(\CPU_inst|decode_unit0|I_reg [14]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|dest_waddr_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg~6 .lut_mask = 16'hE2AA;
defparam \CPU_inst|decode_unit0|dest_waddr_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N30
cycloneive_lcell_comb \CPU_inst|decode_unit0|dest_waddr_reg[0]~0 (
// Equation(s):
// \CPU_inst|decode_unit0|dest_waddr_reg[0]~0_combout  = (\CPU_inst|RST~q ) # ((\CPU_inst|hazard_unit0|RST_hold~q ) # (\CPU_inst|decode_unit0|RET~q ))

	.dataa(gnd),
	.datab(\CPU_inst|RST~q ),
	.datac(\CPU_inst|hazard_unit0|RST_hold~q ),
	.datad(\CPU_inst|decode_unit0|RET~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|dest_waddr_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg[0]~0 .lut_mask = 16'hFFFC;
defparam \CPU_inst|decode_unit0|dest_waddr_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N10
cycloneive_lcell_comb \CPU_inst|decode_unit0|dest_waddr_reg[0]~1 (
// Equation(s):
// \CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout  = (!\CPU_inst|decode_unit0|JMP~q  & (!\CPU_inst|decode_unit0|dest_waddr_reg[0]~0_combout  & (!\CPU_inst|PC0|stack_pop~1_combout  & \CPU_inst|hazard_unit0|hazard~13_combout )))

	.dataa(\CPU_inst|decode_unit0|JMP~q ),
	.datab(\CPU_inst|decode_unit0|dest_waddr_reg[0]~0_combout ),
	.datac(\CPU_inst|PC0|stack_pop~1_combout ),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg[0]~1 .lut_mask = 16'h0100;
defparam \CPU_inst|decode_unit0|dest_waddr_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N11
dffeas \CPU_inst|decode_unit0|dest_waddr_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|dest_waddr_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|dest_waddr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|dest_waddr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N15
dffeas \CPU_inst|dest_waddr1[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|dest_waddr_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr1[3] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N19
dffeas \CPU_inst|dest_waddr2[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|dest_waddr1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr2[3] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N24
cycloneive_lcell_comb \CPU_inst|dest_waddr3[3]~feeder (
// Equation(s):
// \CPU_inst|dest_waddr3[3]~feeder_combout  = \CPU_inst|dest_waddr2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr2 [3]),
	.cin(gnd),
	.combout(\CPU_inst|dest_waddr3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|dest_waddr3[3]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|dest_waddr3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N25
dffeas \CPU_inst|dest_waddr3[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|dest_waddr3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr3[3] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N23
dffeas \CPU_inst|dest_waddr4[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|dest_waddr3 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr4[3] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr4[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N12
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[8]~28 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[8]~28_combout  = (\p_cache_inst|CPU_address_hold [8] & (\p_cache_inst|CPU_address_hold[7]~27  $ (GND))) # (!\p_cache_inst|CPU_address_hold [8] & (!\p_cache_inst|CPU_address_hold[7]~27  & VCC))
// \p_cache_inst|CPU_address_hold[8]~29  = CARRY((\p_cache_inst|CPU_address_hold [8] & !\p_cache_inst|CPU_address_hold[7]~27 ))

	.dataa(\p_cache_inst|CPU_address_hold [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[7]~27 ),
	.combout(\p_cache_inst|CPU_address_hold[8]~28_combout ),
	.cout(\p_cache_inst|CPU_address_hold[8]~29 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[8]~28 .lut_mask = 16'hA50A;
defparam \p_cache_inst|CPU_address_hold[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y8_N21
dffeas \CPU_inst|PC0|A_next_I[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N18
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~12 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~12_combout  = (\CPU_inst|PC0|always1~0_combout  & (\CPU_inst|PC0|PC_reg [8])) # (!\CPU_inst|PC0|always1~0_combout  & ((\CPU_inst|PC0|A_next_I [8])))

	.dataa(\CPU_inst|PC0|PC_reg [8]),
	.datab(\CPU_inst|PC0|A_next_I [8]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|always1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~12 .lut_mask = 16'hAACC;
defparam \CPU_inst|PC0|A_current_I_alternate~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N19
dffeas \CPU_inst|PC0|A_current_I_alternate[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~12_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N20
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~22 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~22_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [8]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [8]))

	.dataa(\CPU_inst|PC0|prev_hazard~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_next_I [8]),
	.datad(\CPU_inst|PC0|A_current_I_alternate [8]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~22 .lut_mask = 16'hFA50;
defparam \CPU_inst|PC0|A_current_I~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N2
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~23 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~23_combout  = (\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (((\CPU_inst|PC0|A_current_I [8])))) # (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & 
// (\CPU_inst|PC0|A_current_I~22_combout )) # (!\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|PC0|A_current_I [8])))))

	.dataa(\CPU_inst|PC0|A_current_I~22_combout ),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datac(\CPU_inst|PC0|A_current_I [8]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~23 .lut_mask = 16'hE2F0;
defparam \CPU_inst|PC0|A_current_I~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N3
dffeas \CPU_inst|PC0|A_current_I[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~23_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [8]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N2
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~11 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~11_combout  = (\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (((\CPU_inst|PC0|A_pipe0 [8])))) # (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & (\CPU_inst|PC0|A_current_I [8])) # 
// (!\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|PC0|A_pipe0 [8])))))

	.dataa(\CPU_inst|PC0|A_current_I [8]),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datac(\CPU_inst|PC0|A_pipe0 [8]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~11 .lut_mask = 16'hE2F0;
defparam \CPU_inst|PC0|A_pipe0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N3
dffeas \CPU_inst|PC0|A_pipe0[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~11_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [8]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N20
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~8 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~8_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|PC0|A_pipe0 [8])) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|PC0|A_pipe1 [8])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_pipe0 [8]),
	.datac(\CPU_inst|PC0|A_pipe1 [8]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~8 .lut_mask = 16'hCCF0;
defparam \CPU_inst|PC0|A_pipe1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N21
dffeas \CPU_inst|PC0|A_pipe1[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~8_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [8]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N28
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~2 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~2_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|PC0|A_pipe1 [8])) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|PC0|A_pipe2 [8])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_pipe1 [8]),
	.datac(\CPU_inst|PC0|A_pipe2 [8]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~2 .lut_mask = 16'hCCF0;
defparam \CPU_inst|PC0|A_pipe2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N29
dffeas \CPU_inst|PC0|A_pipe2[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~2_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [8]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N18
cycloneive_lcell_comb \CPU_inst|decode_unit0|alu_op_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|alu_op_reg~2_combout  = (\CPU_inst|decode_unit0|I_reg [14] & ((\CPU_inst|decode_unit0|I_reg [13]) # (!\CPU_inst|decode_unit0|I_reg [15])))

	.dataa(\CPU_inst|decode_unit0|I_reg [14]),
	.datab(\CPU_inst|decode_unit0|I_reg [15]),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [13]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|alu_op_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_op_reg~2 .lut_mask = 16'hAA22;
defparam \CPU_inst|decode_unit0|alu_op_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|alu_op_reg~3 (
// Equation(s):
// \CPU_inst|decode_unit0|alu_op_reg~3_combout  = (!\CPU_inst|hazard_unit0|decoder_RST~0_combout  & ((\CPU_inst|hazard_unit0|hazard~14_combout  & (\CPU_inst|decode_unit0|alu_op_reg [1])) # (!\CPU_inst|hazard_unit0|hazard~14_combout  & 
// ((\CPU_inst|decode_unit0|alu_op_reg~2_combout )))))

	.dataa(\CPU_inst|hazard_unit0|hazard~14_combout ),
	.datab(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.datac(\CPU_inst|decode_unit0|alu_op_reg [1]),
	.datad(\CPU_inst|decode_unit0|alu_op_reg~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|alu_op_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_op_reg~3 .lut_mask = 16'h3120;
defparam \CPU_inst|decode_unit0|alu_op_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N25
dffeas \CPU_inst|decode_unit0|alu_op_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|alu_op_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|alu_op_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_op_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|alu_op_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N26
cycloneive_lcell_comb \CPU_inst|alu_op1~2 (
// Equation(s):
// \CPU_inst|alu_op1~2_combout  = (!\CPU_inst|PC0|stack_pop~1_combout  & (\CPU_inst|decode_unit0|alu_op_reg [1] & (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & \CPU_inst|hazard_unit0|hazard~13_combout )))

	.dataa(\CPU_inst|PC0|stack_pop~1_combout ),
	.datab(\CPU_inst|decode_unit0|alu_op_reg [1]),
	.datac(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_op1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_op1~2 .lut_mask = 16'h0400;
defparam \CPU_inst|alu_op1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N27
dffeas \CPU_inst|alu_op1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_op1~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op1[1] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N4
cycloneive_lcell_comb \CPU_inst|alu_op2~2 (
// Equation(s):
// \CPU_inst|alu_op2~2_combout  = (\CPU_inst|alu_op1 [1] & (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|stack_pop~2_combout  & !\CPU_inst|interrupt~q )))

	.dataa(\CPU_inst|alu_op1 [1]),
	.datab(\CPU_inst|CALL2~q ),
	.datac(\CPU_inst|PC0|stack_pop~2_combout ),
	.datad(\CPU_inst|interrupt~q ),
	.cin(gnd),
	.combout(\CPU_inst|alu_op2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_op2~2 .lut_mask = 16'h0020;
defparam \CPU_inst|alu_op2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N5
dffeas \CPU_inst|alu_op2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_op2~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op2[1] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N27
dffeas \CPU_inst|alu_op3[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|alu_op2 [1]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op3[1] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N14
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[9]~30 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[9]~30_combout  = (\p_cache_inst|CPU_address_hold [9] & (!\p_cache_inst|CPU_address_hold[8]~29 )) # (!\p_cache_inst|CPU_address_hold [9] & ((\p_cache_inst|CPU_address_hold[8]~29 ) # (GND)))
// \p_cache_inst|CPU_address_hold[9]~31  = CARRY((!\p_cache_inst|CPU_address_hold[8]~29 ) # (!\p_cache_inst|CPU_address_hold [9]))

	.dataa(gnd),
	.datab(\p_cache_inst|CPU_address_hold [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[8]~29 ),
	.combout(\p_cache_inst|CPU_address_hold[9]~30_combout ),
	.cout(\p_cache_inst|CPU_address_hold[9]~31 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[9]~30 .lut_mask = 16'h3C3F;
defparam \p_cache_inst|CPU_address_hold[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y8_N1
dffeas \CPU_inst|PC0|A_next_I[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N18
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~13 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~13_combout  = (\CPU_inst|PC0|always1~0_combout  & (\CPU_inst|PC0|PC_reg [9])) # (!\CPU_inst|PC0|always1~0_combout  & ((\CPU_inst|PC0|A_next_I [9])))

	.dataa(\CPU_inst|PC0|always1~0_combout ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [9]),
	.datad(\CPU_inst|PC0|A_next_I [9]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~13 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|A_current_I_alternate~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N19
dffeas \CPU_inst|PC0|A_current_I_alternate[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~13_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N0
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~24 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~24_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [9]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [9]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_hazard~q ),
	.datac(\CPU_inst|PC0|A_next_I [9]),
	.datad(\CPU_inst|PC0|A_current_I_alternate [9]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~24 .lut_mask = 16'hFC30;
defparam \CPU_inst|PC0|A_current_I~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N16
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~25 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~25_combout  = (\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (((\CPU_inst|PC0|A_current_I [9])))) # (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & 
// (\CPU_inst|PC0|A_current_I~24_combout )) # (!\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|PC0|A_current_I [9])))))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datab(\CPU_inst|PC0|A_current_I~24_combout ),
	.datac(\CPU_inst|PC0|A_current_I [9]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~25 .lut_mask = 16'hE4F0;
defparam \CPU_inst|PC0|A_current_I~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N17
dffeas \CPU_inst|PC0|A_current_I[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~25_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [9]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N10
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~12 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~12_combout  = (\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (((\CPU_inst|PC0|A_pipe0 [9])))) # (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & (\CPU_inst|PC0|A_current_I [9])) # 
// (!\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|PC0|A_pipe0 [9])))))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datab(\CPU_inst|PC0|A_current_I [9]),
	.datac(\CPU_inst|PC0|A_pipe0 [9]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~12 .lut_mask = 16'hE4F0;
defparam \CPU_inst|PC0|A_pipe0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N11
dffeas \CPU_inst|PC0|A_pipe0[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~12_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [9]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N12
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~9 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~9_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|PC0|A_pipe0 [9])) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|PC0|A_pipe1 [9])))

	.dataa(\CPU_inst|PC0|A_pipe0 [9]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe1 [9]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~9 .lut_mask = 16'hAAF0;
defparam \CPU_inst|PC0|A_pipe1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N13
dffeas \CPU_inst|PC0|A_pipe1[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~9_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [9]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N8
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~3 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~3_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|PC0|A_pipe1 [9])) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|PC0|A_pipe2 [9])))

	.dataa(\CPU_inst|PC0|A_pipe1 [9]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe2 [9]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~3 .lut_mask = 16'hAAF0;
defparam \CPU_inst|PC0|A_pipe2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N9
dffeas \CPU_inst|PC0|A_pipe2[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~3_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [9]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N20
cycloneive_lcell_comb \CPU_inst|alu_I_field1~6 (
// Equation(s):
// \CPU_inst|alu_I_field1~6_combout  = (!\CPU_inst|PC0|stack_pop~1_combout  & (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (\CPU_inst|decode_unit0|PC_I_field_reg [1] & \CPU_inst|hazard_unit0|hazard~13_combout )))

	.dataa(\CPU_inst|PC0|stack_pop~1_combout ),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [1]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field1~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field1~6 .lut_mask = 16'h1000;
defparam \CPU_inst|alu_I_field1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N21
dffeas \CPU_inst|alu_I_field1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field1~6_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field1[1] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N8
cycloneive_lcell_comb \CPU_inst|alu_I_field2~6 (
// Equation(s):
// \CPU_inst|alu_I_field2~6_combout  = (!\CPU_inst|CALL2~q  & (\CPU_inst|alu_I_field1 [1] & (\CPU_inst|PC0|stack_pop~2_combout  & !\CPU_inst|interrupt~q )))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|alu_I_field1 [1]),
	.datac(\CPU_inst|PC0|stack_pop~2_combout ),
	.datad(\CPU_inst|interrupt~q ),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field2~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field2~6 .lut_mask = 16'h0040;
defparam \CPU_inst|alu_I_field2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N9
dffeas \CPU_inst|alu_I_field2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field2~6_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field2[1] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N7
dffeas \CPU_inst|alu_I_field3[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|alu_I_field2 [1]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field3[1] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N6
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[1]~12 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[1]~12_combout  = (\CPU_inst|alu_b_source3~q  & (\CPU_inst|alu_I_field3 [1])) # (!\CPU_inst|alu_b_source3~q  & ((\CPU_inst|ALU0|alu_reg [1])))

	.dataa(gnd),
	.datab(\CPU_inst|alu_b_source3~q ),
	.datac(\CPU_inst|alu_I_field3 [1]),
	.datad(\CPU_inst|ALU0|alu_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[1]~12 .lut_mask = 16'hF3C0;
defparam \CPU_inst|alu_b_mux_out[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N16
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[10]~32 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[10]~32_combout  = (\p_cache_inst|CPU_address_hold [10] & (\p_cache_inst|CPU_address_hold[9]~31  $ (GND))) # (!\p_cache_inst|CPU_address_hold [10] & (!\p_cache_inst|CPU_address_hold[9]~31  & VCC))
// \p_cache_inst|CPU_address_hold[10]~33  = CARRY((\p_cache_inst|CPU_address_hold [10] & !\p_cache_inst|CPU_address_hold[9]~31 ))

	.dataa(gnd),
	.datab(\p_cache_inst|CPU_address_hold [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[9]~31 ),
	.combout(\p_cache_inst|CPU_address_hold[10]~32_combout ),
	.cout(\p_cache_inst|CPU_address_hold[10]~33 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[10]~32 .lut_mask = 16'hC30C;
defparam \p_cache_inst|CPU_address_hold[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y8_N13
dffeas \CPU_inst|PC0|A_next_I[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N22
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~14 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~14_combout  = (\CPU_inst|PC0|always1~0_combout  & (\CPU_inst|PC0|PC_reg [10])) # (!\CPU_inst|PC0|always1~0_combout  & ((\CPU_inst|PC0|A_next_I [10])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [10]),
	.datac(\CPU_inst|PC0|always1~0_combout ),
	.datad(\CPU_inst|PC0|A_next_I [10]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~14 .lut_mask = 16'hCFC0;
defparam \CPU_inst|PC0|A_current_I_alternate~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N23
dffeas \CPU_inst|PC0|A_current_I_alternate[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~14_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N12
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~26 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~26_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [10]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [10]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_hazard~q ),
	.datac(\CPU_inst|PC0|A_next_I [10]),
	.datad(\CPU_inst|PC0|A_current_I_alternate [10]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~26 .lut_mask = 16'hFC30;
defparam \CPU_inst|PC0|A_current_I~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~27 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~27_combout  = (\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (((\CPU_inst|PC0|A_current_I [10])))) # (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & 
// (\CPU_inst|PC0|A_current_I~26_combout )) # (!\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|PC0|A_current_I [10])))))

	.dataa(\CPU_inst|PC0|A_current_I~26_combout ),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datac(\CPU_inst|PC0|A_current_I [10]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~27 .lut_mask = 16'hE2F0;
defparam \CPU_inst|PC0|A_current_I~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N29
dffeas \CPU_inst|PC0|A_current_I[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~27_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [10]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~13 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~13_combout  = (\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (((\CPU_inst|PC0|A_pipe0 [10])))) # (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & (\CPU_inst|PC0|A_current_I [10])) 
// # (!\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|PC0|A_pipe0 [10])))))

	.dataa(\CPU_inst|PC0|A_current_I [10]),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datac(\CPU_inst|PC0|A_pipe0 [10]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~13 .lut_mask = 16'hE2F0;
defparam \CPU_inst|PC0|A_pipe0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N25
dffeas \CPU_inst|PC0|A_pipe0[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~13_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [10]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N0
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~10 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~10_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|PC0|A_pipe0 [10])) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|PC0|A_pipe1 [10])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_pipe0 [10]),
	.datac(\CPU_inst|PC0|A_pipe1 [10]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~10 .lut_mask = 16'hCCF0;
defparam \CPU_inst|PC0|A_pipe1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N1
dffeas \CPU_inst|PC0|A_pipe1[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~10_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [10]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N14
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~4 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~4_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|PC0|A_pipe1 [10])) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|PC0|A_pipe2 [10])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_pipe1 [10]),
	.datac(\CPU_inst|PC0|A_pipe2 [10]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~4 .lut_mask = 16'hCCF0;
defparam \CPU_inst|PC0|A_pipe2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N15
dffeas \CPU_inst|PC0|A_pipe2[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~4_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [10]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N2
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[10]~9 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[10]~9_combout  = (\CPU_inst|CALL2~q  & ((\CPU_inst|reg_file0|a_data[2]~17_combout ))) # (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|A_pipe2 [10]))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|PC0|A_pipe2 [10]),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|a_data[2]~17_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[10]~9 .lut_mask = 16'hEE44;
defparam \CPU_inst|PC0|PC_reg[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneive_io_ibuf \sdram_dq[9]~input (
	.i(sdram_dq[9]),
	.ibar(gnd),
	.o(\sdram_dq[9]~input_o ));
// synopsys translate_off
defparam \sdram_dq[9]~input .bus_hold = "false";
defparam \sdram_dq[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N2
cycloneive_lcell_comb \SDRAM_controller|p1_data0[9]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data0[9]~feeder_combout  = \sdram_dq[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[9]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data0[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[9]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data0[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N3
dffeas \SDRAM_controller|p1_data0[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data0[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[9] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data0[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf \sdram_dq[10]~input (
	.i(sdram_dq[10]),
	.ibar(gnd),
	.o(\sdram_dq[10]~input_o ));
// synopsys translate_off
defparam \sdram_dq[10]~input .bus_hold = "false";
defparam \sdram_dq[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N0
cycloneive_lcell_comb \SDRAM_controller|p1_data0[10]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data0[10]~feeder_combout  = \sdram_dq[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[10]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data0[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[10]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data0[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N1
dffeas \SDRAM_controller|p1_data0[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data0[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[10] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data0[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N15
cycloneive_io_ibuf \sdram_dq[13]~input (
	.i(sdram_dq[13]),
	.ibar(gnd),
	.o(\sdram_dq[13]~input_o ));
// synopsys translate_off
defparam \sdram_dq[13]~input .bus_hold = "false";
defparam \sdram_dq[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N4
cycloneive_lcell_comb \SDRAM_controller|p1_data0[13]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data0[13]~feeder_combout  = \sdram_dq[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[13]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data0[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[13]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data0[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N5
dffeas \SDRAM_controller|p1_data0[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data0[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[13] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data0[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N1
cycloneive_io_ibuf \sdram_dq[14]~input (
	.i(sdram_dq[14]),
	.ibar(gnd),
	.o(\sdram_dq[14]~input_o ));
// synopsys translate_off
defparam \sdram_dq[14]~input .bus_hold = "false";
defparam \sdram_dq[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N26
cycloneive_lcell_comb \SDRAM_controller|p1_data0[14]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data0[14]~feeder_combout  = \sdram_dq[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[14]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data0[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[14]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data0[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N27
dffeas \SDRAM_controller|p1_data0[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data0[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[14] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data0[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N2
cycloneive_lcell_comb \SDRAM_controller|p1_data1[8]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data1[8]~feeder_combout  = \sdram_dq[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[8]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data1[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[8]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data1[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N3
dffeas \SDRAM_controller|p1_data1[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data1[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[8] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N28
cycloneive_lcell_comb \SDRAM_controller|p1_data1[9]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data1[9]~feeder_combout  = \sdram_dq[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[9]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data1[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[9]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data1[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N29
dffeas \SDRAM_controller|p1_data1[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[9] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N4
cycloneive_lcell_comb \SDRAM_controller|p1_data1[10]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data1[10]~feeder_combout  = \sdram_dq[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[10]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data1[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[10]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data1[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N5
dffeas \SDRAM_controller|p1_data1[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data1[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[10] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N22
cycloneive_lcell_comb \SDRAM_controller|p1_data1[13]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data1[13]~feeder_combout  = \sdram_dq[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[13]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data1[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[13]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data1[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N23
dffeas \SDRAM_controller|p1_data1[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data1[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[13] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N6
cycloneive_lcell_comb \SDRAM_controller|p1_data1[14]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data1[14]~feeder_combout  = \sdram_dq[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[14]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data1[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[14]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data1[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N7
dffeas \SDRAM_controller|p1_data1[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data1[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[14] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N8
cycloneive_lcell_comb \SDRAM_controller|p1_data2[8]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data2[8]~feeder_combout  = \sdram_dq[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[8]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data2[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[8]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data2[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N9
dffeas \SDRAM_controller|p1_data2[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data2[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[8] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N6
cycloneive_lcell_comb \SDRAM_controller|p1_data2[9]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data2[9]~feeder_combout  = \sdram_dq[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[9]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data2[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[9]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data2[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N7
dffeas \SDRAM_controller|p1_data2[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data2[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[9] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N22
cycloneive_lcell_comb \SDRAM_controller|p1_data2[10]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data2[10]~feeder_combout  = \sdram_dq[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[10]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data2[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[10]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data2[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N23
dffeas \SDRAM_controller|p1_data2[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data2[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[10] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N10
cycloneive_lcell_comb \SDRAM_controller|p1_data2[13]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data2[13]~feeder_combout  = \sdram_dq[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[13]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data2[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[13]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data2[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N11
dffeas \SDRAM_controller|p1_data2[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data2[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[13] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N10
cycloneive_lcell_comb \SDRAM_controller|p1_data3[8]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data3[8]~feeder_combout  = \sdram_dq[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[8]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[8]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N0
cycloneive_lcell_comb \SDRAM_controller|p1_data3[12]~0 (
// Equation(s):
// \SDRAM_controller|p1_data3[12]~0_combout  = (\SDRAM_controller|state.S_READ_P1_DATA3~q  & !\rst~q )

	.dataa(\SDRAM_controller|state.S_READ_P1_DATA3~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[12]~0 .lut_mask = 16'h00AA;
defparam \SDRAM_controller|p1_data3[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N11
dffeas \SDRAM_controller|p1_data3[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|p1_data3[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[8] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N12
cycloneive_lcell_comb \SDRAM_controller|p1_data3[9]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data3[9]~feeder_combout  = \sdram_dq[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[9]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[9]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N13
dffeas \SDRAM_controller|p1_data3[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|p1_data3[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[9] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N14
cycloneive_lcell_comb \SDRAM_controller|p1_data3[13]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data3[13]~feeder_combout  = \sdram_dq[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[13]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[13]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N15
dffeas \SDRAM_controller|p1_data3[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|p1_data3[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[13] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N20
cycloneive_lcell_comb \SDRAM_controller|p1_data3[14]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data3[14]~feeder_combout  = \sdram_dq[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[14]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[14]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N21
dffeas \SDRAM_controller|p1_data3[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|p1_data3[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[14] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data3[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y5_N0
cycloneive_ram_block \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\SDRAM_controller|ready1~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\SDRAM_controller|p1_data3 [14],\SDRAM_controller|p1_data3 [13],\SDRAM_controller|p1_data3 [9],\SDRAM_controller|p1_data3 [8],\SDRAM_controller|p1_data2 [13],\SDRAM_controller|p1_data2 [10],\SDRAM_controller|p1_data2 [9],\SDRAM_controller|p1_data2 [8],\SDRAM_controller|p1_data1 [14],
\SDRAM_controller|p1_data1 [13],\SDRAM_controller|p1_data1 [10],\SDRAM_controller|p1_data1 [9],\SDRAM_controller|p1_data1 [8],\SDRAM_controller|p1_data0 [14],\SDRAM_controller|p1_data0 [13],\SDRAM_controller|p1_data0 [10],\SDRAM_controller|p1_data0 [9],\SDRAM_controller|p1_data0 [8]}),
	.portaaddr({\p_cache_inst|cache_address[8]~8_combout ,\p_cache_inst|cache_address[7]~7_combout ,\p_cache_inst|cache_address[6]~6_combout ,\p_cache_inst|cache_address[5]~5_combout ,\p_cache_inst|cache_address[4]~4_combout ,\p_cache_inst|cache_address[3]~3_combout ,
\p_cache_inst|cache_address[2]~2_combout ,\p_cache_inst|cache_address[1]~1_combout ,\p_cache_inst|cache_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ALTSYNCRAM";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 9;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 18;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 511;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 512;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 72;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 9;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 18;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N15
cycloneive_io_ibuf \sdram_dq[1]~input (
	.i(sdram_dq[1]),
	.ibar(gnd),
	.o(\sdram_dq[1]~input_o ));
// synopsys translate_off
defparam \sdram_dq[1]~input .bus_hold = "false";
defparam \sdram_dq[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N18
cycloneive_lcell_comb \SDRAM_controller|p1_data0[1]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data0[1]~feeder_combout  = \sdram_dq[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[1]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data0[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[1]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data0[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N19
dffeas \SDRAM_controller|p1_data0[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data0[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data0[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cycloneive_io_ibuf \sdram_dq[2]~input (
	.i(sdram_dq[2]),
	.ibar(gnd),
	.o(\sdram_dq[2]~input_o ));
// synopsys translate_off
defparam \sdram_dq[2]~input .bus_hold = "false";
defparam \sdram_dq[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N10
cycloneive_lcell_comb \SDRAM_controller|p1_data0[2]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data0[2]~feeder_combout  = \sdram_dq[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[2]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data0[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[2]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data0[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N11
dffeas \SDRAM_controller|p1_data0[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data0[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data0[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N22
cycloneive_io_ibuf \sdram_dq[4]~input (
	.i(sdram_dq[4]),
	.ibar(gnd),
	.o(\sdram_dq[4]~input_o ));
// synopsys translate_off
defparam \sdram_dq[4]~input .bus_hold = "false";
defparam \sdram_dq[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N22
cycloneive_lcell_comb \SDRAM_controller|p1_data0[4]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data0[4]~feeder_combout  = \sdram_dq[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data0[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[4]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data0[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N23
dffeas \SDRAM_controller|p1_data0[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data0[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[4] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N20
cycloneive_lcell_comb \SDRAM_controller|p1_data1[0]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data1[0]~feeder_combout  = \sdram_dq[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[0]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[0]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N21
dffeas \SDRAM_controller|p1_data1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N30
cycloneive_lcell_comb \SDRAM_controller|p1_data1[1]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data1[1]~feeder_combout  = \sdram_dq[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[1]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[1]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N31
dffeas \SDRAM_controller|p1_data1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N4
cycloneive_lcell_comb \SDRAM_controller|p1_data1[2]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data1[2]~feeder_combout  = \sdram_dq[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[2]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N5
dffeas \SDRAM_controller|p1_data1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N18
cycloneive_lcell_comb \SDRAM_controller|p1_data1[3]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data1[3]~feeder_combout  = \sdram_dq[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[3]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N19
dffeas \SDRAM_controller|p1_data1[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[3] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N6
cycloneive_lcell_comb \SDRAM_controller|p1_data1[4]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data1[4]~feeder_combout  = \sdram_dq[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[4]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[4]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N7
dffeas \SDRAM_controller|p1_data1[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[4] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N4
cycloneive_lcell_comb \SDRAM_controller|p1_data2[0]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data2[0]~feeder_combout  = \sdram_dq[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[0]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[0]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N5
dffeas \SDRAM_controller|p1_data2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N14
cycloneive_lcell_comb \SDRAM_controller|p1_data2[1]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data2[1]~feeder_combout  = \sdram_dq[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[1]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[1]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N15
dffeas \SDRAM_controller|p1_data2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N18
cycloneive_lcell_comb \SDRAM_controller|p1_data2[2]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data2[2]~feeder_combout  = \sdram_dq[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[2]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[2]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N19
dffeas \SDRAM_controller|p1_data2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N0
cycloneive_lcell_comb \SDRAM_controller|p1_data2[4]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data2[4]~feeder_combout  = \sdram_dq[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[4]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N1
dffeas \SDRAM_controller|p1_data2[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[4] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N26
cycloneive_lcell_comb \SDRAM_controller|p1_data3[0]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data3[0]~feeder_combout  = \sdram_dq[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[0]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[0]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N27
dffeas \SDRAM_controller|p1_data3[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|p1_data3[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N28
cycloneive_lcell_comb \SDRAM_controller|p1_data3[1]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data3[1]~feeder_combout  = \sdram_dq[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[1]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[1]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N29
dffeas \SDRAM_controller|p1_data3[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|p1_data3[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N10
cycloneive_lcell_comb \SDRAM_controller|p1_data3[2]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data3[2]~feeder_combout  = \sdram_dq[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[2]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N11
dffeas \SDRAM_controller|p1_data3[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|p1_data3[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N16
cycloneive_lcell_comb \SDRAM_controller|p1_data3[4]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data3[4]~feeder_combout  = \sdram_dq[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[4]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[4]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N17
dffeas \SDRAM_controller|p1_data3[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|p1_data3[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[4] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N26
cycloneive_lcell_comb \SDRAM_controller|p1_data3[10]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data3[10]~feeder_combout  = \sdram_dq[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[10]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[10]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N27
dffeas \SDRAM_controller|p1_data3[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|p1_data3[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[10] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data3[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y6_N0
cycloneive_ram_block \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\SDRAM_controller|ready1~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\SDRAM_controller|p1_data3 [10],\SDRAM_controller|p1_data3 [4],\SDRAM_controller|p1_data3 [2],\SDRAM_controller|p1_data3 [1],\SDRAM_controller|p1_data3 [0],\SDRAM_controller|p1_data2 [4],\SDRAM_controller|p1_data2 [2],\SDRAM_controller|p1_data2 [1],\SDRAM_controller|p1_data2 [0],
\SDRAM_controller|p1_data1 [4],\SDRAM_controller|p1_data1 [3],\SDRAM_controller|p1_data1 [2],\SDRAM_controller|p1_data1 [1],\SDRAM_controller|p1_data1 [0],\SDRAM_controller|p1_data0 [4],\SDRAM_controller|p1_data0 [2],\SDRAM_controller|p1_data0 [1],\SDRAM_controller|p1_data0 [0]}),
	.portaaddr({\p_cache_inst|cache_address[8]~8_combout ,\p_cache_inst|cache_address[7]~7_combout ,\p_cache_inst|cache_address[6]~6_combout ,\p_cache_inst|cache_address[5]~5_combout ,\p_cache_inst|cache_address[4]~4_combout ,\p_cache_inst|cache_address[3]~3_combout ,
\p_cache_inst|cache_address[2]~2_combout ,\p_cache_inst|cache_address[1]~1_combout ,\p_cache_inst|cache_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ALTSYNCRAM";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 72;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N16
cycloneive_lcell_comb \p_cache_inst|Mux5~0 (
// Equation(s):
// \p_cache_inst|Mux5~0_combout  = (\p_cache_inst|word_address [0] & (\p_cache_inst|word_address [1])) # (!\p_cache_inst|word_address [0] & ((\p_cache_inst|word_address [1] & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [42]))) # 
// (!\p_cache_inst|word_address [1] & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [10]))))

	.dataa(\p_cache_inst|word_address [0]),
	.datab(\p_cache_inst|word_address [1]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [42]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux5~0 .lut_mask = 16'hDC98;
defparam \p_cache_inst|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N8
cycloneive_lcell_comb \p_cache_inst|Mux5~1 (
// Equation(s):
// \p_cache_inst|Mux5~1_combout  = (\p_cache_inst|word_address [0] & ((\p_cache_inst|Mux5~0_combout  & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [58]))) # (!\p_cache_inst|Mux5~0_combout  & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [26])))) # (!\p_cache_inst|word_address [0] & (((\p_cache_inst|Mux5~0_combout ))))

	.dataa(\p_cache_inst|word_address [0]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [26]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [58]),
	.datad(\p_cache_inst|Mux5~0_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux5~1 .lut_mask = 16'hF588;
defparam \p_cache_inst|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N20
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~8 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~8_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (\p_cache_inst|Mux5~1_combout  & (\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout  & !\CPU_inst|PC0|stack_pop~1_combout )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datab(\p_cache_inst|Mux5~1_combout ),
	.datac(\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout ),
	.datad(\CPU_inst|PC0|stack_pop~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~8 .lut_mask = 16'h0040;
defparam \CPU_inst|decode_unit0|I_alternate~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N8
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~1 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~1_combout  = ((\CPU_inst|hazard_unit0|decoder_flush~2_combout ) # ((!\CPU_inst|decode_unit0|prev_hazard~q  & !\CPU_inst|hazard_unit0|hazard~13_combout ))) # (!\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout )

	.dataa(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datab(\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout ),
	.datac(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~1 .lut_mask = 16'hF3F7;
defparam \CPU_inst|decode_unit0|I_alternate~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N21
dffeas \CPU_inst|decode_unit0|I_alternate[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[10] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N9
dffeas \CPU_inst|PC0|A_next_I[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[15] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N2
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~3 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~3_combout  = (\CPU_inst|PC0|always1~0_combout  & (\CPU_inst|PC0|PC_reg [15])) # (!\CPU_inst|PC0|always1~0_combout  & ((\CPU_inst|PC0|A_next_I [15])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [15]),
	.datac(\CPU_inst|PC0|A_next_I [15]),
	.datad(\CPU_inst|PC0|always1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~3 .lut_mask = 16'hCCF0;
defparam \CPU_inst|PC0|A_current_I_alternate~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N3
dffeas \CPU_inst|PC0|A_current_I_alternate[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~3_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[15] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N8
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~4 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~4_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [15]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [15]))

	.dataa(\CPU_inst|PC0|prev_hazard~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_next_I [15]),
	.datad(\CPU_inst|PC0|A_current_I_alternate [15]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~4 .lut_mask = 16'hFA50;
defparam \CPU_inst|PC0|A_current_I~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N0
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~5 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~5_combout  = (\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (((\CPU_inst|PC0|A_current_I [15])))) # (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & 
// (\CPU_inst|PC0|A_current_I~4_combout )) # (!\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|PC0|A_current_I [15])))))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datab(\CPU_inst|PC0|A_current_I~4_combout ),
	.datac(\CPU_inst|PC0|A_current_I [15]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~5 .lut_mask = 16'hE4F0;
defparam \CPU_inst|PC0|A_current_I~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N1
dffeas \CPU_inst|PC0|A_current_I[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~5_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [15]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[15] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N28
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~2 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~2_combout  = (\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (((\CPU_inst|PC0|A_pipe0 [15])))) # (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & (\CPU_inst|PC0|A_current_I [15])) # 
// (!\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|PC0|A_pipe0 [15])))))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datab(\CPU_inst|PC0|A_current_I [15]),
	.datac(\CPU_inst|PC0|A_pipe0 [15]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~2 .lut_mask = 16'hE4F0;
defparam \CPU_inst|PC0|A_pipe0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N29
dffeas \CPU_inst|PC0|A_pipe0[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~2_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [15]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[15] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N20
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~13 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~13_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|PC0|A_pipe0 [15])) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|PC0|A_pipe1 [15])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_pipe0 [15]),
	.datac(\CPU_inst|PC0|A_pipe1 [15]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~13 .lut_mask = 16'hCCF0;
defparam \CPU_inst|PC0|A_pipe1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N21
dffeas \CPU_inst|PC0|A_pipe1[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~13_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [15]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[15] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N14
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~7 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~7_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|PC0|A_pipe1 [15])) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|PC0|A_pipe2 [15])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_pipe1 [15]),
	.datac(\CPU_inst|PC0|A_pipe2 [15]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~7 .lut_mask = 16'hCCF0;
defparam \CPU_inst|PC0|A_pipe2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N15
dffeas \CPU_inst|PC0|A_pipe2[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~7_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [15]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[15] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N26
cycloneive_lcell_comb \CPU_inst|decode_unit0|dest_waddr_reg~4 (
// Equation(s):
// \CPU_inst|decode_unit0|dest_waddr_reg~4_combout  = (\CPU_inst|decode_unit0|I_reg [15] & ((\CPU_inst|decode_unit0|I_reg [14] & (\CPU_inst|decode_unit0|I_reg [9])) # (!\CPU_inst|decode_unit0|I_reg [14] & ((\CPU_inst|decode_unit0|I_reg [1]))))) # 
// (!\CPU_inst|decode_unit0|I_reg [15] & (((\CPU_inst|decode_unit0|I_reg [1]))))

	.dataa(\CPU_inst|decode_unit0|I_reg [15]),
	.datab(\CPU_inst|decode_unit0|I_reg [9]),
	.datac(\CPU_inst|decode_unit0|I_reg [14]),
	.datad(\CPU_inst|decode_unit0|I_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|dest_waddr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg~4 .lut_mask = 16'hDF80;
defparam \CPU_inst|decode_unit0|dest_waddr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N27
dffeas \CPU_inst|decode_unit0|dest_waddr_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|dest_waddr_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|dest_waddr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|dest_waddr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N4
cycloneive_lcell_comb \CPU_inst|dest_waddr1[1]~feeder (
// Equation(s):
// \CPU_inst|dest_waddr1[1]~feeder_combout  = \CPU_inst|decode_unit0|dest_waddr_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|dest_waddr_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|dest_waddr1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|dest_waddr1[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|dest_waddr1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N5
dffeas \CPU_inst|dest_waddr1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|dest_waddr1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr1[1] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneive_lcell_comb \CPU_inst|dest_waddr2[1]~feeder (
// Equation(s):
// \CPU_inst|dest_waddr2[1]~feeder_combout  = \CPU_inst|dest_waddr1 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr1 [1]),
	.cin(gnd),
	.combout(\CPU_inst|dest_waddr2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|dest_waddr2[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|dest_waddr2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N13
dffeas \CPU_inst|dest_waddr2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|dest_waddr2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr2[1] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneive_lcell_comb \CPU_inst|dest_waddr3[1]~feeder (
// Equation(s):
// \CPU_inst|dest_waddr3[1]~feeder_combout  = \CPU_inst|dest_waddr2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr2 [1]),
	.cin(gnd),
	.combout(\CPU_inst|dest_waddr3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|dest_waddr3[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|dest_waddr3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N29
dffeas \CPU_inst|dest_waddr3[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|dest_waddr3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr3[1] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cycloneive_lcell_comb \CPU_inst|dest_waddr4[1]~feeder (
// Equation(s):
// \CPU_inst|dest_waddr4[1]~feeder_combout  = \CPU_inst|dest_waddr3 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr3 [1]),
	.cin(gnd),
	.combout(\CPU_inst|dest_waddr4[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|dest_waddr4[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|dest_waddr4[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N31
dffeas \CPU_inst|dest_waddr4[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|dest_waddr4[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr4[1] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|Decoder1~0 (
// Equation(s):
// \CPU_inst|decode_unit0|Decoder1~0_combout  = (\CPU_inst|decode_unit0|I_reg [15] & (!\CPU_inst|decode_unit0|I_reg [14] & \CPU_inst|decode_unit0|I_reg [13]))

	.dataa(\CPU_inst|decode_unit0|I_reg [15]),
	.datab(\CPU_inst|decode_unit0|I_reg [14]),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [13]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Decoder1~0 .lut_mask = 16'h2200;
defparam \CPU_inst|decode_unit0|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N16
cycloneive_lcell_comb \CPU_inst|decode_unit0|src_raddr_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|src_raddr_reg~1_combout  = (\CPU_inst|decode_unit0|I_reg [8] & (((!\CPU_inst|decode_unit0|Decoder1~0_combout ) # (!\CPU_inst|decode_unit0|I_reg [10])) # (!\CPU_inst|decode_unit0|I_reg [9])))

	.dataa(\CPU_inst|decode_unit0|I_reg [9]),
	.datab(\CPU_inst|decode_unit0|I_reg [10]),
	.datac(\CPU_inst|decode_unit0|I_reg [8]),
	.datad(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|src_raddr_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|src_raddr_reg~1 .lut_mask = 16'h70F0;
defparam \CPU_inst|decode_unit0|src_raddr_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N17
dffeas \CPU_inst|decode_unit0|src_raddr_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|src_raddr_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|src_raddr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|src_raddr_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|src_raddr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N30
cycloneive_lcell_comb \CPU_inst|src_raddr1[0]~feeder (
// Equation(s):
// \CPU_inst|src_raddr1[0]~feeder_combout  = \CPU_inst|decode_unit0|src_raddr_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|src_raddr_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|src_raddr1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|src_raddr1[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|src_raddr1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N31
dffeas \CPU_inst|src_raddr1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|src_raddr1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|src_raddr1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|src_raddr1[0] .is_wysiwyg = "true";
defparam \CPU_inst|src_raddr1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N14
cycloneive_lcell_comb \CPU_inst|reg_file0|prev_a_address[0]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|prev_a_address[0]~feeder_combout  = \CPU_inst|src_raddr1 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|src_raddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|prev_a_address[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_a_address[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|prev_a_address[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N15
dffeas \CPU_inst|reg_file0|prev_a_address[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|prev_a_address[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_a_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_a_address[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_a_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N28
cycloneive_lcell_comb \CPU_inst|decode_unit0|src_raddr_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|src_raddr_reg~0_combout  = (\CPU_inst|decode_unit0|I_reg [9] & (((!\CPU_inst|decode_unit0|Decoder1~0_combout ) # (!\CPU_inst|decode_unit0|I_reg [8])) # (!\CPU_inst|decode_unit0|I_reg [10])))

	.dataa(\CPU_inst|decode_unit0|I_reg [9]),
	.datab(\CPU_inst|decode_unit0|I_reg [10]),
	.datac(\CPU_inst|decode_unit0|I_reg [8]),
	.datad(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|src_raddr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|src_raddr_reg~0 .lut_mask = 16'h2AAA;
defparam \CPU_inst|decode_unit0|src_raddr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N29
dffeas \CPU_inst|decode_unit0|src_raddr_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|src_raddr_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|src_raddr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|src_raddr_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|src_raddr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N12
cycloneive_lcell_comb \CPU_inst|src_raddr1[1]~feeder (
// Equation(s):
// \CPU_inst|src_raddr1[1]~feeder_combout  = \CPU_inst|decode_unit0|src_raddr_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|src_raddr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|src_raddr1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|src_raddr1[1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|src_raddr1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N13
dffeas \CPU_inst|src_raddr1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|src_raddr1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|src_raddr1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|src_raddr1[1] .is_wysiwyg = "true";
defparam \CPU_inst|src_raddr1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N6
cycloneive_lcell_comb \CPU_inst|reg_file0|prev_a_address[1]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|prev_a_address[1]~feeder_combout  = \CPU_inst|src_raddr1 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|src_raddr1 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|prev_a_address[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_a_address[1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|reg_file0|prev_a_address[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N7
dffeas \CPU_inst|reg_file0|prev_a_address[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|prev_a_address[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_a_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_a_address[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_a_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N8
cycloneive_lcell_comb \CPU_inst|reg_file0|a_forward0~0 (
// Equation(s):
// \CPU_inst|reg_file0|a_forward0~0_combout  = (\CPU_inst|dest_waddr4 [1] & (\CPU_inst|reg_file0|prev_a_address [1] & (\CPU_inst|dest_waddr4 [0] $ (!\CPU_inst|reg_file0|prev_a_address [0])))) # (!\CPU_inst|dest_waddr4 [1] & 
// (!\CPU_inst|reg_file0|prev_a_address [1] & (\CPU_inst|dest_waddr4 [0] $ (!\CPU_inst|reg_file0|prev_a_address [0]))))

	.dataa(\CPU_inst|dest_waddr4 [1]),
	.datab(\CPU_inst|dest_waddr4 [0]),
	.datac(\CPU_inst|reg_file0|prev_a_address [0]),
	.datad(\CPU_inst|reg_file0|prev_a_address [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_forward0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_forward0~0 .lut_mask = 16'h8241;
defparam \CPU_inst|reg_file0|a_forward0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N8
cycloneive_lcell_comb \CPU_inst|decode_unit0|WideAnd0~0 (
// Equation(s):
// \CPU_inst|decode_unit0|WideAnd0~0_combout  = (\CPU_inst|decode_unit0|I_reg [10] & \CPU_inst|decode_unit0|I_reg [9])

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [10]),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [9]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|WideAnd0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|WideAnd0~0 .lut_mask = 16'hCC00;
defparam \CPU_inst|decode_unit0|WideAnd0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|src_raddr_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|src_raddr_reg~2_combout  = (\CPU_inst|decode_unit0|I_reg [11] & (((!\CPU_inst|decode_unit0|Decoder1~0_combout ) # (!\CPU_inst|decode_unit0|WideAnd0~0_combout )) # (!\CPU_inst|decode_unit0|I_reg [8])))

	.dataa(\CPU_inst|decode_unit0|I_reg [8]),
	.datab(\CPU_inst|decode_unit0|WideAnd0~0_combout ),
	.datac(\CPU_inst|decode_unit0|I_reg [11]),
	.datad(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|src_raddr_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|src_raddr_reg~2 .lut_mask = 16'h70F0;
defparam \CPU_inst|decode_unit0|src_raddr_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N13
dffeas \CPU_inst|decode_unit0|src_raddr_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|src_raddr_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|src_raddr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|src_raddr_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|src_raddr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
cycloneive_lcell_comb \CPU_inst|src_raddr1[3]~feeder (
// Equation(s):
// \CPU_inst|src_raddr1[3]~feeder_combout  = \CPU_inst|decode_unit0|src_raddr_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|src_raddr_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|src_raddr1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|src_raddr1[3]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|src_raddr1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N5
dffeas \CPU_inst|src_raddr1[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|src_raddr1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|src_raddr1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|src_raddr1[3] .is_wysiwyg = "true";
defparam \CPU_inst|src_raddr1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N17
dffeas \CPU_inst|reg_file0|prev_a_address[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|src_raddr1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_a_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_a_address[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_a_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N18
cycloneive_lcell_comb \CPU_inst|decode_unit0|dest_waddr_reg~5 (
// Equation(s):
// \CPU_inst|decode_unit0|dest_waddr_reg~5_combout  = (\CPU_inst|decode_unit0|I_reg [15] & ((\CPU_inst|decode_unit0|I_reg [14] & (\CPU_inst|decode_unit0|I_reg [10])) # (!\CPU_inst|decode_unit0|I_reg [14] & ((\CPU_inst|decode_unit0|I_reg [2]))))) # 
// (!\CPU_inst|decode_unit0|I_reg [15] & (((\CPU_inst|decode_unit0|I_reg [2]))))

	.dataa(\CPU_inst|decode_unit0|I_reg [15]),
	.datab(\CPU_inst|decode_unit0|I_reg [10]),
	.datac(\CPU_inst|decode_unit0|I_reg [2]),
	.datad(\CPU_inst|decode_unit0|I_reg [14]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|dest_waddr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg~5 .lut_mask = 16'hD8F0;
defparam \CPU_inst|decode_unit0|dest_waddr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N19
dffeas \CPU_inst|decode_unit0|dest_waddr_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|dest_waddr_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|dest_waddr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|dest_waddr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N22
cycloneive_lcell_comb \CPU_inst|dest_waddr1[2]~feeder (
// Equation(s):
// \CPU_inst|dest_waddr1[2]~feeder_combout  = \CPU_inst|decode_unit0|dest_waddr_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|dest_waddr_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|dest_waddr1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|dest_waddr1[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|dest_waddr1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N23
dffeas \CPU_inst|dest_waddr1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|dest_waddr1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr1[2] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
cycloneive_lcell_comb \CPU_inst|dest_waddr2[2]~feeder (
// Equation(s):
// \CPU_inst|dest_waddr2[2]~feeder_combout  = \CPU_inst|dest_waddr1 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr1 [2]),
	.cin(gnd),
	.combout(\CPU_inst|dest_waddr2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|dest_waddr2[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|dest_waddr2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N29
dffeas \CPU_inst|dest_waddr2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|dest_waddr2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr2[2] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
cycloneive_lcell_comb \CPU_inst|dest_waddr3[2]~feeder (
// Equation(s):
// \CPU_inst|dest_waddr3[2]~feeder_combout  = \CPU_inst|dest_waddr2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr2 [2]),
	.cin(gnd),
	.combout(\CPU_inst|dest_waddr3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|dest_waddr3[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|dest_waddr3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N21
dffeas \CPU_inst|dest_waddr3[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|dest_waddr3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr3[2] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
cycloneive_lcell_comb \CPU_inst|dest_waddr4[2]~feeder (
// Equation(s):
// \CPU_inst|dest_waddr4[2]~feeder_combout  = \CPU_inst|dest_waddr3 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr3 [2]),
	.cin(gnd),
	.combout(\CPU_inst|dest_waddr4[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|dest_waddr4[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|dest_waddr4[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N25
dffeas \CPU_inst|dest_waddr4[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|dest_waddr4[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr4[2] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N16
cycloneive_lcell_comb \CPU_inst|reg_file0|a_forward0~1 (
// Equation(s):
// \CPU_inst|reg_file0|a_forward0~1_combout  = (\CPU_inst|reg_file0|prev_a_address [2] & (\CPU_inst|dest_waddr4 [2] & (\CPU_inst|dest_waddr4 [3] $ (!\CPU_inst|reg_file0|prev_a_address [3])))) # (!\CPU_inst|reg_file0|prev_a_address [2] & 
// (!\CPU_inst|dest_waddr4 [2] & (\CPU_inst|dest_waddr4 [3] $ (!\CPU_inst|reg_file0|prev_a_address [3]))))

	.dataa(\CPU_inst|reg_file0|prev_a_address [2]),
	.datab(\CPU_inst|dest_waddr4 [3]),
	.datac(\CPU_inst|reg_file0|prev_a_address [3]),
	.datad(\CPU_inst|dest_waddr4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_forward0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_forward0~1 .lut_mask = 16'h8241;
defparam \CPU_inst|reg_file0|a_forward0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
cycloneive_lcell_comb \CPU_inst|reg_file0|a_forward0~2 (
// Equation(s):
// \CPU_inst|reg_file0|a_forward0~2_combout  = (\CPU_inst|regf_wren4~q  & (\CPU_inst|reg_file0|a_forward0~0_combout  & \CPU_inst|reg_file0|a_forward0~1_combout ))

	.dataa(\CPU_inst|regf_wren4~q ),
	.datab(\CPU_inst|reg_file0|a_forward0~0_combout ),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|a_forward0~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_forward0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_forward0~2 .lut_mask = 16'h8800;
defparam \CPU_inst|reg_file0|a_forward0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N19
dffeas \CPU_inst|reg_file0|prev_wren (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|regf_wren4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_wren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_wren .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_wren .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N25
dffeas \CPU_inst|reg_file0|prev_w_data[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_w_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_data[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_w_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N12
cycloneive_lcell_comb \CPU_inst|reg_file0|prev_w_address[0]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|prev_w_address[0]~feeder_combout  = \CPU_inst|dest_waddr4 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|prev_w_address[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_address[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|prev_w_address[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N13
dffeas \CPU_inst|reg_file0|prev_w_address[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|prev_w_address[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_w_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_address[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_w_address[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N11
dffeas \CPU_inst|reg_file0|prev_w_address[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|dest_waddr4 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_w_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_address[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_w_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|a_forward1~0 (
// Equation(s):
// \CPU_inst|reg_file0|a_forward1~0_combout  = (\CPU_inst|reg_file0|prev_w_address [0] & (\CPU_inst|reg_file0|prev_a_address [0] & (\CPU_inst|reg_file0|prev_w_address [1] $ (!\CPU_inst|reg_file0|prev_a_address [1])))) # (!\CPU_inst|reg_file0|prev_w_address 
// [0] & (!\CPU_inst|reg_file0|prev_a_address [0] & (\CPU_inst|reg_file0|prev_w_address [1] $ (!\CPU_inst|reg_file0|prev_a_address [1]))))

	.dataa(\CPU_inst|reg_file0|prev_w_address [0]),
	.datab(\CPU_inst|reg_file0|prev_a_address [0]),
	.datac(\CPU_inst|reg_file0|prev_w_address [1]),
	.datad(\CPU_inst|reg_file0|prev_a_address [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_forward1~0 .lut_mask = 16'h9009;
defparam \CPU_inst|reg_file0|a_forward1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[7]~0 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[7]~0_combout  = (\CPU_inst|reg_file0|a_forward1~1_combout  & (\CPU_inst|reg_file0|prev_wren~q  & (\CPU_inst|reg_file0|prev_w_data [7] & \CPU_inst|reg_file0|a_forward1~0_combout )))

	.dataa(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.datab(\CPU_inst|reg_file0|prev_wren~q ),
	.datac(\CPU_inst|reg_file0|prev_w_data [7]),
	.datad(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[7]~0 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|a_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~6 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~6_combout  = (\CPU_inst|regf_wren4~q  & (\CPU_inst|dest_waddr4 [3] & !\CPU_inst|dest_waddr4 [2]))

	.dataa(\CPU_inst|regf_wren4~q ),
	.datab(gnd),
	.datac(\CPU_inst|dest_waddr4 [3]),
	.datad(\CPU_inst|dest_waddr4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~6 .lut_mask = 16'h00A0;
defparam \CPU_inst|reg_file0|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N20
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~8 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~8_combout  = (\CPU_inst|dest_waddr4 [0] & (!\CPU_inst|dest_waddr4 [1] & (\CPU_inst|reg_file0|Decoder0~6_combout  & \CPU_inst|hazard_unit0|data_hazard~combout )))

	.dataa(\CPU_inst|dest_waddr4 [0]),
	.datab(\CPU_inst|dest_waddr4 [1]),
	.datac(\CPU_inst|reg_file0|Decoder0~6_combout ),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~8 .lut_mask = 16'h2000;
defparam \CPU_inst|reg_file0|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N1
dffeas \CPU_inst|reg_file0|r11[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r11 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r11[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r11[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~7 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~7_combout  = (\CPU_inst|dest_waddr4 [1] & (\CPU_inst|dest_waddr4 [0] & (\CPU_inst|reg_file0|Decoder0~6_combout  & \CPU_inst|hazard_unit0|data_hazard~combout )))

	.dataa(\CPU_inst|dest_waddr4 [1]),
	.datab(\CPU_inst|dest_waddr4 [0]),
	.datac(\CPU_inst|reg_file0|Decoder0~6_combout ),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~7 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N11
dffeas \CPU_inst|reg_file0|r13[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r13 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r13[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r13[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux0~0 (
// Equation(s):
// \CPU_inst|reg_file0|Mux0~0_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|r13 [7]))) # (!\CPU_inst|src_raddr1 [1] & (\CPU_inst|reg_file0|r11 [7]))

	.dataa(gnd),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r11 [7]),
	.datad(\CPU_inst|reg_file0|r13 [7]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux0~0 .lut_mask = 16'hFC30;
defparam \CPU_inst|reg_file0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N18
cycloneive_lcell_comb \CPU_inst|reg_file0|r12[7]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|r12[7]~feeder_combout  = \CPU_inst|ALU0|alu_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [7]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|r12[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[7]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|r12[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~9 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~9_combout  = (\CPU_inst|dest_waddr4 [3] & (\CPU_inst|regf_wren4~q  & !\CPU_inst|dest_waddr4 [0]))

	.dataa(\CPU_inst|dest_waddr4 [3]),
	.datab(\CPU_inst|regf_wren4~q ),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~9 .lut_mask = 16'h0088;
defparam \CPU_inst|reg_file0|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N4
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~10 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~10_combout  = (\CPU_inst|reg_file0|Decoder0~9_combout  & (\CPU_inst|dest_waddr4 [1] & (!\CPU_inst|dest_waddr4 [2] & \CPU_inst|hazard_unit0|data_hazard~combout )))

	.dataa(\CPU_inst|reg_file0|Decoder0~9_combout ),
	.datab(\CPU_inst|dest_waddr4 [1]),
	.datac(\CPU_inst|dest_waddr4 [2]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~10 .lut_mask = 16'h0800;
defparam \CPU_inst|reg_file0|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N19
dffeas \CPU_inst|reg_file0|r12[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|r12[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r12 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r12[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux0~1 (
// Equation(s):
// \CPU_inst|reg_file0|Mux0~1_combout  = (\CPU_inst|src_raddr1 [0] & (((\CPU_inst|reg_file0|Mux0~0_combout )))) # (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|r12 [7]))))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|reg_file0|Mux0~0_combout ),
	.datac(\CPU_inst|src_raddr1 [0]),
	.datad(\CPU_inst|reg_file0|r12 [7]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux0~1 .lut_mask = 16'hCAC0;
defparam \CPU_inst|reg_file0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~2 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~2_combout  = (\CPU_inst|dest_waddr4 [3] & (\CPU_inst|regf_wren4~q  & \CPU_inst|dest_waddr4 [1]))

	.dataa(\CPU_inst|dest_waddr4 [3]),
	.datab(\CPU_inst|regf_wren4~q ),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr4 [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~2 .lut_mask = 16'h8800;
defparam \CPU_inst|reg_file0|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N6
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~3 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~3_combout  = (\CPU_inst|reg_file0|Decoder0~2_combout  & (\CPU_inst|dest_waddr4 [0] & (\CPU_inst|dest_waddr4 [2] & \CPU_inst|hazard_unit0|data_hazard~combout )))

	.dataa(\CPU_inst|reg_file0|Decoder0~2_combout ),
	.datab(\CPU_inst|dest_waddr4 [0]),
	.datac(\CPU_inst|dest_waddr4 [2]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~3 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N25
dffeas \CPU_inst|reg_file0|ivr_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivr_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~24 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~24_combout  = (\CPU_inst|reg_file0|Decoder0~9_combout  & (!\CPU_inst|dest_waddr4 [1] & (\CPU_inst|dest_waddr4 [2] & \CPU_inst|hazard_unit0|data_hazard~combout )))

	.dataa(\CPU_inst|reg_file0|Decoder0~9_combout ),
	.datab(\CPU_inst|dest_waddr4 [1]),
	.datac(\CPU_inst|dest_waddr4 [2]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~24 .lut_mask = 16'h2000;
defparam \CPU_inst|reg_file0|Decoder0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N23
dffeas \CPU_inst|reg_file0|r14[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r14 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r14[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r14[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~22 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~22_combout  = (\CPU_inst|dest_waddr4 [2] & (\CPU_inst|regf_wren4~q  & \CPU_inst|dest_waddr4 [3]))

	.dataa(\CPU_inst|dest_waddr4 [2]),
	.datab(\CPU_inst|regf_wren4~q ),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr4 [3]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~22 .lut_mask = 16'h8800;
defparam \CPU_inst|reg_file0|Decoder0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~23 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~23_combout  = (\CPU_inst|reg_file0|Decoder0~22_combout  & (!\CPU_inst|dest_waddr4 [1] & (\CPU_inst|dest_waddr4 [0] & \CPU_inst|hazard_unit0|data_hazard~combout )))

	.dataa(\CPU_inst|reg_file0|Decoder0~22_combout ),
	.datab(\CPU_inst|dest_waddr4 [1]),
	.datac(\CPU_inst|dest_waddr4 [0]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~23 .lut_mask = 16'h2000;
defparam \CPU_inst|reg_file0|Decoder0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N21
dffeas \CPU_inst|reg_file0|r15[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r15 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r15[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r15[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux0~7 (
// Equation(s):
// \CPU_inst|reg_file0|Mux0~7_combout  = (\CPU_inst|src_raddr1 [0] & ((\CPU_inst|src_raddr1 [1]) # ((\CPU_inst|reg_file0|r15 [7])))) # (!\CPU_inst|src_raddr1 [0] & (!\CPU_inst|src_raddr1 [1] & (\CPU_inst|reg_file0|r14 [7])))

	.dataa(\CPU_inst|src_raddr1 [0]),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r14 [7]),
	.datad(\CPU_inst|reg_file0|r15 [7]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux0~7 .lut_mask = 16'hBA98;
defparam \CPU_inst|reg_file0|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~21 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~21_combout  = (\CPU_inst|reg_file0|Decoder0~9_combout  & (\CPU_inst|dest_waddr4 [2] & (\CPU_inst|hazard_unit0|data_hazard~combout  & \CPU_inst|dest_waddr4 [1])))

	.dataa(\CPU_inst|reg_file0|Decoder0~9_combout ),
	.datab(\CPU_inst|dest_waddr4 [2]),
	.datac(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.datad(\CPU_inst|dest_waddr4 [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~21 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N17
dffeas \CPU_inst|reg_file0|r16[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r16 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r16[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r16[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux0~8 (
// Equation(s):
// \CPU_inst|reg_file0|Mux0~8_combout  = (\CPU_inst|reg_file0|Mux0~7_combout  & ((\CPU_inst|reg_file0|ivr_reg [7]) # ((!\CPU_inst|src_raddr1 [1])))) # (!\CPU_inst|reg_file0|Mux0~7_combout  & (((\CPU_inst|reg_file0|r16 [7] & \CPU_inst|src_raddr1 [1]))))

	.dataa(\CPU_inst|reg_file0|ivr_reg [7]),
	.datab(\CPU_inst|reg_file0|Mux0~7_combout ),
	.datac(\CPU_inst|reg_file0|r16 [7]),
	.datad(\CPU_inst|src_raddr1 [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux0~8 .lut_mask = 16'hB8CC;
defparam \CPU_inst|reg_file0|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~15 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~15_combout  = (\CPU_inst|reg_file0|Decoder0~4_combout  & (\CPU_inst|dest_waddr4 [2] & (!\CPU_inst|dest_waddr4 [3] & \CPU_inst|hazard_unit0|data_hazard~combout )))

	.dataa(\CPU_inst|reg_file0|Decoder0~4_combout ),
	.datab(\CPU_inst|dest_waddr4 [2]),
	.datac(\CPU_inst|dest_waddr4 [3]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~15 .lut_mask = 16'h0800;
defparam \CPU_inst|reg_file0|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N13
dffeas \CPU_inst|reg_file0|r4[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r4[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r4[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N8
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~13 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~13_combout  = (\CPU_inst|regf_wren4~q  & (!\CPU_inst|dest_waddr4 [0] & !\CPU_inst|dest_waddr4 [3]))

	.dataa(\CPU_inst|regf_wren4~q ),
	.datab(\CPU_inst|dest_waddr4 [0]),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr4 [3]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~13 .lut_mask = 16'h0022;
defparam \CPU_inst|reg_file0|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~14 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~14_combout  = (\CPU_inst|dest_waddr4 [1] & (\CPU_inst|reg_file0|Decoder0~13_combout  & (\CPU_inst|hazard_unit0|data_hazard~combout  & \CPU_inst|dest_waddr4 [2])))

	.dataa(\CPU_inst|dest_waddr4 [1]),
	.datab(\CPU_inst|reg_file0|Decoder0~13_combout ),
	.datac(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.datad(\CPU_inst|dest_waddr4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~14 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N9
dffeas \CPU_inst|reg_file0|r6[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r6 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r6[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N12
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux0~2 (
// Equation(s):
// \CPU_inst|reg_file0|Mux0~2_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0]) # ((\CPU_inst|reg_file0|r6 [7])))) # (!\CPU_inst|src_raddr1 [1] & (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r4 [7])))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r4 [7]),
	.datad(\CPU_inst|reg_file0|r6 [7]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux0~2 .lut_mask = 16'hBA98;
defparam \CPU_inst|reg_file0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~11 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~11_combout  = (\CPU_inst|regf_wren4~q  & (\CPU_inst|dest_waddr4 [0] & !\CPU_inst|dest_waddr4 [3]))

	.dataa(\CPU_inst|regf_wren4~q ),
	.datab(\CPU_inst|dest_waddr4 [0]),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr4 [3]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~11 .lut_mask = 16'h0088;
defparam \CPU_inst|reg_file0|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N26
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~12 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~12_combout  = (!\CPU_inst|dest_waddr4 [1] & (\CPU_inst|dest_waddr4 [2] & (\CPU_inst|reg_file0|Decoder0~11_combout  & \CPU_inst|hazard_unit0|data_hazard~combout )))

	.dataa(\CPU_inst|dest_waddr4 [1]),
	.datab(\CPU_inst|dest_waddr4 [2]),
	.datac(\CPU_inst|reg_file0|Decoder0~11_combout ),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~12 .lut_mask = 16'h4000;
defparam \CPU_inst|reg_file0|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N31
dffeas \CPU_inst|reg_file0|r5[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r5 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r5[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r5[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N30
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux0~3 (
// Equation(s):
// \CPU_inst|reg_file0|Mux0~3_combout  = (\CPU_inst|reg_file0|Mux0~2_combout  & (((\CPU_inst|reg_file0|ivl_reg [7])) # (!\CPU_inst|src_raddr1 [0]))) # (!\CPU_inst|reg_file0|Mux0~2_combout  & (\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r5 [7])))

	.dataa(\CPU_inst|reg_file0|Mux0~2_combout ),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r5 [7]),
	.datad(\CPU_inst|reg_file0|ivl_reg [7]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux0~3 .lut_mask = 16'hEA62;
defparam \CPU_inst|reg_file0|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N0
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~16 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~16_combout  = (\CPU_inst|dest_waddr4 [1] & (\CPU_inst|reg_file0|Decoder0~13_combout  & (\CPU_inst|hazard_unit0|data_hazard~combout  & !\CPU_inst|dest_waddr4 [2])))

	.dataa(\CPU_inst|dest_waddr4 [1]),
	.datab(\CPU_inst|reg_file0|Decoder0~13_combout ),
	.datac(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.datad(\CPU_inst|dest_waddr4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~16 .lut_mask = 16'h0080;
defparam \CPU_inst|reg_file0|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N27
dffeas \CPU_inst|reg_file0|r2[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r2[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N4
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~19 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~19_combout  = (!\CPU_inst|dest_waddr4 [2] & (\CPU_inst|dest_waddr4 [0] & !\CPU_inst|dest_waddr4 [3]))

	.dataa(\CPU_inst|dest_waddr4 [2]),
	.datab(\CPU_inst|dest_waddr4 [0]),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr4 [3]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~19 .lut_mask = 16'h0044;
defparam \CPU_inst|reg_file0|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N2
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~20 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~20_combout  = (\CPU_inst|dest_waddr4 [1] & (\CPU_inst|regf_wren4~q  & (\CPU_inst|reg_file0|Decoder0~19_combout  & \CPU_inst|hazard_unit0|data_hazard~combout )))

	.dataa(\CPU_inst|dest_waddr4 [1]),
	.datab(\CPU_inst|regf_wren4~q ),
	.datac(\CPU_inst|reg_file0|Decoder0~19_combout ),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~20 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N11
dffeas \CPU_inst|reg_file0|r3[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r3[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N11
dffeas \CPU_inst|reg_file0|aux[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|aux [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|aux[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|aux[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N2
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~17 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~17_combout  = (\CPU_inst|dest_waddr4 [0] & (!\CPU_inst|dest_waddr4 [1] & !\CPU_inst|dest_waddr4 [3]))

	.dataa(gnd),
	.datab(\CPU_inst|dest_waddr4 [0]),
	.datac(\CPU_inst|dest_waddr4 [1]),
	.datad(\CPU_inst|dest_waddr4 [3]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~17 .lut_mask = 16'h000C;
defparam \CPU_inst|reg_file0|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N6
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~18 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~18_combout  = (\CPU_inst|regf_wren4~q  & (\CPU_inst|reg_file0|Decoder0~17_combout  & (!\CPU_inst|dest_waddr4 [2] & \CPU_inst|hazard_unit0|data_hazard~combout )))

	.dataa(\CPU_inst|regf_wren4~q ),
	.datab(\CPU_inst|reg_file0|Decoder0~17_combout ),
	.datac(\CPU_inst|dest_waddr4 [2]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~18 .lut_mask = 16'h0800;
defparam \CPU_inst|reg_file0|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N9
dffeas \CPU_inst|reg_file0|r1[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r1[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N8
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux0~4 (
// Equation(s):
// \CPU_inst|reg_file0|Mux0~4_combout  = (\CPU_inst|src_raddr1 [1] & (((\CPU_inst|src_raddr1 [0])))) # (!\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|r1 [7]))) # (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|aux [7]))))

	.dataa(\CPU_inst|reg_file0|aux [7]),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r1 [7]),
	.datad(\CPU_inst|src_raddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux0~4 .lut_mask = 16'hFC22;
defparam \CPU_inst|reg_file0|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux0~5 (
// Equation(s):
// \CPU_inst|reg_file0|Mux0~5_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|Mux0~4_combout  & ((\CPU_inst|reg_file0|r3 [7]))) # (!\CPU_inst|reg_file0|Mux0~4_combout  & (\CPU_inst|reg_file0|r2 [7])))) # (!\CPU_inst|src_raddr1 [1] & 
// (((\CPU_inst|reg_file0|Mux0~4_combout ))))

	.dataa(\CPU_inst|reg_file0|r2 [7]),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r3 [7]),
	.datad(\CPU_inst|reg_file0|Mux0~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux0~5 .lut_mask = 16'hF388;
defparam \CPU_inst|reg_file0|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux0~6 (
// Equation(s):
// \CPU_inst|reg_file0|Mux0~6_combout  = (\CPU_inst|src_raddr1 [2] & ((\CPU_inst|src_raddr1 [3]) # ((\CPU_inst|reg_file0|Mux0~3_combout )))) # (!\CPU_inst|src_raddr1 [2] & (!\CPU_inst|src_raddr1 [3] & ((\CPU_inst|reg_file0|Mux0~5_combout ))))

	.dataa(\CPU_inst|src_raddr1 [2]),
	.datab(\CPU_inst|src_raddr1 [3]),
	.datac(\CPU_inst|reg_file0|Mux0~3_combout ),
	.datad(\CPU_inst|reg_file0|Mux0~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux0~6 .lut_mask = 16'hB9A8;
defparam \CPU_inst|reg_file0|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux0~9 (
// Equation(s):
// \CPU_inst|reg_file0|Mux0~9_combout  = (\CPU_inst|src_raddr1 [3] & ((\CPU_inst|reg_file0|Mux0~6_combout  & ((\CPU_inst|reg_file0|Mux0~8_combout ))) # (!\CPU_inst|reg_file0|Mux0~6_combout  & (\CPU_inst|reg_file0|Mux0~1_combout )))) # (!\CPU_inst|src_raddr1 
// [3] & (((\CPU_inst|reg_file0|Mux0~6_combout ))))

	.dataa(\CPU_inst|reg_file0|Mux0~1_combout ),
	.datab(\CPU_inst|reg_file0|Mux0~8_combout ),
	.datac(\CPU_inst|src_raddr1 [3]),
	.datad(\CPU_inst|reg_file0|Mux0~6_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux0~9 .lut_mask = 16'hCFA0;
defparam \CPU_inst|reg_file0|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N31
dffeas \CPU_inst|reg_file0|a_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|Mux0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|a_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|a_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[7]~1 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[7]~1_combout  = (\CPU_inst|reg_file0|a_reg [7] & (((!\CPU_inst|reg_file0|a_forward1~0_combout ) # (!\CPU_inst|reg_file0|a_forward1~1_combout )) # (!\CPU_inst|reg_file0|prev_wren~q )))

	.dataa(\CPU_inst|reg_file0|a_reg [7]),
	.datab(\CPU_inst|reg_file0|prev_wren~q ),
	.datac(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.datad(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[7]~1 .lut_mask = 16'h2AAA;
defparam \CPU_inst|reg_file0|a_data[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[7]~2 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[7]~2_combout  = (\CPU_inst|reg_file0|a_forward0~2_combout  & (((\CPU_inst|ALU0|alu_reg [7])))) # (!\CPU_inst|reg_file0|a_forward0~2_combout  & ((\CPU_inst|reg_file0|a_data[7]~0_combout ) # 
// ((\CPU_inst|reg_file0|a_data[7]~1_combout ))))

	.dataa(\CPU_inst|reg_file0|a_forward0~2_combout ),
	.datab(\CPU_inst|reg_file0|a_data[7]~0_combout ),
	.datac(\CPU_inst|ALU0|alu_reg [7]),
	.datad(\CPU_inst|reg_file0|a_data[7]~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[7]~2 .lut_mask = 16'hF5E4;
defparam \CPU_inst|reg_file0|a_data[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N8
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[15]~13 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[15]~13_combout  = (\CPU_inst|CALL2~q  & ((\CPU_inst|reg_file0|a_data[7]~2_combout ))) # (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|A_pipe2 [15]))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|PC0|A_pipe2 [15]),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|a_data[7]~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[15]~13 .lut_mask = 16'hEE44;
defparam \CPU_inst|PC0|PC_reg[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N18
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[15]~13 (
// Equation(s):
// \CPU_inst|PC0|stack_in[15]~13_combout  = (\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe2 [15])) # (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe1 [15])))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe2 [15]),
	.datad(\CPU_inst|PC0|A_pipe1 [15]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[15]~13 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|stack_in[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N19
dffeas \CPU_inst|PC0|cstack0|input_buf[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[15]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[15] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|prev_push~feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|prev_push~feeder_combout  = \CPU_inst|PC0|comb~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|comb~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|prev_push~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|prev_push~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|prev_push~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N23
dffeas \CPU_inst|PC0|cstack0|prev_push (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|prev_push~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|prev_push~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|prev_push .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|prev_push .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~402 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~402_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [3] & !\CPU_inst|PC0|cstack0|address [0])))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|address [3]),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~402_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~402 .lut_mask = 16'h0080;
defparam \CPU_inst|PC0|cstack0|stack_mem~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~403 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~403_combout  = (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|stack_mem~402_combout )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~402_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~403_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~403 .lut_mask = 16'hCC00;
defparam \CPU_inst|PC0|cstack0|stack_mem~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~239 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~239 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~239 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~396 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~396_combout  = (\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [3] & !\CPU_inst|PC0|cstack0|address [0])))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|address [3]),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~396_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~396 .lut_mask = 16'h0020;
defparam \CPU_inst|PC0|cstack0|stack_mem~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~397 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~397_combout  = (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|stack_mem~396_combout )

	.dataa(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~396_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~397_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~397 .lut_mask = 16'hAA00;
defparam \CPU_inst|PC0|cstack0|stack_mem~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~175 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~175 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~175 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~400 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~400_combout  = (!\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [3] & !\CPU_inst|PC0|cstack0|address [0])))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|address [3]),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~400_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~400 .lut_mask = 16'h0010;
defparam \CPU_inst|PC0|cstack0|stack_mem~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~401 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~401_combout  = (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|stack_mem~400_combout )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~400_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~401_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~401 .lut_mask = 16'hCC00;
defparam \CPU_inst|PC0|cstack0|stack_mem~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~143 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~143 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~143 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~398 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~398_combout  = (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [3] & !\CPU_inst|PC0|cstack0|address [0])))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|address [3]),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~398_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~398 .lut_mask = 16'h0040;
defparam \CPU_inst|PC0|cstack0|stack_mem~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~399 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~399_combout  = (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|stack_mem~398_combout )

	.dataa(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~398_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~399_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~399 .lut_mask = 16'hAA00;
defparam \CPU_inst|PC0|cstack0|stack_mem~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~207 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~207 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~207 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~386 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~386_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1]) # ((\CPU_inst|PC0|cstack0|stack_mem~207_q )))) # (!\CPU_inst|PC0|cstack0|address [2] & (!\CPU_inst|PC0|cstack0|address [1] & 
// (\CPU_inst|PC0|cstack0|stack_mem~143_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~143_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~207_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~386_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~386 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~387 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~387_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~386_combout  & (\CPU_inst|PC0|cstack0|stack_mem~239_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~386_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~175_q ))))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~386_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~239_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~175_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~386_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~387_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~387 .lut_mask = 16'hDDA0;
defparam \CPU_inst|PC0|cstack0|stack_mem~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~191feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~191feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [15]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~191feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~191feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~191feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~420 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~420_combout  = (\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [0] & \CPU_inst|PC0|cstack0|address [3])))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|address [0]),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~420_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~420 .lut_mask = 16'h2000;
defparam \CPU_inst|PC0|cstack0|stack_mem~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~421 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~421_combout  = (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|stack_mem~420_combout )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~420_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~421 .lut_mask = 16'hCC00;
defparam \CPU_inst|PC0|cstack0|stack_mem~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~191 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~191feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~191 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~191 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~422 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~422_combout  = (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [0] & \CPU_inst|PC0|cstack0|address [3])))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|address [0]),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~422_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~422 .lut_mask = 16'h4000;
defparam \CPU_inst|PC0|cstack0|stack_mem~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~423 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~423_combout  = (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|stack_mem~422_combout )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~422_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~423 .lut_mask = 16'hCC00;
defparam \CPU_inst|PC0|cstack0|stack_mem~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~223 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~223 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~223 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~424 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~424_combout  = (!\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [3] & \CPU_inst|PC0|cstack0|address [0])))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|address [3]),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~424_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~424 .lut_mask = 16'h1000;
defparam \CPU_inst|PC0|cstack0|stack_mem~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~425 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~425_combout  = (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|stack_mem~424_combout )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~424_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~425 .lut_mask = 16'hCC00;
defparam \CPU_inst|PC0|cstack0|stack_mem~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~159 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~159 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~159 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~393 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~393_combout  = (\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~223_q )) # 
// (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~159_q )))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~223_q ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~159_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~393_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~393 .lut_mask = 16'hEE30;
defparam \CPU_inst|PC0|cstack0|stack_mem~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~426 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~426_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [0] & \CPU_inst|PC0|cstack0|address [3])))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|address [0]),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~426_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~426 .lut_mask = 16'h8000;
defparam \CPU_inst|PC0|cstack0|stack_mem~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~427 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~427_combout  = (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|stack_mem~426_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~426_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~427 .lut_mask = 16'hF000;
defparam \CPU_inst|PC0|cstack0|stack_mem~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~255 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~255 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~255 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~394 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~394_combout  = (\CPU_inst|PC0|cstack0|stack_mem~393_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~255_q ) # (!\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|stack_mem~393_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~191_q  & ((\CPU_inst|PC0|cstack0|address [1]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~191_q ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~393_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~255_q ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~394_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~394 .lut_mask = 16'hE2CC;
defparam \CPU_inst|PC0|cstack0|stack_mem~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~412 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~412_combout  = (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [2] & (!\CPU_inst|PC0|cstack0|address [0] & !\CPU_inst|PC0|cstack0|address [3])))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|address [0]),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~412_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~412 .lut_mask = 16'h0004;
defparam \CPU_inst|PC0|cstack0|stack_mem~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~413 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~413_combout  = (\CPU_inst|PC0|cstack0|stack_mem~412_combout  & \CPU_inst|PC0|cstack0|prev_push~q )

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~412_combout ),
	.datab(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~413_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~413 .lut_mask = 16'h8888;
defparam \CPU_inst|PC0|cstack0|stack_mem~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~79 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~79 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~79 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~418 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~418_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [2] & (!\CPU_inst|PC0|cstack0|address [0] & !\CPU_inst|PC0|cstack0|address [3])))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|address [0]),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~418_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~418 .lut_mask = 16'h0008;
defparam \CPU_inst|PC0|cstack0|stack_mem~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~419 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~419_combout  = (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|stack_mem~418_combout )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~418_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~419 .lut_mask = 16'hCC00;
defparam \CPU_inst|PC0|cstack0|stack_mem~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~111 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~111 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~414 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~414_combout  = (!\CPU_inst|PC0|cstack0|address [3] & (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [1] & !\CPU_inst|PC0|cstack0|address [0])))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|address [1]),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~414_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~414 .lut_mask = 16'h0010;
defparam \CPU_inst|PC0|cstack0|stack_mem~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~415 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~415_combout  = (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|stack_mem~414_combout )

	.dataa(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~414_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~415_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~415 .lut_mask = 16'hA0A0;
defparam \CPU_inst|PC0|cstack0|stack_mem~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~47 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~47 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~416 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~416_combout  = (!\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [2] & (!\CPU_inst|PC0|cstack0|address [0] & !\CPU_inst|PC0|cstack0|address [3])))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|address [0]),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~416_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~416 .lut_mask = 16'h0001;
defparam \CPU_inst|PC0|cstack0|stack_mem~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~417 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~417_combout  = (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|stack_mem~416_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~416_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~417 .lut_mask = 16'hF000;
defparam \CPU_inst|PC0|cstack0|stack_mem~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~15 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~15 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~390 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~390_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~47_q ) # ((\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~15_q  & 
// !\CPU_inst|PC0|cstack0|address [2]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~47_q ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~15_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~390_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~390 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|cstack0|stack_mem~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~391 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~391_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~390_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~111_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~390_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~79_q )))) # (!\CPU_inst|PC0|cstack0|address [2] & (((\CPU_inst|PC0|cstack0|stack_mem~390_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~79_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~111_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~390_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~391_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~391 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~95feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~95feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [15]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~95feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~95feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~95feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~404 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~404_combout  = (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [2] & (!\CPU_inst|PC0|cstack0|address [3] & \CPU_inst|PC0|cstack0|address [0])))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|address [3]),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~404_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~404 .lut_mask = 16'h0400;
defparam \CPU_inst|PC0|cstack0|stack_mem~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~405 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~405_combout  = (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|stack_mem~404_combout )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~404_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~405_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~405 .lut_mask = 16'hCC00;
defparam \CPU_inst|PC0|cstack0|stack_mem~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~95 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~95feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~95 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~95 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~408 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~408_combout  = (!\CPU_inst|PC0|cstack0|address [3] & (!\CPU_inst|PC0|cstack0|address [2] & (!\CPU_inst|PC0|cstack0|address [1] & \CPU_inst|PC0|cstack0|address [0])))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|address [1]),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~408_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~408 .lut_mask = 16'h0100;
defparam \CPU_inst|PC0|cstack0|stack_mem~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~409 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~409_combout  = (\CPU_inst|PC0|cstack0|stack_mem~408_combout  & \CPU_inst|PC0|cstack0|prev_push~q )

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~408_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|prev_push~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~409_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~409 .lut_mask = 16'hAA00;
defparam \CPU_inst|PC0|cstack0|stack_mem~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~31 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~31 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~63feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~63feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~63feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~63feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~63feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~406 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~406_combout  = (\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [2] & (!\CPU_inst|PC0|cstack0|address [3] & \CPU_inst|PC0|cstack0|address [0])))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|address [3]),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~406_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~406 .lut_mask = 16'h0200;
defparam \CPU_inst|PC0|cstack0|stack_mem~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~407 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~407_combout  = (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|stack_mem~406_combout )

	.dataa(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~406_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~407_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~407 .lut_mask = 16'hAA00;
defparam \CPU_inst|PC0|cstack0|stack_mem~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~63 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~63 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~388 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~388_combout  = (\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [1])) # (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~63_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~31_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~31_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~63_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~388_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~388 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~410 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~410_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [2] & (!\CPU_inst|PC0|cstack0|address [3] & \CPU_inst|PC0|cstack0|address [0])))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|address [3]),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~410_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~410 .lut_mask = 16'h0800;
defparam \CPU_inst|PC0|cstack0|stack_mem~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~411 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~411_combout  = (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|stack_mem~410_combout )

	.dataa(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~410_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~411_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~411 .lut_mask = 16'hAA00;
defparam \CPU_inst|PC0|cstack0|stack_mem~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~127 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~127 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~127 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~389 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~389_combout  = (\CPU_inst|PC0|cstack0|stack_mem~388_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~127_q ) # (!\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|stack_mem~388_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~95_q  & ((\CPU_inst|PC0|cstack0|address [2]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~95_q ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~388_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~127_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~389_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~389 .lut_mask = 16'hE2CC;
defparam \CPU_inst|PC0|cstack0|stack_mem~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~392 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~392_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [3]) # ((\CPU_inst|PC0|cstack0|stack_mem~389_combout )))) # (!\CPU_inst|PC0|cstack0|address [0] & (!\CPU_inst|PC0|cstack0|address [3] & 
// (\CPU_inst|PC0|cstack0|stack_mem~391_combout )))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~391_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~389_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~392_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~392 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~395 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~395_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~392_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~394_combout ))) # (!\CPU_inst|PC0|cstack0|stack_mem~392_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~387_combout )))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~392_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~387_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~394_combout ),
	.datac(\CPU_inst|PC0|cstack0|address [3]),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~392_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~395_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~395 .lut_mask = 16'hCFA0;
defparam \CPU_inst|PC0|cstack0|stack_mem~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N15
dffeas \CPU_inst|PC0|cstack0|output_buf[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~395_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[15] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N2
cycloneive_lcell_comb \CPU_inst|PC0|Add1~65 (
// Equation(s):
// \CPU_inst|PC0|Add1~65_combout  = (\CPU_inst|interrupt~q ) # ((\CPU_inst|PC0|always2~0_combout  & !\CPU_inst|PC0|cstack0|output_buf [15]))

	.dataa(\CPU_inst|PC0|always2~0_combout ),
	.datab(\CPU_inst|interrupt~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|output_buf [15]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~65_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~65 .lut_mask = 16'hCCEE;
defparam \CPU_inst|PC0|Add1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N31
dffeas \CPU_inst|PC0|xec_return_addr[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[15] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N30
cycloneive_lcell_comb \CPU_inst|PC0|Add1~64 (
// Equation(s):
// \CPU_inst|PC0|Add1~64_combout  = (\CPU_inst|PC0|always2~0_combout ) # ((\CPU_inst|decode_unit0|JMP~q  & (\CPU_inst|PC0|A_pipe0 [15])) # (!\CPU_inst|decode_unit0|JMP~q  & ((\CPU_inst|PC0|xec_return_addr [15]))))

	.dataa(\CPU_inst|PC0|always2~0_combout ),
	.datab(\CPU_inst|PC0|A_pipe0 [15]),
	.datac(\CPU_inst|PC0|xec_return_addr [15]),
	.datad(\CPU_inst|decode_unit0|JMP~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~64 .lut_mask = 16'hEEFA;
defparam \CPU_inst|PC0|Add1~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N1
dffeas \CPU_inst|PC0|A_next_I[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[14] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N16
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~2 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~2_combout  = (\CPU_inst|PC0|always1~0_combout  & ((\CPU_inst|PC0|PC_reg [14]))) # (!\CPU_inst|PC0|always1~0_combout  & (\CPU_inst|PC0|A_next_I [14]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_next_I [14]),
	.datac(\CPU_inst|PC0|PC_reg [14]),
	.datad(\CPU_inst|PC0|always1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~2 .lut_mask = 16'hF0CC;
defparam \CPU_inst|PC0|A_current_I_alternate~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N17
dffeas \CPU_inst|PC0|A_current_I_alternate[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[14] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N0
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~2 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~2_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [14]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [14]))

	.dataa(\CPU_inst|PC0|prev_hazard~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_next_I [14]),
	.datad(\CPU_inst|PC0|A_current_I_alternate [14]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~2 .lut_mask = 16'hFA50;
defparam \CPU_inst|PC0|A_current_I~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N18
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~3 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~3_combout  = (\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (((\CPU_inst|PC0|A_current_I [14])))) # (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & 
// (\CPU_inst|PC0|A_current_I~2_combout )) # (!\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|PC0|A_current_I [14])))))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datab(\CPU_inst|PC0|A_current_I~2_combout ),
	.datac(\CPU_inst|PC0|A_current_I [14]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~3 .lut_mask = 16'hE4F0;
defparam \CPU_inst|PC0|A_current_I~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N19
dffeas \CPU_inst|PC0|A_current_I[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~3_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [14]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[14] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N30
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~1 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~1_combout  = (\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (((\CPU_inst|PC0|A_pipe0 [14])))) # (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & (\CPU_inst|PC0|A_current_I [14])) # 
// (!\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|PC0|A_pipe0 [14])))))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datab(\CPU_inst|PC0|A_current_I [14]),
	.datac(\CPU_inst|PC0|A_pipe0 [14]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~1 .lut_mask = 16'hE4F0;
defparam \CPU_inst|PC0|A_pipe0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N31
dffeas \CPU_inst|PC0|A_pipe0[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~1_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [14]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[14] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N24
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~12 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~12_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|PC0|A_pipe0 [14])) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|PC0|A_pipe1 [14])))

	.dataa(\CPU_inst|PC0|A_pipe0 [14]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe1 [14]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~12 .lut_mask = 16'hAAF0;
defparam \CPU_inst|PC0|A_pipe1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N25
dffeas \CPU_inst|PC0|A_pipe1[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~12_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [14]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[14] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N26
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~6 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~6_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|PC0|A_pipe1 [14])) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|PC0|A_pipe2 [14])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_pipe1 [14]),
	.datac(\CPU_inst|PC0|A_pipe2 [14]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~6 .lut_mask = 16'hCCF0;
defparam \CPU_inst|PC0|A_pipe2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N27
dffeas \CPU_inst|PC0|A_pipe2[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~6_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [14]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[14] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N5
dffeas \CPU_inst|reg_file0|prev_w_data[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_w_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_data[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_w_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N4
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[6]~3 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[6]~3_combout  = (\CPU_inst|reg_file0|a_forward1~1_combout  & (\CPU_inst|reg_file0|prev_wren~q  & (\CPU_inst|reg_file0|prev_w_data [6] & \CPU_inst|reg_file0|a_forward1~0_combout )))

	.dataa(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.datab(\CPU_inst|reg_file0|prev_wren~q ),
	.datac(\CPU_inst|reg_file0|prev_w_data [6]),
	.datad(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[6]~3 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|a_data[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N19
dffeas \CPU_inst|reg_file0|r6[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r6 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r6[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N17
dffeas \CPU_inst|reg_file0|r2[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r2[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N16
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux1~2 (
// Equation(s):
// \CPU_inst|reg_file0|Mux1~2_combout  = (\CPU_inst|src_raddr1 [2] & ((\CPU_inst|reg_file0|r6 [6]) # ((\CPU_inst|src_raddr1 [3])))) # (!\CPU_inst|src_raddr1 [2] & (((\CPU_inst|reg_file0|r2 [6] & !\CPU_inst|src_raddr1 [3]))))

	.dataa(\CPU_inst|src_raddr1 [2]),
	.datab(\CPU_inst|reg_file0|r6 [6]),
	.datac(\CPU_inst|reg_file0|r2 [6]),
	.datad(\CPU_inst|src_raddr1 [3]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux1~2 .lut_mask = 16'hAAD8;
defparam \CPU_inst|reg_file0|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N29
dffeas \CPU_inst|reg_file0|r16[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r16 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r16[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r16[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N23
dffeas \CPU_inst|reg_file0|r12[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r12 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r12[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N28
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux1~3 (
// Equation(s):
// \CPU_inst|reg_file0|Mux1~3_combout  = (\CPU_inst|reg_file0|Mux1~2_combout  & (((\CPU_inst|reg_file0|r16 [6])) # (!\CPU_inst|src_raddr1 [3]))) # (!\CPU_inst|reg_file0|Mux1~2_combout  & (\CPU_inst|src_raddr1 [3] & ((\CPU_inst|reg_file0|r12 [6]))))

	.dataa(\CPU_inst|reg_file0|Mux1~2_combout ),
	.datab(\CPU_inst|src_raddr1 [3]),
	.datac(\CPU_inst|reg_file0|r16 [6]),
	.datad(\CPU_inst|reg_file0|r12 [6]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux1~3 .lut_mask = 16'hE6A2;
defparam \CPU_inst|reg_file0|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N1
dffeas \CPU_inst|reg_file0|r14[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r14 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r14[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r14[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N3
dffeas \CPU_inst|reg_file0|r4[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r4[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r4[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N23
dffeas \CPU_inst|reg_file0|aux[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|aux [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|aux[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|aux[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N2
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux1~4 (
// Equation(s):
// \CPU_inst|reg_file0|Mux1~4_combout  = (\CPU_inst|src_raddr1 [2] & (\CPU_inst|reg_file0|r4 [6])) # (!\CPU_inst|src_raddr1 [2] & ((\CPU_inst|reg_file0|aux [6])))

	.dataa(gnd),
	.datab(\CPU_inst|src_raddr1 [2]),
	.datac(\CPU_inst|reg_file0|r4 [6]),
	.datad(\CPU_inst|reg_file0|aux [6]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux1~4 .lut_mask = 16'hF3C0;
defparam \CPU_inst|reg_file0|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux1~5 (
// Equation(s):
// \CPU_inst|reg_file0|Mux1~5_combout  = (\CPU_inst|src_raddr1 [3] & (\CPU_inst|src_raddr1 [2] & (\CPU_inst|reg_file0|r14 [6]))) # (!\CPU_inst|src_raddr1 [3] & (((\CPU_inst|reg_file0|Mux1~4_combout ))))

	.dataa(\CPU_inst|src_raddr1 [2]),
	.datab(\CPU_inst|src_raddr1 [3]),
	.datac(\CPU_inst|reg_file0|r14 [6]),
	.datad(\CPU_inst|reg_file0|Mux1~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux1~5 .lut_mask = 16'hB380;
defparam \CPU_inst|reg_file0|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux1~6 (
// Equation(s):
// \CPU_inst|reg_file0|Mux1~6_combout  = (\CPU_inst|src_raddr1 [0] & (((\CPU_inst|src_raddr1 [1])))) # (!\CPU_inst|src_raddr1 [0] & ((\CPU_inst|src_raddr1 [1] & (\CPU_inst|reg_file0|Mux1~3_combout )) # (!\CPU_inst|src_raddr1 [1] & 
// ((\CPU_inst|reg_file0|Mux1~5_combout )))))

	.dataa(\CPU_inst|src_raddr1 [0]),
	.datab(\CPU_inst|reg_file0|Mux1~3_combout ),
	.datac(\CPU_inst|reg_file0|Mux1~5_combout ),
	.datad(\CPU_inst|src_raddr1 [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux1~6 .lut_mask = 16'hEE50;
defparam \CPU_inst|reg_file0|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N25
dffeas \CPU_inst|reg_file0|r15[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r15 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r15[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r15[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N23
dffeas \CPU_inst|reg_file0|r5[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r5[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r5[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N13
dffeas \CPU_inst|reg_file0|r1[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r1[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N27
dffeas \CPU_inst|reg_file0|r11[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r11 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r11[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r11[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N6
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux1~0 (
// Equation(s):
// \CPU_inst|reg_file0|Mux1~0_combout  = (\CPU_inst|src_raddr1 [3] & (((\CPU_inst|reg_file0|r11 [6]) # (\CPU_inst|src_raddr1 [2])))) # (!\CPU_inst|src_raddr1 [3] & (\CPU_inst|reg_file0|r1 [6] & ((!\CPU_inst|src_raddr1 [2]))))

	.dataa(\CPU_inst|src_raddr1 [3]),
	.datab(\CPU_inst|reg_file0|r1 [6]),
	.datac(\CPU_inst|reg_file0|r11 [6]),
	.datad(\CPU_inst|src_raddr1 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux1~0 .lut_mask = 16'hAAE4;
defparam \CPU_inst|reg_file0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux1~1 (
// Equation(s):
// \CPU_inst|reg_file0|Mux1~1_combout  = (\CPU_inst|src_raddr1 [2] & ((\CPU_inst|reg_file0|Mux1~0_combout  & (\CPU_inst|reg_file0|r15 [6])) # (!\CPU_inst|reg_file0|Mux1~0_combout  & ((\CPU_inst|reg_file0|r5 [6]))))) # (!\CPU_inst|src_raddr1 [2] & 
// (((\CPU_inst|reg_file0|Mux1~0_combout ))))

	.dataa(\CPU_inst|src_raddr1 [2]),
	.datab(\CPU_inst|reg_file0|r15 [6]),
	.datac(\CPU_inst|reg_file0|r5 [6]),
	.datad(\CPU_inst|reg_file0|Mux1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux1~1 .lut_mask = 16'hDDA0;
defparam \CPU_inst|reg_file0|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N17
dffeas \CPU_inst|reg_file0|r3[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r3[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
cycloneive_lcell_comb \CPU_inst|reg_file0|r13[6]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|r13[6]~feeder_combout  = \CPU_inst|ALU0|alu_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [6]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|r13[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|r13[6]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|r13[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N5
dffeas \CPU_inst|reg_file0|r13[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|r13[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r13 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r13[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r13[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux1~7 (
// Equation(s):
// \CPU_inst|reg_file0|Mux1~7_combout  = (\CPU_inst|src_raddr1 [2] & (\CPU_inst|src_raddr1 [3])) # (!\CPU_inst|src_raddr1 [2] & ((\CPU_inst|src_raddr1 [3] & ((\CPU_inst|reg_file0|r13 [6]))) # (!\CPU_inst|src_raddr1 [3] & (\CPU_inst|reg_file0|r3 [6]))))

	.dataa(\CPU_inst|src_raddr1 [2]),
	.datab(\CPU_inst|src_raddr1 [3]),
	.datac(\CPU_inst|reg_file0|r3 [6]),
	.datad(\CPU_inst|reg_file0|r13 [6]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux1~7 .lut_mask = 16'hDC98;
defparam \CPU_inst|reg_file0|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \CPU_inst|reg_file0|ivl_reg[6]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|ivl_reg[6]~feeder_combout  = \CPU_inst|ALU0|alu_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [6]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|ivl_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivl_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|ivl_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N2
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~0 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~0_combout  = (!\CPU_inst|dest_waddr4 [3] & (\CPU_inst|dest_waddr4 [0] & \CPU_inst|dest_waddr4 [1]))

	.dataa(\CPU_inst|dest_waddr4 [3]),
	.datab(\CPU_inst|dest_waddr4 [0]),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr4 [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~0 .lut_mask = 16'h4400;
defparam \CPU_inst|reg_file0|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~1 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~1_combout  = (\CPU_inst|regf_wren4~q  & (\CPU_inst|dest_waddr4 [2] & (\CPU_inst|reg_file0|Decoder0~0_combout  & \CPU_inst|hazard_unit0|data_hazard~combout )))

	.dataa(\CPU_inst|regf_wren4~q ),
	.datab(\CPU_inst|dest_waddr4 [2]),
	.datac(\CPU_inst|reg_file0|Decoder0~0_combout ),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~1 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N25
dffeas \CPU_inst|reg_file0|ivl_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|ivl_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivl_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivl_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivl_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N28
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux1~8 (
// Equation(s):
// \CPU_inst|reg_file0|Mux1~8_combout  = (\CPU_inst|reg_file0|Mux1~7_combout  & (((\CPU_inst|reg_file0|ivr_reg [6]) # (!\CPU_inst|src_raddr1 [2])))) # (!\CPU_inst|reg_file0|Mux1~7_combout  & (\CPU_inst|reg_file0|ivl_reg [6] & (\CPU_inst|src_raddr1 [2])))

	.dataa(\CPU_inst|reg_file0|Mux1~7_combout ),
	.datab(\CPU_inst|reg_file0|ivl_reg [6]),
	.datac(\CPU_inst|src_raddr1 [2]),
	.datad(\CPU_inst|reg_file0|ivr_reg [6]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux1~8 .lut_mask = 16'hEA4A;
defparam \CPU_inst|reg_file0|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N24
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux1~9 (
// Equation(s):
// \CPU_inst|reg_file0|Mux1~9_combout  = (\CPU_inst|reg_file0|Mux1~6_combout  & (((\CPU_inst|reg_file0|Mux1~8_combout )) # (!\CPU_inst|src_raddr1 [0]))) # (!\CPU_inst|reg_file0|Mux1~6_combout  & (\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|Mux1~1_combout 
// )))

	.dataa(\CPU_inst|reg_file0|Mux1~6_combout ),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|Mux1~1_combout ),
	.datad(\CPU_inst|reg_file0|Mux1~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux1~9 .lut_mask = 16'hEA62;
defparam \CPU_inst|reg_file0|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N25
dffeas \CPU_inst|reg_file0|a_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|Mux1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|a_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|a_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[6]~4 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[6]~4_combout  = (\CPU_inst|reg_file0|a_reg [6] & (((!\CPU_inst|reg_file0|a_forward1~0_combout ) # (!\CPU_inst|reg_file0|a_forward1~1_combout )) # (!\CPU_inst|reg_file0|prev_wren~q )))

	.dataa(\CPU_inst|reg_file0|a_reg [6]),
	.datab(\CPU_inst|reg_file0|prev_wren~q ),
	.datac(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.datad(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[6]~4 .lut_mask = 16'h2AAA;
defparam \CPU_inst|reg_file0|a_data[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N12
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[6]~5 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[6]~5_combout  = (\CPU_inst|reg_file0|a_forward0~2_combout  & (((\CPU_inst|ALU0|alu_reg [6])))) # (!\CPU_inst|reg_file0|a_forward0~2_combout  & ((\CPU_inst|reg_file0|a_data[6]~3_combout ) # 
// ((\CPU_inst|reg_file0|a_data[6]~4_combout ))))

	.dataa(\CPU_inst|reg_file0|a_forward0~2_combout ),
	.datab(\CPU_inst|reg_file0|a_data[6]~3_combout ),
	.datac(\CPU_inst|ALU0|alu_reg [6]),
	.datad(\CPU_inst|reg_file0|a_data[6]~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[6]~5 .lut_mask = 16'hF5E4;
defparam \CPU_inst|reg_file0|a_data[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N28
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[14]~12 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[14]~12_combout  = (\CPU_inst|CALL2~q  & ((\CPU_inst|reg_file0|a_data[6]~5_combout ))) # (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|A_pipe2 [14]))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|PC0|A_pipe2 [14]),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|a_data[6]~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[14]~12 .lut_mask = 16'hEE44;
defparam \CPU_inst|PC0|PC_reg[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N20
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[14]~12 (
// Equation(s):
// \CPU_inst|PC0|stack_in[14]~12_combout  = (\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe2 [14])) # (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe1 [14])))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe2 [14]),
	.datad(\CPU_inst|PC0|A_pipe1 [14]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[14]~12 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|stack_in[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N21
dffeas \CPU_inst|PC0|cstack0|input_buf[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[14]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[14] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~190feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~190feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~190feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~190feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~190feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~190 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~190feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~190 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~190 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~174feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~174feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [14]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~174feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~174feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~174feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~174 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~174feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~174 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~174 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~46 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~46 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~376 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~376_combout  = (\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~174_q )) # 
// (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~46_q )))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~174_q ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~46_q ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~376_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~376 .lut_mask = 16'hEE30;
defparam \CPU_inst|PC0|cstack0|stack_mem~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~62 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~62 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~377 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~377_combout  = (\CPU_inst|PC0|cstack0|stack_mem~376_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~190_q ) # ((!\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|stack_mem~376_combout  & 
// (((\CPU_inst|PC0|cstack0|stack_mem~62_q  & \CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~190_q ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~376_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~62_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~377_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~377 .lut_mask = 16'hB8CC;
defparam \CPU_inst|PC0|cstack0|stack_mem~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~126feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~126feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~126feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~126feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~126feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~126 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~126feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~126 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~110 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~110 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~383 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~383_combout  = (\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~126_q )) # 
// (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~110_q )))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~126_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~110_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~383_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~383 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|cstack0|stack_mem~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~238feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~238feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [14]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~238feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~238feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~238feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~238 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~238feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~238 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~238 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~254 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~254 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~254 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~384 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~384_combout  = (\CPU_inst|PC0|cstack0|stack_mem~383_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~254_q ) # (!\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|stack_mem~383_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~238_q  & ((\CPU_inst|PC0|cstack0|address [3]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~383_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~238_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~254_q ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~384_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~384 .lut_mask = 16'hE4AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~142feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~142feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [14]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~142feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~142feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~142feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~142 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~142feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~142 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~142 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~14 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~14 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~380 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~380_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~142_q ) # ((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~14_q  & 
// !\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~142_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~14_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~380_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~380 .lut_mask = 16'hAAD8;
defparam \CPU_inst|PC0|cstack0|stack_mem~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~158 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~158 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~158 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~30feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~30feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~30feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~30feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~30feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~30 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~30 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~381 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~381_combout  = (\CPU_inst|PC0|cstack0|stack_mem~380_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~158_q )) # (!\CPU_inst|PC0|cstack0|address [0]))) # (!\CPU_inst|PC0|cstack0|stack_mem~380_combout  & 
// (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~30_q ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~380_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~158_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~30_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~381_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~381 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|cstack0|stack_mem~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~94feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~94feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~94feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~94feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~94feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~94 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~94 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~78 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~78 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~378 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~378_combout  = (\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~94_q )) # 
// (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~78_q )))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~94_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~78_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~378_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~378 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|cstack0|stack_mem~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~222 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~222 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~222 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~206feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~206feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~206feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~206feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~206feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~206 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~206feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~206 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~206 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~379 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~379_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~378_combout  & (\CPU_inst|PC0|cstack0|stack_mem~222_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~378_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~206_q ))))) # (!\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~378_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~378_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~222_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~206_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~379_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~379 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|cstack0|stack_mem~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~382 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~382_combout  = (\CPU_inst|PC0|cstack0|address [2] & (((\CPU_inst|PC0|cstack0|stack_mem~379_combout ) # (\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|address [2] & 
// (\CPU_inst|PC0|cstack0|stack_mem~381_combout  & ((!\CPU_inst|PC0|cstack0|address [1]))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~381_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~379_combout ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~382_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~382 .lut_mask = 16'hAAE4;
defparam \CPU_inst|PC0|cstack0|stack_mem~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~385 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~385_combout  = (\CPU_inst|PC0|cstack0|stack_mem~382_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~384_combout ) # (!\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|stack_mem~382_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~377_combout  & ((\CPU_inst|PC0|cstack0|address [1]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~377_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~384_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~382_combout ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~385_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~385 .lut_mask = 16'hCAF0;
defparam \CPU_inst|PC0|cstack0|stack_mem~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N23
dffeas \CPU_inst|PC0|cstack0|output_buf[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~385_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[14] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N28
cycloneive_lcell_comb \CPU_inst|PC0|Add1~59 (
// Equation(s):
// \CPU_inst|PC0|Add1~59_combout  = (\CPU_inst|interrupt~q ) # ((\CPU_inst|PC0|always2~0_combout  & !\CPU_inst|PC0|cstack0|output_buf [14]))

	.dataa(\CPU_inst|PC0|always2~0_combout ),
	.datab(\CPU_inst|interrupt~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|output_buf [14]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~59 .lut_mask = 16'hCCEE;
defparam \CPU_inst|PC0|Add1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N5
dffeas \CPU_inst|PC0|xec_return_addr[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[14] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N4
cycloneive_lcell_comb \CPU_inst|PC0|Add1~58 (
// Equation(s):
// \CPU_inst|PC0|Add1~58_combout  = (\CPU_inst|PC0|always2~0_combout ) # ((\CPU_inst|decode_unit0|JMP~q  & (\CPU_inst|PC0|A_pipe0 [14])) # (!\CPU_inst|decode_unit0|JMP~q  & ((\CPU_inst|PC0|xec_return_addr [14]))))

	.dataa(\CPU_inst|PC0|always2~0_combout ),
	.datab(\CPU_inst|PC0|A_pipe0 [14]),
	.datac(\CPU_inst|PC0|xec_return_addr [14]),
	.datad(\CPU_inst|decode_unit0|JMP~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~58 .lut_mask = 16'hEEFA;
defparam \CPU_inst|PC0|Add1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N15
cycloneive_io_ibuf \sdram_dq[5]~input (
	.i(sdram_dq[5]),
	.ibar(gnd),
	.o(\sdram_dq[5]~input_o ));
// synopsys translate_off
defparam \sdram_dq[5]~input .bus_hold = "false";
defparam \sdram_dq[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N26
cycloneive_lcell_comb \SDRAM_controller|p1_data0[5]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data0[5]~feeder_combout  = \sdram_dq[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[5]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data0[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[5]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data0[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N27
dffeas \SDRAM_controller|p1_data0[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data0[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[5] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data0[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \sdram_dq[6]~input (
	.i(sdram_dq[6]),
	.ibar(gnd),
	.o(\sdram_dq[6]~input_o ));
// synopsys translate_off
defparam \sdram_dq[6]~input .bus_hold = "false";
defparam \sdram_dq[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N2
cycloneive_lcell_comb \SDRAM_controller|p1_data0[6]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data0[6]~feeder_combout  = \sdram_dq[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[6]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data0[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[6]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data0[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N3
dffeas \SDRAM_controller|p1_data0[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data0[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[6] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data0[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \sdram_dq[7]~input (
	.i(sdram_dq[7]),
	.ibar(gnd),
	.o(\sdram_dq[7]~input_o ));
// synopsys translate_off
defparam \sdram_dq[7]~input .bus_hold = "false";
defparam \sdram_dq[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N12
cycloneive_lcell_comb \SDRAM_controller|p1_data0[7]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data0[7]~feeder_combout  = \sdram_dq[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[7]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data0[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[7]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data0[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N13
dffeas \SDRAM_controller|p1_data0[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data0[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[7] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N8
cycloneive_lcell_comb \SDRAM_controller|p1_data1[5]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data1[5]~feeder_combout  = \sdram_dq[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[5]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[5]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N9
dffeas \SDRAM_controller|p1_data1[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[5] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N14
cycloneive_lcell_comb \SDRAM_controller|p1_data1[6]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data1[6]~feeder_combout  = \sdram_dq[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[6]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N15
dffeas \SDRAM_controller|p1_data1[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[6] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N18
cycloneive_lcell_comb \SDRAM_controller|p1_data1[7]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data1[7]~feeder_combout  = \sdram_dq[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[7]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[7]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N19
dffeas \SDRAM_controller|p1_data1[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[7] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N30
cycloneive_lcell_comb \SDRAM_controller|p1_data2[3]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data2[3]~feeder_combout  = \sdram_dq[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[3]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[3]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N31
dffeas \SDRAM_controller|p1_data2[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[3] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N8
cycloneive_lcell_comb \SDRAM_controller|p1_data2[5]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data2[5]~feeder_combout  = \sdram_dq[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[5]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[5]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N9
dffeas \SDRAM_controller|p1_data2[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[5] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N20
cycloneive_lcell_comb \SDRAM_controller|p1_data2[6]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data2[6]~feeder_combout  = \sdram_dq[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[6]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data2[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[6]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data2[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N21
dffeas \SDRAM_controller|p1_data2[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[6] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N6
cycloneive_lcell_comb \SDRAM_controller|p1_data2[7]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data2[7]~feeder_combout  = \sdram_dq[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[7]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data2[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[7]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data2[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N7
dffeas \SDRAM_controller|p1_data2[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data2[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[7] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N30
cycloneive_lcell_comb \SDRAM_controller|p1_data3[3]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data3[3]~feeder_combout  = \sdram_dq[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[3]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N31
dffeas \SDRAM_controller|p1_data3[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|p1_data3[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[3] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N0
cycloneive_lcell_comb \SDRAM_controller|p1_data3[5]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data3[5]~feeder_combout  = \sdram_dq[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[5]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[5]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N1
dffeas \SDRAM_controller|p1_data3[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|p1_data3[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[5] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N22
cycloneive_lcell_comb \SDRAM_controller|p1_data3[6]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data3[6]~feeder_combout  = \sdram_dq[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[6]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N23
dffeas \SDRAM_controller|p1_data3[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|p1_data3[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[6] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N8
cycloneive_lcell_comb \SDRAM_controller|p1_data3[7]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data3[7]~feeder_combout  = \sdram_dq[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[7]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[7]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N9
dffeas \SDRAM_controller|p1_data3[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|p1_data3[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[7] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data3[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y4_N0
cycloneive_ram_block \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\SDRAM_controller|ready1~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,\SDRAM_controller|p1_data3 [7],\SDRAM_controller|p1_data3 [6],\SDRAM_controller|p1_data3 [5],\SDRAM_controller|p1_data3 [3],\SDRAM_controller|p1_data2 [7],\SDRAM_controller|p1_data2 [6],\SDRAM_controller|p1_data2 [5],\SDRAM_controller|p1_data2 [3],\SDRAM_controller|p1_data1 [7],
\SDRAM_controller|p1_data1 [6],\SDRAM_controller|p1_data1 [5],\SDRAM_controller|p1_data0 [7],\SDRAM_controller|p1_data0 [6],\SDRAM_controller|p1_data0 [5],\SDRAM_controller|p1_data0 [3]}),
	.portaaddr({\p_cache_inst|cache_address[8]~8_combout ,\p_cache_inst|cache_address[7]~7_combout ,\p_cache_inst|cache_address[6]~6_combout ,\p_cache_inst|cache_address[5]~5_combout ,\p_cache_inst|cache_address[4]~4_combout ,\p_cache_inst|cache_address[3]~3_combout ,
\p_cache_inst|cache_address[2]~2_combout ,\p_cache_inst|cache_address[1]~1_combout ,\p_cache_inst|cache_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ALTSYNCRAM";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 9;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 18;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 511;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 512;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 72;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 9;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 18;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N4
cycloneive_lcell_comb \p_cache_inst|Mux10~0 (
// Equation(s):
// \p_cache_inst|Mux10~0_combout  = (\p_cache_inst|word_address [0] & ((\p_cache_inst|word_address [1]) # ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\p_cache_inst|word_address [0] & (!\p_cache_inst|word_address [1] & 
// ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\p_cache_inst|word_address [0]),
	.datab(\p_cache_inst|word_address [1]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [21]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux10~0 .lut_mask = 16'hB9A8;
defparam \p_cache_inst|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N12
cycloneive_lcell_comb \p_cache_inst|Mux10~1 (
// Equation(s):
// \p_cache_inst|Mux10~1_combout  = (\p_cache_inst|word_address [1] & ((\p_cache_inst|Mux10~0_combout  & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [53]))) # (!\p_cache_inst|Mux10~0_combout  & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [37])))) # (!\p_cache_inst|word_address [1] & (((\p_cache_inst|Mux10~0_combout ))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [37]),
	.datab(\p_cache_inst|word_address [1]),
	.datac(\p_cache_inst|Mux10~0_combout ),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [53]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux10~1 .lut_mask = 16'hF838;
defparam \p_cache_inst|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N0
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~14 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~14_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout  & (\p_cache_inst|Mux10~1_combout  & !\CPU_inst|PC0|stack_pop~1_combout )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datab(\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout ),
	.datac(\p_cache_inst|Mux10~1_combout ),
	.datad(\CPU_inst|PC0|stack_pop~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~14 .lut_mask = 16'h0040;
defparam \CPU_inst|decode_unit0|I_alternate~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N1
dffeas \CPU_inst|decode_unit0|I_alternate[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[5] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~29 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~29_combout  = (!\p_cache_inst|p_miss_hold~q  & (\p_cache_inst|Equal0~2_combout  & \p_cache_inst|Mux10~1_combout ))

	.dataa(gnd),
	.datab(\p_cache_inst|p_miss_hold~q ),
	.datac(\p_cache_inst|Equal0~2_combout ),
	.datad(\p_cache_inst|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~29 .lut_mask = 16'h3000;
defparam \CPU_inst|decode_unit0|I_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N28
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg[5]~5 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg[5]~5_combout  = (\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [5])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_reg~29_combout )))

	.dataa(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datab(\CPU_inst|decode_unit0|I_alternate [5]),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg~29_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[5]~5 .lut_mask = 16'hDD88;
defparam \CPU_inst|decode_unit0|I_reg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N29
dffeas \CPU_inst|decode_unit0|I_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg[5]~5_combout ),
	.asdata(\CPU_inst|decode_unit0|I_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.sload(\CPU_inst|hazard_unit0|hazard~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N2
cycloneive_lcell_comb \CPU_inst|decode_unit0|alu_I_field_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|alu_I_field_reg~2_combout  = (\CPU_inst|decode_unit0|I_reg [5] & !\CPU_inst|decode_unit0|I_reg [12])

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [5]),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [12]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|alu_I_field_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_I_field_reg~2 .lut_mask = 16'h00CC;
defparam \CPU_inst|decode_unit0|alu_I_field_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N3
dffeas \CPU_inst|decode_unit0|alu_I_field_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|alu_I_field_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|alu_I_field_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_I_field_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|alu_I_field_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N26
cycloneive_lcell_comb \CPU_inst|alu_I_field1~2 (
// Equation(s):
// \CPU_inst|alu_I_field1~2_combout  = (!\CPU_inst|PC0|stack_pop~1_combout  & (\CPU_inst|decode_unit0|alu_I_field_reg [5] & (\CPU_inst|hazard_unit0|hazard~13_combout  & !\CPU_inst|hazard_unit0|decoder_flush~0_combout )))

	.dataa(\CPU_inst|PC0|stack_pop~1_combout ),
	.datab(\CPU_inst|decode_unit0|alu_I_field_reg [5]),
	.datac(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.datad(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field1~2 .lut_mask = 16'h0040;
defparam \CPU_inst|alu_I_field1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N27
dffeas \CPU_inst|alu_I_field1[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field1~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field1[5] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
cycloneive_lcell_comb \CPU_inst|alu_I_field2~2 (
// Equation(s):
// \CPU_inst|alu_I_field2~2_combout  = (\CPU_inst|alu_I_field1 [5] & (!\CPU_inst|CALL2~q  & (!\CPU_inst|interrupt~q  & \CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|alu_I_field1 [5]),
	.datab(\CPU_inst|CALL2~q ),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field2~2 .lut_mask = 16'h0200;
defparam \CPU_inst|alu_I_field2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N13
dffeas \CPU_inst|alu_I_field2[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field2~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field2[5] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N19
dffeas \CPU_inst|alu_I_field3[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|alu_I_field2 [5]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field3[5] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N18
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[5]~4 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[5]~4_combout  = (\CPU_inst|alu_b_source3~q  & ((\CPU_inst|alu_I_field3 [5]))) # (!\CPU_inst|alu_b_source3~q  & (\CPU_inst|ALU0|alu_reg [5]))

	.dataa(\CPU_inst|ALU0|alu_reg [5]),
	.datab(\CPU_inst|alu_b_source3~q ),
	.datac(\CPU_inst|alu_I_field3 [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[5]~4 .lut_mask = 16'hE2E2;
defparam \CPU_inst|alu_b_mux_out[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N27
dffeas \CPU_inst|reg_file0|aux[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|aux [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|aux[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|aux[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N26
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[5]~5 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[5]~5_combout  = (\CPU_inst|alu_b_source3~q  & (\CPU_inst|alu_b_mux_out[5]~4_combout )) # (!\CPU_inst|alu_b_source3~q  & ((\CPU_inst|reg_file0|aux_forward~combout  & (\CPU_inst|alu_b_mux_out[5]~4_combout )) # 
// (!\CPU_inst|reg_file0|aux_forward~combout  & ((\CPU_inst|reg_file0|aux [5])))))

	.dataa(\CPU_inst|alu_b_source3~q ),
	.datab(\CPU_inst|alu_b_mux_out[5]~4_combout ),
	.datac(\CPU_inst|reg_file0|aux [5]),
	.datad(\CPU_inst|reg_file0|aux_forward~combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[5]~5 .lut_mask = 16'hCCD8;
defparam \CPU_inst|alu_b_mux_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux3~0 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux3~0_combout  = (\CPU_inst|decode_unit0|I_reg [12] & (!\CPU_inst|decode_unit0|Decoder1~1_combout  & \CPU_inst|decode_unit0|I_reg [6]))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [12]),
	.datac(\CPU_inst|decode_unit0|Decoder1~1_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [6]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux3~0 .lut_mask = 16'h0C00;
defparam \CPU_inst|decode_unit0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N25
dffeas \CPU_inst|decode_unit0|mask_L_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|mask_L_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|mask_L_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|mask_L_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N2
cycloneive_lcell_comb \CPU_inst|mask_L1~1 (
// Equation(s):
// \CPU_inst|mask_L1~1_combout  = (!\CPU_inst|PC0|stack_pop~1_combout  & (\CPU_inst|decode_unit0|mask_L_reg [1] & (\CPU_inst|hazard_unit0|hazard~13_combout  & !\CPU_inst|hazard_unit0|decoder_flush~0_combout )))

	.dataa(\CPU_inst|PC0|stack_pop~1_combout ),
	.datab(\CPU_inst|decode_unit0|mask_L_reg [1]),
	.datac(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.datad(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|mask_L1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask_L1~1 .lut_mask = 16'h0040;
defparam \CPU_inst|mask_L1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N3
dffeas \CPU_inst|mask_L1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask_L1~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask_L1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask_L1[1] .is_wysiwyg = "true";
defparam \CPU_inst|mask_L1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N26
cycloneive_lcell_comb \CPU_inst|mask_L2~1 (
// Equation(s):
// \CPU_inst|mask_L2~1_combout  = (!\CPU_inst|interrupt~q  & (!\CPU_inst|CALL2~q  & (\CPU_inst|mask_L1 [1] & \CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|CALL2~q ),
	.datac(\CPU_inst|mask_L1 [1]),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|mask_L2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask_L2~1 .lut_mask = 16'h1000;
defparam \CPU_inst|mask_L2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N27
dffeas \CPU_inst|mask_L2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask_L2~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask_L2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask_L2[1] .is_wysiwyg = "true";
defparam \CPU_inst|mask_L2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N20
cycloneive_lcell_comb \p_cache_inst|Mux8~0 (
// Equation(s):
// \p_cache_inst|Mux8~0_combout  = (\p_cache_inst|word_address [0] & ((\p_cache_inst|word_address [1]) # ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\p_cache_inst|word_address [0] & (!\p_cache_inst|word_address [1] & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\p_cache_inst|word_address [0]),
	.datab(\p_cache_inst|word_address [1]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [7]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux8~0 .lut_mask = 16'hBA98;
defparam \p_cache_inst|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N14
cycloneive_lcell_comb \p_cache_inst|Mux8~1 (
// Equation(s):
// \p_cache_inst|Mux8~1_combout  = (\p_cache_inst|word_address [1] & ((\p_cache_inst|Mux8~0_combout  & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [55]))) # (!\p_cache_inst|Mux8~0_combout  & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [39])))) # (!\p_cache_inst|word_address [1] & (((\p_cache_inst|Mux8~0_combout ))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [39]),
	.datab(\p_cache_inst|word_address [1]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [55]),
	.datad(\p_cache_inst|Mux8~0_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux8~1 .lut_mask = 16'hF388;
defparam \p_cache_inst|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N28
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~16 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~16_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (!\CPU_inst|PC0|stack_pop~1_combout  & (\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout  & \p_cache_inst|Mux8~1_combout )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datab(\CPU_inst|PC0|stack_pop~1_combout ),
	.datac(\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout ),
	.datad(\p_cache_inst|Mux8~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~16 .lut_mask = 16'h1000;
defparam \CPU_inst|decode_unit0|I_alternate~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N29
dffeas \CPU_inst|decode_unit0|I_alternate[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[7] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N30
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~31 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~31_combout  = (!\p_cache_inst|p_miss_hold~q  & (\p_cache_inst|Mux8~1_combout  & \p_cache_inst|Equal0~2_combout ))

	.dataa(gnd),
	.datab(\p_cache_inst|p_miss_hold~q ),
	.datac(\p_cache_inst|Mux8~1_combout ),
	.datad(\p_cache_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~31 .lut_mask = 16'h3000;
defparam \CPU_inst|decode_unit0|I_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N22
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg[7]~7 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg[7]~7_combout  = (\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [7])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_reg~31_combout )))

	.dataa(\CPU_inst|decode_unit0|I_alternate [7]),
	.datab(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg~31_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[7]~7 .lut_mask = 16'hBB88;
defparam \CPU_inst|decode_unit0|I_reg[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N23
dffeas \CPU_inst|decode_unit0|I_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg[7]~7_combout ),
	.asdata(\CPU_inst|decode_unit0|I_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.sload(\CPU_inst|hazard_unit0|hazard~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N10
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux2~0 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux2~0_combout  = (!\CPU_inst|decode_unit0|Decoder1~1_combout  & (\CPU_inst|decode_unit0|I_reg [7] & \CPU_inst|decode_unit0|I_reg [12]))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|Decoder1~1_combout ),
	.datac(\CPU_inst|decode_unit0|I_reg [7]),
	.datad(\CPU_inst|decode_unit0|I_reg [12]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux2~0 .lut_mask = 16'h3000;
defparam \CPU_inst|decode_unit0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N11
dffeas \CPU_inst|decode_unit0|mask_L_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|mask_L_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|mask_L_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|mask_L_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N22
cycloneive_lcell_comb \CPU_inst|mask_L1~0 (
// Equation(s):
// \CPU_inst|mask_L1~0_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (!\CPU_inst|PC0|stack_pop~1_combout  & (\CPU_inst|hazard_unit0|hazard~13_combout  & \CPU_inst|decode_unit0|mask_L_reg [2])))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datab(\CPU_inst|PC0|stack_pop~1_combout ),
	.datac(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.datad(\CPU_inst|decode_unit0|mask_L_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|mask_L1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask_L1~0 .lut_mask = 16'h1000;
defparam \CPU_inst|mask_L1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N23
dffeas \CPU_inst|mask_L1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask_L1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask_L1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask_L1[2] .is_wysiwyg = "true";
defparam \CPU_inst|mask_L1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N16
cycloneive_lcell_comb \CPU_inst|mask_L2~0 (
// Equation(s):
// \CPU_inst|mask_L2~0_combout  = (\CPU_inst|PC0|stack_pop~2_combout  & (!\CPU_inst|CALL2~q  & (\CPU_inst|mask_L1 [2] & !\CPU_inst|interrupt~q )))

	.dataa(\CPU_inst|PC0|stack_pop~2_combout ),
	.datab(\CPU_inst|CALL2~q ),
	.datac(\CPU_inst|mask_L1 [2]),
	.datad(\CPU_inst|interrupt~q ),
	.cin(gnd),
	.combout(\CPU_inst|mask_L2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask_L2~0 .lut_mask = 16'h0020;
defparam \CPU_inst|mask_L2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N17
dffeas \CPU_inst|mask_L2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask_L2~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask_L2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask_L2[2] .is_wysiwyg = "true";
defparam \CPU_inst|mask_L2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N5
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[9] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cycloneive_lcell_comb \CPU_inst|rotate_S01~1 (
// Equation(s):
// \CPU_inst|rotate_S01~1_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (\CPU_inst|decode_unit0|PC_I_field_reg [9] & (\CPU_inst|hazard_unit0|hazard~13_combout  & !\CPU_inst|PC0|stack_pop~1_combout )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datab(\CPU_inst|decode_unit0|PC_I_field_reg [9]),
	.datac(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.datad(\CPU_inst|PC0|stack_pop~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|rotate_S01~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_S01~1 .lut_mask = 16'h0040;
defparam \CPU_inst|rotate_S01~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N9
dffeas \CPU_inst|rotate_S01[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_S01~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_S01 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_S01[1] .is_wysiwyg = "true";
defparam \CPU_inst|rotate_S01[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N0
cycloneive_lcell_comb \CPU_inst|reg_file0|ivr_reg[0]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|ivr_reg[0]~feeder_combout  = \CPU_inst|ALU0|alu_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|ALU0|alu_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|ivr_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivr_reg[0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|reg_file0|ivr_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N1
dffeas \CPU_inst|reg_file0|ivr_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|ivr_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivr_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N16
cycloneive_lcell_comb \CPU_inst|decode_unit0|shift_L_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|shift_L_reg~2_combout  = (\CPU_inst|decode_unit0|I_reg [7] & ((\CPU_inst|decode_unit0|I_reg [12]) # (!\CPU_inst|decode_unit0|Decoder1~1_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|Decoder1~1_combout ),
	.datac(\CPU_inst|decode_unit0|I_reg [7]),
	.datad(\CPU_inst|decode_unit0|I_reg [12]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|shift_L_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg~2 .lut_mask = 16'hF030;
defparam \CPU_inst|decode_unit0|shift_L_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N17
dffeas \CPU_inst|decode_unit0|shift_L_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|shift_L_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|shift_L_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|shift_L_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
cycloneive_lcell_comb \CPU_inst|shift_L1~1 (
// Equation(s):
// \CPU_inst|shift_L1~1_combout  = (!\CPU_inst|PC0|stack_pop~1_combout  & (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (\CPU_inst|hazard_unit0|hazard~13_combout  & \CPU_inst|decode_unit0|shift_L_reg [2])))

	.dataa(\CPU_inst|PC0|stack_pop~1_combout ),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datac(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.datad(\CPU_inst|decode_unit0|shift_L_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_L1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L1~1 .lut_mask = 16'h1000;
defparam \CPU_inst|shift_L1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N25
dffeas \CPU_inst|shift_L1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L1~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L1[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N4
cycloneive_lcell_comb \CPU_inst|shift_L2~1 (
// Equation(s):
// \CPU_inst|shift_L2~1_combout  = (!\CPU_inst|interrupt~q  & (\CPU_inst|shift_L1 [2] & (\CPU_inst|PC0|stack_pop~2_combout  & !\CPU_inst|CALL2~q )))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|shift_L1 [2]),
	.datac(\CPU_inst|PC0|stack_pop~2_combout ),
	.datad(\CPU_inst|CALL2~q ),
	.cin(gnd),
	.combout(\CPU_inst|shift_L2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L2~1 .lut_mask = 16'h0040;
defparam \CPU_inst|shift_L2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N5
dffeas \CPU_inst|shift_L2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L2~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L2[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N9
dffeas \CPU_inst|shift_L3[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_L2 [2]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L3[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N31
dffeas \CPU_inst|shift_L4[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_L3 [2]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L4[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N0
cycloneive_lcell_comb \CPU_inst|decode_unit0|shift_L_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|shift_L_reg~1_combout  = (\CPU_inst|decode_unit0|I_reg [6] & ((\CPU_inst|decode_unit0|I_reg [12]) # (!\CPU_inst|decode_unit0|Decoder1~1_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [12]),
	.datac(\CPU_inst|decode_unit0|Decoder1~1_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [6]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|shift_L_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg~1 .lut_mask = 16'hCF00;
defparam \CPU_inst|decode_unit0|shift_L_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N1
dffeas \CPU_inst|decode_unit0|shift_L_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|shift_L_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|shift_L_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|shift_L_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N22
cycloneive_lcell_comb \CPU_inst|shift_L1~2 (
// Equation(s):
// \CPU_inst|shift_L1~2_combout  = (!\CPU_inst|PC0|stack_pop~1_combout  & (\CPU_inst|decode_unit0|shift_L_reg [1] & (\CPU_inst|hazard_unit0|hazard~13_combout  & !\CPU_inst|hazard_unit0|decoder_flush~0_combout )))

	.dataa(\CPU_inst|PC0|stack_pop~1_combout ),
	.datab(\CPU_inst|decode_unit0|shift_L_reg [1]),
	.datac(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.datad(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_L1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L1~2 .lut_mask = 16'h0040;
defparam \CPU_inst|shift_L1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N23
dffeas \CPU_inst|shift_L1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L1~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L1[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N4
cycloneive_lcell_comb \CPU_inst|shift_L2~2 (
// Equation(s):
// \CPU_inst|shift_L2~2_combout  = (\CPU_inst|shift_L1 [1] & (!\CPU_inst|CALL2~q  & (!\CPU_inst|interrupt~q  & \CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|shift_L1 [1]),
	.datab(\CPU_inst|CALL2~q ),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_L2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L2~2 .lut_mask = 16'h0200;
defparam \CPU_inst|shift_L2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N5
dffeas \CPU_inst|shift_L2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L2~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L2[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N1
dffeas \CPU_inst|shift_L3[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_L2 [1]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L3[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N5
dffeas \CPU_inst|shift_L4[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_L3 [1]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L4[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N18
cycloneive_lcell_comb \CPU_inst|decode_unit0|shift_L_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|shift_L_reg~0_combout  = (\CPU_inst|decode_unit0|I_reg [5] & ((\CPU_inst|decode_unit0|I_reg [12]) # (!\CPU_inst|decode_unit0|Decoder1~1_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [5]),
	.datac(\CPU_inst|decode_unit0|Decoder1~1_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [12]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|shift_L_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg~0 .lut_mask = 16'hCC0C;
defparam \CPU_inst|decode_unit0|shift_L_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N19
dffeas \CPU_inst|decode_unit0|shift_L_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|shift_L_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|shift_L_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|shift_L_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N24
cycloneive_lcell_comb \CPU_inst|shift_L1~0 (
// Equation(s):
// \CPU_inst|shift_L1~0_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (\CPU_inst|decode_unit0|shift_L_reg [0] & (!\CPU_inst|PC0|stack_pop~1_combout  & \CPU_inst|hazard_unit0|hazard~13_combout )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datab(\CPU_inst|decode_unit0|shift_L_reg [0]),
	.datac(\CPU_inst|PC0|stack_pop~1_combout ),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_L1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L1~0 .lut_mask = 16'h0400;
defparam \CPU_inst|shift_L1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N25
dffeas \CPU_inst|shift_L1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L1[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N4
cycloneive_lcell_comb \CPU_inst|shift_L2~0 (
// Equation(s):
// \CPU_inst|shift_L2~0_combout  = (\CPU_inst|PC0|stack_pop~2_combout  & (\CPU_inst|shift_L1 [0] & (!\CPU_inst|interrupt~q  & !\CPU_inst|CALL2~q )))

	.dataa(\CPU_inst|PC0|stack_pop~2_combout ),
	.datab(\CPU_inst|shift_L1 [0]),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|CALL2~q ),
	.cin(gnd),
	.combout(\CPU_inst|shift_L2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L2~0 .lut_mask = 16'h0008;
defparam \CPU_inst|shift_L2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N5
dffeas \CPU_inst|shift_L2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L2~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L2[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N9
dffeas \CPU_inst|shift_L3[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_L2 [0]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L3[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N27
dffeas \CPU_inst|shift_L4[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_L3 [0]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L4[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneive_lcell_comb \CPU_inst|shift_merge0|WideOr1~0 (
// Equation(s):
// \CPU_inst|shift_merge0|WideOr1~0_combout  = \CPU_inst|shift_L4 [2] $ (((\CPU_inst|shift_L4 [1]) # (\CPU_inst|shift_L4 [0])))

	.dataa(\CPU_inst|shift_L4 [2]),
	.datab(gnd),
	.datac(\CPU_inst|shift_L4 [1]),
	.datad(\CPU_inst|shift_L4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|WideOr1~0 .lut_mask = 16'h555A;
defparam \CPU_inst|shift_merge0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N17
dffeas \CPU_inst|shift_merge0|merge_mask[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_mask [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask[4] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_mask[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N8
cycloneive_lcell_comb \CPU_inst|decode_unit0|n_LB_w_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|n_LB_w_reg~0_combout  = (\CPU_inst|decode_unit0|Decoder1~1_combout  & (\CPU_inst|decode_unit0|I_reg [11])) # (!\CPU_inst|decode_unit0|Decoder1~1_combout  & ((\CPU_inst|decode_unit0|I_reg [3])))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|Decoder1~1_combout ),
	.datac(\CPU_inst|decode_unit0|I_reg [11]),
	.datad(\CPU_inst|decode_unit0|I_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|n_LB_w_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|n_LB_w_reg~0 .lut_mask = 16'hF3C0;
defparam \CPU_inst|decode_unit0|n_LB_w_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N9
dffeas \CPU_inst|decode_unit0|latch_address_w_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|n_LB_w_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|latch_address_w_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|latch_address_w_reg .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|latch_address_w_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N21
dffeas \CPU_inst|latch_address_w1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|latch_address_w_reg~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|latch_address_w1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|latch_address_w1 .is_wysiwyg = "true";
defparam \CPU_inst|latch_address_w1 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N19
dffeas \CPU_inst|latch_address_w2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|latch_address_w1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|latch_address_w2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|latch_address_w2 .is_wysiwyg = "true";
defparam \CPU_inst|latch_address_w2 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N11
dffeas \CPU_inst|latch_address_w3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|latch_address_w2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|latch_address_w3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|latch_address_w3 .is_wysiwyg = "true";
defparam \CPU_inst|latch_address_w3 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N13
dffeas \CPU_inst|latch_address_w4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|latch_address_w3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|latch_address_w4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|latch_address_w4 .is_wysiwyg = "true";
defparam \CPU_inst|latch_address_w4 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N15
dffeas \CPU_inst|latch_address_w5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|latch_address_w4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|latch_address_w5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|latch_address_w5 .is_wysiwyg = "true";
defparam \CPU_inst|latch_address_w5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N14
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux7~0 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux7~0_combout  = (!\CPU_inst|decode_unit0|I_reg [13] & (\CPU_inst|decode_unit0|I_reg [12] & \CPU_inst|decode_unit0|I_reg [14]))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [13]),
	.datac(\CPU_inst|decode_unit0|I_reg [12]),
	.datad(\CPU_inst|decode_unit0|I_reg [14]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux7~0 .lut_mask = 16'h3000;
defparam \CPU_inst|decode_unit0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N10
cycloneive_lcell_comb \CPU_inst|decode_unit0|latch_wren_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|latch_wren_reg~0_combout  = (\CPU_inst|decode_unit0|I_reg [15] & (\CPU_inst|decode_unit0|Mux7~0_combout )) # (!\CPU_inst|decode_unit0|I_reg [15] & ((\CPU_inst|decode_unit0|I_reg [4])))

	.dataa(\CPU_inst|decode_unit0|Mux7~0_combout ),
	.datab(\CPU_inst|decode_unit0|I_reg [15]),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [4]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|latch_wren_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|latch_wren_reg~0 .lut_mask = 16'hBB88;
defparam \CPU_inst|decode_unit0|latch_wren_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N11
dffeas \CPU_inst|decode_unit0|latch_wren_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|latch_wren_reg~0_combout ),
	.asdata(\CPU_inst|decode_unit0|latch_wren_reg~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.sload(\CPU_inst|hazard_unit0|hazard~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|latch_wren_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|latch_wren_reg .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|latch_wren_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N28
cycloneive_lcell_comb \CPU_inst|WC1~0 (
// Equation(s):
// \CPU_inst|WC1~0_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (\CPU_inst|decode_unit0|latch_wren_reg~q  & (!\CPU_inst|PC0|stack_pop~1_combout  & \CPU_inst|hazard_unit0|hazard~13_combout )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datab(\CPU_inst|decode_unit0|latch_wren_reg~q ),
	.datac(\CPU_inst|PC0|stack_pop~1_combout ),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|WC1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|WC1~0 .lut_mask = 16'h0400;
defparam \CPU_inst|WC1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N29
dffeas \CPU_inst|WC1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|WC1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|WC1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|WC1 .is_wysiwyg = "true";
defparam \CPU_inst|WC1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N14
cycloneive_lcell_comb \CPU_inst|WC2~0 (
// Equation(s):
// \CPU_inst|WC2~0_combout  = (\CPU_inst|PC0|stack_pop~2_combout  & (\CPU_inst|WC1~q  & (!\CPU_inst|interrupt~q  & !\CPU_inst|CALL2~q )))

	.dataa(\CPU_inst|PC0|stack_pop~2_combout ),
	.datab(\CPU_inst|WC1~q ),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|CALL2~q ),
	.cin(gnd),
	.combout(\CPU_inst|WC2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|WC2~0 .lut_mask = 16'h0008;
defparam \CPU_inst|WC2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N15
dffeas \CPU_inst|WC2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|WC2~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|WC2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|WC2 .is_wysiwyg = "true";
defparam \CPU_inst|WC2 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N1
dffeas \CPU_inst|WC3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|WC2~q ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|WC3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|WC3 .is_wysiwyg = "true";
defparam \CPU_inst|WC3 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N13
dffeas \CPU_inst|WC4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|WC3~q ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|WC4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|WC4 .is_wysiwyg = "true";
defparam \CPU_inst|WC4 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N19
dffeas \CPU_inst|latch_wren5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|WC4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|latch_wren5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|latch_wren5 .is_wysiwyg = "true";
defparam \CPU_inst|latch_wren5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneive_lcell_comb \CPU_inst|shift_merge0|RBD_reg[0]~0 (
// Equation(s):
// \CPU_inst|shift_merge0|RBD_reg[0]~0_combout  = (\CPU_inst|latch_address_w5~q  & (\CPU_inst|latch_wren5~q  & \CPU_inst|hazard_unit0|data_hazard~combout ))

	.dataa(\CPU_inst|latch_address_w5~q ),
	.datab(gnd),
	.datac(\CPU_inst|latch_wren5~q ),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|RBD_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[0]~0 .lut_mask = 16'hA000;
defparam \CPU_inst|shift_merge0|RBD_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N27
dffeas \CPU_inst|shift_merge0|RBD_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux6~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|RBD_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBD_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBD_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_in~5 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_in~5_combout  = (\CPU_inst|latch_address_w4~q  & (\CPU_inst|shift_merge0|RBD_reg [1])) # (!\CPU_inst|latch_address_w4~q  & ((\CPU_inst|shift_merge0|LBD_reg [1])))

	.dataa(\CPU_inst|shift_merge0|RBD_reg [1]),
	.datab(\CPU_inst|shift_merge0|LBD_reg [1]),
	.datac(gnd),
	.datad(\CPU_inst|latch_address_w4~q ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_in~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in~5 .lut_mask = 16'hAACC;
defparam \CPU_inst|shift_merge0|merge_in~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N3
dffeas \CPU_inst|shift_merge0|merge_in[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|merge_in~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_in[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_mask~1 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_mask~1_combout  = (!\CPU_inst|shift_L4 [2] & (\CPU_inst|shift_L4 [1] $ (\CPU_inst|shift_L4 [0])))

	.dataa(\CPU_inst|shift_L4 [2]),
	.datab(gnd),
	.datac(\CPU_inst|shift_L4 [1]),
	.datad(\CPU_inst|shift_L4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_mask~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask~1 .lut_mask = 16'h0550;
defparam \CPU_inst|shift_merge0|merge_mask~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N13
dffeas \CPU_inst|shift_merge0|merge_mask[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|merge_mask~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_mask [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_mask[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N14
cycloneive_lcell_comb \CPU_inst|decode_unit0|merge_D0_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|merge_D0_reg~1_combout  = (\CPU_inst|decode_unit0|Decoder1~1_combout  & (\CPU_inst|decode_unit0|I_reg [9])) # (!\CPU_inst|decode_unit0|Decoder1~1_combout  & ((\CPU_inst|decode_unit0|I_reg [1])))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|Decoder1~1_combout ),
	.datac(\CPU_inst|decode_unit0|I_reg [9]),
	.datad(\CPU_inst|decode_unit0|I_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|merge_D0_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|merge_D0_reg~1 .lut_mask = 16'hF3C0;
defparam \CPU_inst|decode_unit0|merge_D0_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N15
dffeas \CPU_inst|decode_unit0|merge_D0_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|merge_D0_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|merge_D0_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|merge_D0_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|merge_D0_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N30
cycloneive_lcell_comb \CPU_inst|merge_D01~1 (
// Equation(s):
// \CPU_inst|merge_D01~1_combout  = (!\CPU_inst|PC0|stack_pop~1_combout  & (\CPU_inst|decode_unit0|merge_D0_reg [1] & (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & \CPU_inst|hazard_unit0|hazard~13_combout )))

	.dataa(\CPU_inst|PC0|stack_pop~1_combout ),
	.datab(\CPU_inst|decode_unit0|merge_D0_reg [1]),
	.datac(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|merge_D01~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D01~1 .lut_mask = 16'h0400;
defparam \CPU_inst|merge_D01~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N31
dffeas \CPU_inst|merge_D01[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D01~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D01 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D01[1] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D01[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N12
cycloneive_lcell_comb \CPU_inst|merge_D02~1 (
// Equation(s):
// \CPU_inst|merge_D02~1_combout  = (!\CPU_inst|interrupt~q  & (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|stack_pop~2_combout  & \CPU_inst|merge_D01 [1])))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|CALL2~q ),
	.datac(\CPU_inst|PC0|stack_pop~2_combout ),
	.datad(\CPU_inst|merge_D01 [1]),
	.cin(gnd),
	.combout(\CPU_inst|merge_D02~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D02~1 .lut_mask = 16'h1000;
defparam \CPU_inst|merge_D02~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N13
dffeas \CPU_inst|merge_D02[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D02~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D02 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D02[1] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D02[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N18
cycloneive_lcell_comb \CPU_inst|merge_D03[1]~feeder (
// Equation(s):
// \CPU_inst|merge_D03[1]~feeder_combout  = \CPU_inst|merge_D02 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|merge_D02 [1]),
	.cin(gnd),
	.combout(\CPU_inst|merge_D03[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D03[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|merge_D03[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N19
dffeas \CPU_inst|merge_D03[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D03[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D03 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D03[1] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D03[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N24
cycloneive_lcell_comb \CPU_inst|merge_D04[1]~feeder (
// Equation(s):
// \CPU_inst|merge_D04[1]~feeder_combout  = \CPU_inst|merge_D03 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|merge_D03 [1]),
	.cin(gnd),
	.combout(\CPU_inst|merge_D04[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D04[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|merge_D04[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N25
dffeas \CPU_inst|merge_D04[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D04[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D04 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D04[1] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D04[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneive_lcell_comb \CPU_inst|merge_D05[1]~feeder (
// Equation(s):
// \CPU_inst|merge_D05[1]~feeder_combout  = \CPU_inst|merge_D04 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|merge_D04 [1]),
	.cin(gnd),
	.combout(\CPU_inst|merge_D05[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D05[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|merge_D05[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N21
dffeas \CPU_inst|merge_D05[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D05[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D05 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D05[1] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D05[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneive_lcell_comb \CPU_inst|shift_merge0|WideOr2~0 (
// Equation(s):
// \CPU_inst|shift_merge0|WideOr2~0_combout  = (!\CPU_inst|shift_L4 [2] & ((\CPU_inst|shift_L4 [1]) # (\CPU_inst|shift_L4 [0])))

	.dataa(\CPU_inst|shift_L4 [2]),
	.datab(gnd),
	.datac(\CPU_inst|shift_L4 [1]),
	.datad(\CPU_inst|shift_L4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|WideOr2~0 .lut_mask = 16'h5550;
defparam \CPU_inst|shift_merge0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N7
dffeas \CPU_inst|shift_merge0|merge_mask[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_mask [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask[3] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_mask[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneive_lcell_comb \CPU_inst|shift_merge0|WideOr0~0 (
// Equation(s):
// \CPU_inst|shift_merge0|WideOr0~0_combout  = (\CPU_inst|shift_L4 [2] & (!\CPU_inst|shift_L4 [1])) # (!\CPU_inst|shift_L4 [2] & ((\CPU_inst|shift_L4 [1]) # (\CPU_inst|shift_L4 [0])))

	.dataa(\CPU_inst|shift_L4 [2]),
	.datab(gnd),
	.datac(\CPU_inst|shift_L4 [1]),
	.datad(\CPU_inst|shift_L4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|WideOr0~0 .lut_mask = 16'h5F5A;
defparam \CPU_inst|shift_merge0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N15
dffeas \CPU_inst|shift_merge0|merge_mask[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_mask [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask[5] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_mask[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux6~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux6~0_combout  = (\CPU_inst|shift_merge0|merge_in [1] & ((\CPU_inst|merge_D05 [1]) # (\CPU_inst|shift_merge0|merge_mask [5])))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_in [1]),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|shift_merge0|merge_mask [5]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux6~0 .lut_mask = 16'hCCC0;
defparam \CPU_inst|shift_merge0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux6~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux6~1_combout  = (\CPU_inst|merge_D05 [0] & (\CPU_inst|merge_D05 [1])) # (!\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|Mux6~0_combout  & ((\CPU_inst|shift_merge0|merge_mask [3]) # (!\CPU_inst|merge_D05 [1]))))

	.dataa(\CPU_inst|merge_D05 [0]),
	.datab(\CPU_inst|merge_D05 [1]),
	.datac(\CPU_inst|shift_merge0|merge_mask [3]),
	.datad(\CPU_inst|shift_merge0|Mux6~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux6~1 .lut_mask = 16'hD988;
defparam \CPU_inst|shift_merge0|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux6~2 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux6~2_combout  = (\CPU_inst|shift_merge0|merge_in [1] & ((\CPU_inst|shift_merge0|merge_mask [2]) # (!\CPU_inst|shift_merge0|Mux6~1_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_in [1]),
	.datac(\CPU_inst|shift_merge0|merge_mask [2]),
	.datad(\CPU_inst|shift_merge0|Mux6~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux6~2 .lut_mask = 16'hC0CC;
defparam \CPU_inst|shift_merge0|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux6~3 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux6~3_combout  = (\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|Mux6~2_combout  & ((\CPU_inst|shift_merge0|merge_mask [4]) # (\CPU_inst|shift_merge0|Mux6~1_combout )))) # (!\CPU_inst|merge_D05 [0] & 
// (((\CPU_inst|shift_merge0|Mux6~1_combout ))))

	.dataa(\CPU_inst|merge_D05 [0]),
	.datab(\CPU_inst|shift_merge0|merge_mask [4]),
	.datac(\CPU_inst|shift_merge0|Mux6~2_combout ),
	.datad(\CPU_inst|shift_merge0|Mux6~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux6~3 .lut_mask = 16'hF580;
defparam \CPU_inst|shift_merge0|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_mask~0 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_mask~0_combout  = (\CPU_inst|shift_L4 [2] & ((!\CPU_inst|shift_L4 [0]) # (!\CPU_inst|shift_L4 [1]))) # (!\CPU_inst|shift_L4 [2] & ((\CPU_inst|shift_L4 [1]) # (\CPU_inst|shift_L4 [0])))

	.dataa(\CPU_inst|shift_L4 [2]),
	.datab(gnd),
	.datac(\CPU_inst|shift_L4 [1]),
	.datad(\CPU_inst|shift_L4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_mask~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask~0 .lut_mask = 16'h5FFA;
defparam \CPU_inst|shift_merge0|merge_mask~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N5
dffeas \CPU_inst|shift_merge0|merge_mask[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|merge_mask~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_mask [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask[6] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_mask[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneive_lcell_comb \CPU_inst|shift_merge0|Decoder0~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Decoder0~0_combout  = (\CPU_inst|shift_L4 [2]) # ((\CPU_inst|shift_L4 [1]) # (\CPU_inst|shift_L4 [0]))

	.dataa(\CPU_inst|shift_L4 [2]),
	.datab(gnd),
	.datac(\CPU_inst|shift_L4 [1]),
	.datad(\CPU_inst|shift_L4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Decoder0~0 .lut_mask = 16'hFFFA;
defparam \CPU_inst|shift_merge0|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N19
dffeas \CPU_inst|shift_merge0|merge_mask[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_mask [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask[7] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_mask[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux6~5 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux6~5_combout  = (\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|merge_mask [6]) # ((!\CPU_inst|merge_D05 [1])))) # (!\CPU_inst|merge_D05 [0] & (((\CPU_inst|shift_merge0|merge_mask [7] & \CPU_inst|merge_D05 [1]))))

	.dataa(\CPU_inst|shift_merge0|merge_mask [6]),
	.datab(\CPU_inst|merge_D05 [0]),
	.datac(\CPU_inst|shift_merge0|merge_mask [7]),
	.datad(\CPU_inst|merge_D05 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux6~5 .lut_mask = 16'hB8CC;
defparam \CPU_inst|shift_merge0|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneive_lcell_comb \CPU_inst|shift_merge0|Decoder0~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Decoder0~1_combout  = (!\CPU_inst|shift_L4 [2] & (!\CPU_inst|shift_L4 [1] & \CPU_inst|shift_L4 [0]))

	.dataa(\CPU_inst|shift_L4 [2]),
	.datab(gnd),
	.datac(\CPU_inst|shift_L4 [1]),
	.datad(\CPU_inst|shift_L4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Decoder0~1 .lut_mask = 16'h0500;
defparam \CPU_inst|shift_merge0|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N21
dffeas \CPU_inst|shift_merge0|merge_mask[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_mask [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_mask[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneive_lcell_comb \CPU_inst|shift_merge0|shift_reg~3 (
// Equation(s):
// \CPU_inst|shift_merge0|shift_reg~3_combout  = (\CPU_inst|ALU0|alu_reg [1] & (((\CPU_inst|shift_L4 [1]) # (\CPU_inst|shift_L4 [2])) # (!\CPU_inst|shift_L4 [0])))

	.dataa(\CPU_inst|shift_L4 [0]),
	.datab(\CPU_inst|shift_L4 [1]),
	.datac(\CPU_inst|shift_L4 [2]),
	.datad(\CPU_inst|ALU0|alu_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg~3 .lut_mask = 16'hFD00;
defparam \CPU_inst|shift_merge0|shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N1
dffeas \CPU_inst|shift_merge0|shift_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux6~4 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux6~4_combout  = (\CPU_inst|merge_D05 [1] & (((\CPU_inst|shift_merge0|merge_in [1])))) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|shift_reg [1]) # ((\CPU_inst|shift_merge0|merge_mask [1] & 
// \CPU_inst|shift_merge0|merge_in [1]))))

	.dataa(\CPU_inst|shift_merge0|merge_mask [1]),
	.datab(\CPU_inst|merge_D05 [1]),
	.datac(\CPU_inst|shift_merge0|shift_reg [1]),
	.datad(\CPU_inst|shift_merge0|merge_in [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux6~4 .lut_mask = 16'hFE30;
defparam \CPU_inst|shift_merge0|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux6~6 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux6~6_combout  = (\CPU_inst|shift_merge0|Mux6~5_combout  & ((\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|Mux6~4_combout )) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|shift_reg [0]))))) # 
// (!\CPU_inst|shift_merge0|Mux6~5_combout  & (!\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|Mux6~4_combout )))

	.dataa(\CPU_inst|shift_merge0|Mux6~5_combout ),
	.datab(\CPU_inst|merge_D05 [1]),
	.datac(\CPU_inst|shift_merge0|Mux6~4_combout ),
	.datad(\CPU_inst|shift_merge0|shift_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux6~6 .lut_mask = 16'hB290;
defparam \CPU_inst|shift_merge0|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux6~7 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux6~7_combout  = (\CPU_inst|merge_D05 [2] & (\CPU_inst|shift_merge0|Mux6~3_combout )) # (!\CPU_inst|merge_D05 [2] & ((\CPU_inst|shift_merge0|Mux6~6_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|merge_D05 [2]),
	.datac(\CPU_inst|shift_merge0|Mux6~3_combout ),
	.datad(\CPU_inst|shift_merge0|Mux6~6_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux6~7 .lut_mask = 16'hF3C0;
defparam \CPU_inst|shift_merge0|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneive_lcell_comb \CPU_inst|shift_merge0|LBD_reg[1]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|LBD_reg[1]~feeder_combout  = \CPU_inst|shift_merge0|Mux6~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|Mux6~7_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|LBD_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|shift_merge0|LBD_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneive_lcell_comb \CPU_inst|shift_merge0|LBD_reg[0]~0 (
// Equation(s):
// \CPU_inst|shift_merge0|LBD_reg[0]~0_combout  = (\CPU_inst|latch_wren5~q  & (!\CPU_inst|latch_address_w5~q  & \CPU_inst|hazard_unit0|data_hazard~combout ))

	.dataa(gnd),
	.datab(\CPU_inst|latch_wren5~q ),
	.datac(\CPU_inst|latch_address_w5~q ),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|LBD_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[0]~0 .lut_mask = 16'h0C00;
defparam \CPU_inst|shift_merge0|LBD_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N23
dffeas \CPU_inst|shift_merge0|LBD_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|LBD_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|LBD_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBD_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBD_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N22
cycloneive_lcell_comb \CPU_inst|alu_I_field1~4 (
// Equation(s):
// \CPU_inst|alu_I_field1~4_combout  = (!\CPU_inst|PC0|stack_pop~1_combout  & (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (\CPU_inst|decode_unit0|PC_I_field_reg [3] & \CPU_inst|hazard_unit0|hazard~13_combout )))

	.dataa(\CPU_inst|PC0|stack_pop~1_combout ),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [3]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field1~4 .lut_mask = 16'h1000;
defparam \CPU_inst|alu_I_field1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N23
dffeas \CPU_inst|alu_I_field1[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field1~4_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field1[3] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N18
cycloneive_lcell_comb \CPU_inst|alu_I_field2~4 (
// Equation(s):
// \CPU_inst|alu_I_field2~4_combout  = (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|stack_pop~2_combout  & (\CPU_inst|alu_I_field1 [3] & !\CPU_inst|interrupt~q )))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|PC0|stack_pop~2_combout ),
	.datac(\CPU_inst|alu_I_field1 [3]),
	.datad(\CPU_inst|interrupt~q ),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field2~4 .lut_mask = 16'h0040;
defparam \CPU_inst|alu_I_field2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N19
dffeas \CPU_inst|alu_I_field2[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field2~4_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field2[3] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N13
dffeas \CPU_inst|alu_I_field3[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|alu_I_field2 [3]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field3[3] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N12
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[3]~8 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[3]~8_combout  = (\CPU_inst|alu_b_source3~q  & (\CPU_inst|alu_I_field3 [3])) # (!\CPU_inst|alu_b_source3~q  & ((\CPU_inst|ALU0|alu_reg [3])))

	.dataa(gnd),
	.datab(\CPU_inst|alu_b_source3~q ),
	.datac(\CPU_inst|alu_I_field3 [3]),
	.datad(\CPU_inst|ALU0|alu_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[3]~8 .lut_mask = 16'hF3C0;
defparam \CPU_inst|alu_b_mux_out[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N3
dffeas \CPU_inst|reg_file0|aux[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|aux [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|aux[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|aux[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N2
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[3]~9 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[3]~9_combout  = (\CPU_inst|alu_b_source3~q  & (\CPU_inst|alu_b_mux_out[3]~8_combout )) # (!\CPU_inst|alu_b_source3~q  & ((\CPU_inst|reg_file0|aux_forward~combout  & (\CPU_inst|alu_b_mux_out[3]~8_combout )) # 
// (!\CPU_inst|reg_file0|aux_forward~combout  & ((\CPU_inst|reg_file0|aux [3])))))

	.dataa(\CPU_inst|alu_b_mux_out[3]~8_combout ),
	.datab(\CPU_inst|alu_b_source3~q ),
	.datac(\CPU_inst|reg_file0|aux [3]),
	.datad(\CPU_inst|reg_file0|aux_forward~combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[3]~9 .lut_mask = 16'hAAB8;
defparam \CPU_inst|alu_b_mux_out[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N6
cycloneive_lcell_comb \CPU_inst|decode_unit0|always0~5 (
// Equation(s):
// \CPU_inst|decode_unit0|always0~5_combout  = (!\CPU_inst|decode_unit0|I_reg [4] & (((!\CPU_inst|decode_unit0|I_reg [1]) # (!\CPU_inst|decode_unit0|I_reg [0])) # (!\CPU_inst|decode_unit0|I_reg [2])))

	.dataa(\CPU_inst|decode_unit0|I_reg [2]),
	.datab(\CPU_inst|decode_unit0|I_reg [4]),
	.datac(\CPU_inst|decode_unit0|I_reg [0]),
	.datad(\CPU_inst|decode_unit0|I_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|always0~5 .lut_mask = 16'h1333;
defparam \CPU_inst|decode_unit0|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N10
cycloneive_lcell_comb \CPU_inst|decode_unit0|always0~1 (
// Equation(s):
// \CPU_inst|decode_unit0|always0~1_combout  = (\CPU_inst|decode_unit0|I_reg [8] & (\CPU_inst|decode_unit0|I_reg [0] & (\CPU_inst|decode_unit0|I_reg [9] $ (!\CPU_inst|decode_unit0|I_reg [1])))) # (!\CPU_inst|decode_unit0|I_reg [8] & 
// (!\CPU_inst|decode_unit0|I_reg [0] & (\CPU_inst|decode_unit0|I_reg [9] $ (!\CPU_inst|decode_unit0|I_reg [1]))))

	.dataa(\CPU_inst|decode_unit0|I_reg [8]),
	.datab(\CPU_inst|decode_unit0|I_reg [0]),
	.datac(\CPU_inst|decode_unit0|I_reg [9]),
	.datad(\CPU_inst|decode_unit0|I_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|always0~1 .lut_mask = 16'h9009;
defparam \CPU_inst|decode_unit0|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N30
cycloneive_lcell_comb \CPU_inst|decode_unit0|always0~2 (
// Equation(s):
// \CPU_inst|decode_unit0|always0~2_combout  = (\CPU_inst|decode_unit0|I_reg [3] & (\CPU_inst|decode_unit0|I_reg [11] & (\CPU_inst|decode_unit0|I_reg [2] $ (!\CPU_inst|decode_unit0|I_reg [10])))) # (!\CPU_inst|decode_unit0|I_reg [3] & 
// (!\CPU_inst|decode_unit0|I_reg [11] & (\CPU_inst|decode_unit0|I_reg [2] $ (!\CPU_inst|decode_unit0|I_reg [10]))))

	.dataa(\CPU_inst|decode_unit0|I_reg [3]),
	.datab(\CPU_inst|decode_unit0|I_reg [2]),
	.datac(\CPU_inst|decode_unit0|I_reg [10]),
	.datad(\CPU_inst|decode_unit0|I_reg [11]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|always0~2 .lut_mask = 16'h8241;
defparam \CPU_inst|decode_unit0|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N30
cycloneive_lcell_comb \CPU_inst|decode_unit0|always0~3 (
// Equation(s):
// \CPU_inst|decode_unit0|always0~3_combout  = (!\CPU_inst|decode_unit0|I_reg [6] & (!\CPU_inst|decode_unit0|I_reg [5] & (\CPU_inst|decode_unit0|I_reg [4] $ (!\CPU_inst|decode_unit0|I_reg [12]))))

	.dataa(\CPU_inst|decode_unit0|I_reg [6]),
	.datab(\CPU_inst|decode_unit0|I_reg [5]),
	.datac(\CPU_inst|decode_unit0|I_reg [4]),
	.datad(\CPU_inst|decode_unit0|I_reg [12]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|always0~3 .lut_mask = 16'h1001;
defparam \CPU_inst|decode_unit0|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N4
cycloneive_lcell_comb \CPU_inst|decode_unit0|always0~4 (
// Equation(s):
// \CPU_inst|decode_unit0|always0~4_combout  = (\CPU_inst|decode_unit0|always0~1_combout  & (!\CPU_inst|decode_unit0|I_reg [7] & (\CPU_inst|decode_unit0|always0~2_combout  & \CPU_inst|decode_unit0|always0~3_combout )))

	.dataa(\CPU_inst|decode_unit0|always0~1_combout ),
	.datab(\CPU_inst|decode_unit0|I_reg [7]),
	.datac(\CPU_inst|decode_unit0|always0~2_combout ),
	.datad(\CPU_inst|decode_unit0|always0~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|always0~4 .lut_mask = 16'h2000;
defparam \CPU_inst|decode_unit0|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N20
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux0~0 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux0~0_combout  = (\CPU_inst|decode_unit0|I_reg [12]) # ((\CPU_inst|decode_unit0|I_reg [15]) # ((\CPU_inst|decode_unit0|always0~5_combout  & \CPU_inst|decode_unit0|always0~4_combout )))

	.dataa(\CPU_inst|decode_unit0|always0~5_combout ),
	.datab(\CPU_inst|decode_unit0|I_reg [12]),
	.datac(\CPU_inst|decode_unit0|always0~4_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [15]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux0~0 .lut_mask = 16'hFFEC;
defparam \CPU_inst|decode_unit0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N22
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_source_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_source_reg~0_combout  = (\CPU_inst|decode_unit0|Mux1~1_combout  & ((\CPU_inst|decode_unit0|Mux0~0_combout ))) # (!\CPU_inst|decode_unit0|Mux1~1_combout  & (\CPU_inst|decode_unit0|I_reg [12]))

	.dataa(\CPU_inst|decode_unit0|Mux1~1_combout ),
	.datab(\CPU_inst|decode_unit0|I_reg [12]),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_source_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_source_reg~0 .lut_mask = 16'hEE44;
defparam \CPU_inst|decode_unit0|rotate_source_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N23
dffeas \CPU_inst|decode_unit0|rotate_source_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|rotate_source_reg~0_combout ),
	.asdata(\CPU_inst|decode_unit0|rotate_source_reg~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.sload(\CPU_inst|hazard_unit0|hazard~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|rotate_source_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_source_reg .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|rotate_source_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N18
cycloneive_lcell_comb \CPU_inst|alu_a_source1~0 (
// Equation(s):
// \CPU_inst|alu_a_source1~0_combout  = (!\CPU_inst|PC0|stack_pop~1_combout  & (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (\CPU_inst|hazard_unit0|hazard~13_combout  & \CPU_inst|decode_unit0|rotate_source_reg~q )))

	.dataa(\CPU_inst|PC0|stack_pop~1_combout ),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datac(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.datad(\CPU_inst|decode_unit0|rotate_source_reg~q ),
	.cin(gnd),
	.combout(\CPU_inst|alu_a_source1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_a_source1~0 .lut_mask = 16'h1000;
defparam \CPU_inst|alu_a_source1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N19
dffeas \CPU_inst|alu_a_source1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_a_source1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_a_source1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_a_source1 .is_wysiwyg = "true";
defparam \CPU_inst|alu_a_source1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N6
cycloneive_lcell_comb \CPU_inst|alu_a_source2~0 (
// Equation(s):
// \CPU_inst|alu_a_source2~0_combout  = (\CPU_inst|alu_a_source1~q  & (!\CPU_inst|CALL2~q  & (!\CPU_inst|interrupt~q  & \CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|alu_a_source1~q ),
	.datab(\CPU_inst|CALL2~q ),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_a_source2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_a_source2~0 .lut_mask = 16'h0200;
defparam \CPU_inst|alu_a_source2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N7
dffeas \CPU_inst|alu_a_source2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_a_source2~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_a_source2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_a_source2 .is_wysiwyg = "true";
defparam \CPU_inst|alu_a_source2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneive_lcell_comb \CPU_inst|alu_a_source3~feeder (
// Equation(s):
// \CPU_inst|alu_a_source3~feeder_combout  = \CPU_inst|alu_a_source2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|alu_a_source2~q ),
	.cin(gnd),
	.combout(\CPU_inst|alu_a_source3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_a_source3~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|alu_a_source3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N11
dffeas \CPU_inst|alu_a_source3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_a_source3~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_a_source3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_a_source3 .is_wysiwyg = "true";
defparam \CPU_inst|alu_a_source3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_R_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_R_reg~2_combout  = (!\CPU_inst|decode_unit0|I_reg [4] & \CPU_inst|decode_unit0|I_reg [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|I_reg [4]),
	.datad(\CPU_inst|decode_unit0|I_reg [7]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_R_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_R_reg~2 .lut_mask = 16'h0F00;
defparam \CPU_inst|decode_unit0|rotate_R_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N25
dffeas \CPU_inst|decode_unit0|rotate_R_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|rotate_R_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|rotate_R_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_R_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|rotate_R_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N20
cycloneive_lcell_comb \CPU_inst|rotate_R1~2 (
// Equation(s):
// \CPU_inst|rotate_R1~2_combout  = (\CPU_inst|decode_unit0|rotate_R_reg [2] & (!\CPU_inst|PC0|stack_pop~1_combout  & (\CPU_inst|hazard_unit0|hazard~13_combout  & !\CPU_inst|hazard_unit0|decoder_flush~0_combout )))

	.dataa(\CPU_inst|decode_unit0|rotate_R_reg [2]),
	.datab(\CPU_inst|PC0|stack_pop~1_combout ),
	.datac(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.datad(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|rotate_R1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_R1~2 .lut_mask = 16'h0020;
defparam \CPU_inst|rotate_R1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N21
dffeas \CPU_inst|rotate_R1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_R1~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_R1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_R1[2] .is_wysiwyg = "true";
defparam \CPU_inst|rotate_R1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N10
cycloneive_lcell_comb \CPU_inst|rotate_R2~2 (
// Equation(s):
// \CPU_inst|rotate_R2~2_combout  = (!\CPU_inst|interrupt~q  & (\CPU_inst|rotate_R1 [2] & (\CPU_inst|PC0|stack_pop~2_combout  & !\CPU_inst|CALL2~q )))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|rotate_R1 [2]),
	.datac(\CPU_inst|PC0|stack_pop~2_combout ),
	.datad(\CPU_inst|CALL2~q ),
	.cin(gnd),
	.combout(\CPU_inst|rotate_R2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_R2~2 .lut_mask = 16'h0040;
defparam \CPU_inst|rotate_R2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N11
dffeas \CPU_inst|rotate_R2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_R2~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_R2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_R2[2] .is_wysiwyg = "true";
defparam \CPU_inst|rotate_R2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N16
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_mux_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_mux_reg~0_combout  = (!\CPU_inst|decode_unit0|I_reg [10] & (!\CPU_inst|decode_unit0|I_reg [9] & (\CPU_inst|decode_unit0|I_reg [11] & !\CPU_inst|decode_unit0|I_reg [8])))

	.dataa(\CPU_inst|decode_unit0|I_reg [10]),
	.datab(\CPU_inst|decode_unit0|I_reg [9]),
	.datac(\CPU_inst|decode_unit0|I_reg [11]),
	.datad(\CPU_inst|decode_unit0|I_reg [8]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_mux_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_mux_reg~0 .lut_mask = 16'h0010;
defparam \CPU_inst|decode_unit0|rotate_mux_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N30
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_mux_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_mux_reg~1_combout  = (!\CPU_inst|hazard_unit0|decoder_RST~0_combout  & ((\CPU_inst|hazard_unit0|hazard~14_combout  & ((\CPU_inst|decode_unit0|rotate_mux_reg~q ))) # (!\CPU_inst|hazard_unit0|hazard~14_combout  & 
// (\CPU_inst|decode_unit0|rotate_mux_reg~0_combout ))))

	.dataa(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.datab(\CPU_inst|decode_unit0|rotate_mux_reg~0_combout ),
	.datac(\CPU_inst|decode_unit0|rotate_mux_reg~q ),
	.datad(\CPU_inst|hazard_unit0|hazard~14_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_mux_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_mux_reg~1 .lut_mask = 16'h5044;
defparam \CPU_inst|decode_unit0|rotate_mux_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N31
dffeas \CPU_inst|decode_unit0|rotate_mux_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|rotate_mux_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|rotate_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_mux_reg .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|rotate_mux_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N28
cycloneive_lcell_comb \CPU_inst|rotate_mux1~0 (
// Equation(s):
// \CPU_inst|rotate_mux1~0_combout  = (\CPU_inst|decode_unit0|rotate_mux_reg~q  & (!\CPU_inst|PC0|stack_pop~1_combout  & (\CPU_inst|hazard_unit0|hazard~13_combout  & !\CPU_inst|hazard_unit0|decoder_flush~0_combout )))

	.dataa(\CPU_inst|decode_unit0|rotate_mux_reg~q ),
	.datab(\CPU_inst|PC0|stack_pop~1_combout ),
	.datac(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.datad(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|rotate_mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_mux1~0 .lut_mask = 16'h0020;
defparam \CPU_inst|rotate_mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N29
dffeas \CPU_inst|rotate_mux1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_mux1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_mux1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_mux1 .is_wysiwyg = "true";
defparam \CPU_inst|rotate_mux1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N14
cycloneive_lcell_comb \CPU_inst|rotate_mux2~0 (
// Equation(s):
// \CPU_inst|rotate_mux2~0_combout  = (!\CPU_inst|interrupt~q  & (\CPU_inst|rotate_mux1~q  & (\CPU_inst|PC0|stack_pop~2_combout  & !\CPU_inst|CALL2~q )))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|rotate_mux1~q ),
	.datac(\CPU_inst|PC0|stack_pop~2_combout ),
	.datad(\CPU_inst|CALL2~q ),
	.cin(gnd),
	.combout(\CPU_inst|rotate_mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_mux2~0 .lut_mask = 16'h0040;
defparam \CPU_inst|rotate_mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N15
dffeas \CPU_inst|rotate_mux2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_mux2~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_mux2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_mux2 .is_wysiwyg = "true";
defparam \CPU_inst|rotate_mux2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N26
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_R_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_R_reg~0_combout  = (!\CPU_inst|decode_unit0|I_reg [4] & \CPU_inst|decode_unit0|I_reg [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|I_reg [4]),
	.datad(\CPU_inst|decode_unit0|I_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_R_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_R_reg~0 .lut_mask = 16'h0F00;
defparam \CPU_inst|decode_unit0|rotate_R_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N27
dffeas \CPU_inst|decode_unit0|rotate_R_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|rotate_R_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|rotate_R_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_R_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|rotate_R_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
cycloneive_lcell_comb \CPU_inst|rotate_R1~0 (
// Equation(s):
// \CPU_inst|rotate_R1~0_combout  = (!\CPU_inst|PC0|stack_pop~1_combout  & (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (\CPU_inst|hazard_unit0|hazard~13_combout  & \CPU_inst|decode_unit0|rotate_R_reg [0])))

	.dataa(\CPU_inst|PC0|stack_pop~1_combout ),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datac(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.datad(\CPU_inst|decode_unit0|rotate_R_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|rotate_R1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_R1~0 .lut_mask = 16'h1000;
defparam \CPU_inst|rotate_R1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N21
dffeas \CPU_inst|rotate_R1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_R1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_R1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_R1[0] .is_wysiwyg = "true";
defparam \CPU_inst|rotate_R1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N0
cycloneive_lcell_comb \CPU_inst|rotate_R2~0 (
// Equation(s):
// \CPU_inst|rotate_R2~0_combout  = (!\CPU_inst|interrupt~q  & (\CPU_inst|rotate_R1 [0] & (\CPU_inst|PC0|stack_pop~2_combout  & !\CPU_inst|CALL2~q )))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|rotate_R1 [0]),
	.datac(\CPU_inst|PC0|stack_pop~2_combout ),
	.datad(\CPU_inst|CALL2~q ),
	.cin(gnd),
	.combout(\CPU_inst|rotate_R2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_R2~0 .lut_mask = 16'h0040;
defparam \CPU_inst|rotate_R2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N1
dffeas \CPU_inst|rotate_R2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_R2~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_R2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_R2[0] .is_wysiwyg = "true";
defparam \CPU_inst|rotate_R2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N28
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_R_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_R_reg~1_combout  = (!\CPU_inst|decode_unit0|I_reg [4] & \CPU_inst|decode_unit0|I_reg [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|I_reg [4]),
	.datad(\CPU_inst|decode_unit0|I_reg [6]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_R_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_R_reg~1 .lut_mask = 16'h0F00;
defparam \CPU_inst|decode_unit0|rotate_R_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N29
dffeas \CPU_inst|decode_unit0|rotate_R_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|rotate_R_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|rotate_R_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_R_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|rotate_R_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N28
cycloneive_lcell_comb \CPU_inst|rotate_R1~1 (
// Equation(s):
// \CPU_inst|rotate_R1~1_combout  = (!\CPU_inst|PC0|stack_pop~1_combout  & (\CPU_inst|decode_unit0|rotate_R_reg [1] & (\CPU_inst|hazard_unit0|hazard~13_combout  & !\CPU_inst|hazard_unit0|decoder_flush~0_combout )))

	.dataa(\CPU_inst|PC0|stack_pop~1_combout ),
	.datab(\CPU_inst|decode_unit0|rotate_R_reg [1]),
	.datac(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.datad(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|rotate_R1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_R1~1 .lut_mask = 16'h0040;
defparam \CPU_inst|rotate_R1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N29
dffeas \CPU_inst|rotate_R1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_R1~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_R1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_R1[1] .is_wysiwyg = "true";
defparam \CPU_inst|rotate_R1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
cycloneive_lcell_comb \CPU_inst|rotate_R2~1 (
// Equation(s):
// \CPU_inst|rotate_R2~1_combout  = (\CPU_inst|rotate_R1 [1] & (!\CPU_inst|CALL2~q  & (!\CPU_inst|interrupt~q  & \CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|rotate_R1 [1]),
	.datab(\CPU_inst|CALL2~q ),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|rotate_R2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_R2~1 .lut_mask = 16'h0200;
defparam \CPU_inst|rotate_R2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N17
dffeas \CPU_inst|rotate_R2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_R2~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_R2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_R2[1] .is_wysiwyg = "true";
defparam \CPU_inst|rotate_R2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N14
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~7 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~7_combout  = (!\CPU_inst|rotate_mux2~q  & (!\CPU_inst|rotate_R2 [0] & \CPU_inst|rotate_R2 [1]))

	.dataa(\CPU_inst|rotate_mux2~q ),
	.datab(\CPU_inst|rotate_R2 [0]),
	.datac(gnd),
	.datad(\CPU_inst|rotate_R2 [1]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~7 .lut_mask = 16'h1100;
defparam \CPU_inst|right_rotate0|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N6
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~3 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~3_combout  = (!\CPU_inst|rotate_mux2~q  & (!\CPU_inst|rotate_R2 [0] & !\CPU_inst|rotate_R2 [1]))

	.dataa(\CPU_inst|rotate_mux2~q ),
	.datab(\CPU_inst|rotate_R2 [0]),
	.datac(gnd),
	.datad(\CPU_inst|rotate_R2 [1]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~3 .lut_mask = 16'h0011;
defparam \CPU_inst|right_rotate0|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneive_lcell_comb \CPU_inst|reg_file0|ivl_reg[3]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|ivl_reg[3]~feeder_combout  = \CPU_inst|ALU0|alu_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|ivl_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivl_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|ivl_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N19
dffeas \CPU_inst|reg_file0|ivl_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|ivl_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivl_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivl_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivl_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N17
dffeas \CPU_inst|reg_file0|r5[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r5[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r5[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N21
dffeas \CPU_inst|reg_file0|r4[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r4[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r4[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N11
dffeas \CPU_inst|reg_file0|r6[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r6 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r6[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N20
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux4~2 (
// Equation(s):
// \CPU_inst|reg_file0|Mux4~2_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0]) # ((\CPU_inst|reg_file0|r6 [3])))) # (!\CPU_inst|src_raddr1 [1] & (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r4 [3])))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r4 [3]),
	.datad(\CPU_inst|reg_file0|r6 [3]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux4~2 .lut_mask = 16'hBA98;
defparam \CPU_inst|reg_file0|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N16
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux4~3 (
// Equation(s):
// \CPU_inst|reg_file0|Mux4~3_combout  = (\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|Mux4~2_combout  & (\CPU_inst|reg_file0|ivl_reg [3])) # (!\CPU_inst|reg_file0|Mux4~2_combout  & ((\CPU_inst|reg_file0|r5 [3]))))) # (!\CPU_inst|src_raddr1 [0] & 
// (((\CPU_inst|reg_file0|Mux4~2_combout ))))

	.dataa(\CPU_inst|reg_file0|ivl_reg [3]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r5 [3]),
	.datad(\CPU_inst|reg_file0|Mux4~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux4~3 .lut_mask = 16'hBBC0;
defparam \CPU_inst|reg_file0|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N29
dffeas \CPU_inst|reg_file0|r1[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r1[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux4~4 (
// Equation(s):
// \CPU_inst|reg_file0|Mux4~4_combout  = (\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|r1 [3]) # ((\CPU_inst|src_raddr1 [1])))) # (!\CPU_inst|src_raddr1 [0] & (((!\CPU_inst|src_raddr1 [1] & \CPU_inst|reg_file0|aux [3]))))

	.dataa(\CPU_inst|src_raddr1 [0]),
	.datab(\CPU_inst|reg_file0|r1 [3]),
	.datac(\CPU_inst|src_raddr1 [1]),
	.datad(\CPU_inst|reg_file0|aux [3]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux4~4 .lut_mask = 16'hADA8;
defparam \CPU_inst|reg_file0|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N13
dffeas \CPU_inst|reg_file0|r3[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r3[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N3
dffeas \CPU_inst|reg_file0|r2[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r2[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux4~5 (
// Equation(s):
// \CPU_inst|reg_file0|Mux4~5_combout  = (\CPU_inst|reg_file0|Mux4~4_combout  & (((\CPU_inst|reg_file0|r3 [3])) # (!\CPU_inst|src_raddr1 [1]))) # (!\CPU_inst|reg_file0|Mux4~4_combout  & (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|r2 [3]))))

	.dataa(\CPU_inst|reg_file0|Mux4~4_combout ),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r3 [3]),
	.datad(\CPU_inst|reg_file0|r2 [3]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux4~5 .lut_mask = 16'hE6A2;
defparam \CPU_inst|reg_file0|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N30
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux4~6 (
// Equation(s):
// \CPU_inst|reg_file0|Mux4~6_combout  = (\CPU_inst|src_raddr1 [2] & ((\CPU_inst|reg_file0|Mux4~3_combout ) # ((\CPU_inst|src_raddr1 [3])))) # (!\CPU_inst|src_raddr1 [2] & (((!\CPU_inst|src_raddr1 [3] & \CPU_inst|reg_file0|Mux4~5_combout ))))

	.dataa(\CPU_inst|src_raddr1 [2]),
	.datab(\CPU_inst|reg_file0|Mux4~3_combout ),
	.datac(\CPU_inst|src_raddr1 [3]),
	.datad(\CPU_inst|reg_file0|Mux4~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux4~6 .lut_mask = 16'hADA8;
defparam \CPU_inst|reg_file0|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N29
dffeas \CPU_inst|reg_file0|r14[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r14 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r14[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r14[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N17
dffeas \CPU_inst|reg_file0|r15[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r15 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r15[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r15[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux4~7 (
// Equation(s):
// \CPU_inst|reg_file0|Mux4~7_combout  = (\CPU_inst|src_raddr1 [0] & ((\CPU_inst|src_raddr1 [1]) # ((\CPU_inst|reg_file0|r15 [3])))) # (!\CPU_inst|src_raddr1 [0] & (!\CPU_inst|src_raddr1 [1] & (\CPU_inst|reg_file0|r14 [3])))

	.dataa(\CPU_inst|src_raddr1 [0]),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r14 [3]),
	.datad(\CPU_inst|reg_file0|r15 [3]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux4~7 .lut_mask = 16'hBA98;
defparam \CPU_inst|reg_file0|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N3
dffeas \CPU_inst|reg_file0|r16[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r16 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r16[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r16[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux4~8 (
// Equation(s):
// \CPU_inst|reg_file0|Mux4~8_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|Mux4~7_combout  & ((\CPU_inst|reg_file0|ivr_reg [3]))) # (!\CPU_inst|reg_file0|Mux4~7_combout  & (\CPU_inst|reg_file0|r16 [3])))) # (!\CPU_inst|src_raddr1 [1] & 
// (\CPU_inst|reg_file0|Mux4~7_combout ))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|reg_file0|Mux4~7_combout ),
	.datac(\CPU_inst|reg_file0|r16 [3]),
	.datad(\CPU_inst|reg_file0|ivr_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux4~8 .lut_mask = 16'hEC64;
defparam \CPU_inst|reg_file0|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N31
dffeas \CPU_inst|reg_file0|r12[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r12 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r12[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N25
dffeas \CPU_inst|reg_file0|r11[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r11 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r11[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r11[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N27
dffeas \CPU_inst|reg_file0|r13[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r13 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r13[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r13[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux4~0 (
// Equation(s):
// \CPU_inst|reg_file0|Mux4~0_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|r13 [3]))) # (!\CPU_inst|src_raddr1 [1] & (\CPU_inst|reg_file0|r11 [3]))

	.dataa(gnd),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r11 [3]),
	.datad(\CPU_inst|reg_file0|r13 [3]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux4~0 .lut_mask = 16'hFC30;
defparam \CPU_inst|reg_file0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux4~1 (
// Equation(s):
// \CPU_inst|reg_file0|Mux4~1_combout  = (\CPU_inst|src_raddr1 [0] & (((\CPU_inst|reg_file0|Mux4~0_combout )))) # (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r12 [3] & (\CPU_inst|src_raddr1 [1])))

	.dataa(\CPU_inst|reg_file0|r12 [3]),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|src_raddr1 [0]),
	.datad(\CPU_inst|reg_file0|Mux4~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux4~1 .lut_mask = 16'hF808;
defparam \CPU_inst|reg_file0|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N4
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux4~9 (
// Equation(s):
// \CPU_inst|reg_file0|Mux4~9_combout  = (\CPU_inst|src_raddr1 [3] & ((\CPU_inst|reg_file0|Mux4~6_combout  & (\CPU_inst|reg_file0|Mux4~8_combout )) # (!\CPU_inst|reg_file0|Mux4~6_combout  & ((\CPU_inst|reg_file0|Mux4~1_combout ))))) # (!\CPU_inst|src_raddr1 
// [3] & (\CPU_inst|reg_file0|Mux4~6_combout ))

	.dataa(\CPU_inst|src_raddr1 [3]),
	.datab(\CPU_inst|reg_file0|Mux4~6_combout ),
	.datac(\CPU_inst|reg_file0|Mux4~8_combout ),
	.datad(\CPU_inst|reg_file0|Mux4~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux4~9 .lut_mask = 16'hE6C4;
defparam \CPU_inst|reg_file0|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N5
dffeas \CPU_inst|reg_file0|a_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|Mux4~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|a_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|a_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[3]~13 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[3]~13_combout  = (\CPU_inst|reg_file0|a_reg [3] & (((!\CPU_inst|reg_file0|a_forward1~1_combout ) # (!\CPU_inst|reg_file0|prev_wren~q )) # (!\CPU_inst|reg_file0|a_forward1~0_combout )))

	.dataa(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.datab(\CPU_inst|reg_file0|prev_wren~q ),
	.datac(\CPU_inst|reg_file0|a_reg [3]),
	.datad(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[3]~13 .lut_mask = 16'h70F0;
defparam \CPU_inst|reg_file0|a_data[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N21
dffeas \CPU_inst|reg_file0|prev_w_data[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_w_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_data[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_w_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N20
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[3]~12 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[3]~12_combout  = (\CPU_inst|reg_file0|a_forward1~0_combout  & (\CPU_inst|reg_file0|prev_wren~q  & (\CPU_inst|reg_file0|prev_w_data [3] & \CPU_inst|reg_file0|a_forward1~1_combout )))

	.dataa(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.datab(\CPU_inst|reg_file0|prev_wren~q ),
	.datac(\CPU_inst|reg_file0|prev_w_data [3]),
	.datad(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[3]~12 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|a_data[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[3]~14 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[3]~14_combout  = (\CPU_inst|reg_file0|a_forward0~2_combout  & (\CPU_inst|ALU0|alu_reg [3])) # (!\CPU_inst|reg_file0|a_forward0~2_combout  & (((\CPU_inst|reg_file0|a_data[3]~13_combout ) # 
// (\CPU_inst|reg_file0|a_data[3]~12_combout ))))

	.dataa(\CPU_inst|ALU0|alu_reg [3]),
	.datab(\CPU_inst|reg_file0|a_data[3]~13_combout ),
	.datac(\CPU_inst|reg_file0|a_data[3]~12_combout ),
	.datad(\CPU_inst|reg_file0|a_forward0~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[3]~14 .lut_mask = 16'hAAFC;
defparam \CPU_inst|reg_file0|a_data[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N4
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~4 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~4_combout  = (!\CPU_inst|rotate_mux2~q  & (\CPU_inst|rotate_R2 [0] & !\CPU_inst|rotate_R2 [1]))

	.dataa(\CPU_inst|rotate_mux2~q ),
	.datab(\CPU_inst|rotate_R2 [0]),
	.datac(gnd),
	.datad(\CPU_inst|rotate_R2 [1]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~4 .lut_mask = 16'h0044;
defparam \CPU_inst|right_rotate0|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N25
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N20
cycloneive_lcell_comb \CPU_inst|alu_I_field1~3 (
// Equation(s):
// \CPU_inst|alu_I_field1~3_combout  = (!\CPU_inst|PC0|stack_pop~1_combout  & (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (\CPU_inst|decode_unit0|PC_I_field_reg [4] & \CPU_inst|hazard_unit0|hazard~13_combout )))

	.dataa(\CPU_inst|PC0|stack_pop~1_combout ),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [4]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field1~3 .lut_mask = 16'h1000;
defparam \CPU_inst|alu_I_field1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N21
dffeas \CPU_inst|alu_I_field1[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field1~3_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field1[4] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N28
cycloneive_lcell_comb \CPU_inst|alu_I_field2~3 (
// Equation(s):
// \CPU_inst|alu_I_field2~3_combout  = (!\CPU_inst|interrupt~q  & (\CPU_inst|alu_I_field1 [4] & (!\CPU_inst|CALL2~q  & \CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|alu_I_field1 [4]),
	.datac(\CPU_inst|CALL2~q ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field2~3 .lut_mask = 16'h0400;
defparam \CPU_inst|alu_I_field2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N29
dffeas \CPU_inst|alu_I_field2[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field2~3_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field2[4] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N31
dffeas \CPU_inst|alu_I_field3[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|alu_I_field2 [4]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field3[4] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N30
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[4]~6 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[4]~6_combout  = (\CPU_inst|alu_b_source3~q  & ((\CPU_inst|alu_I_field3 [4]))) # (!\CPU_inst|alu_b_source3~q  & (\CPU_inst|ALU0|alu_reg [4]))

	.dataa(\CPU_inst|ALU0|alu_reg [4]),
	.datab(\CPU_inst|alu_b_source3~q ),
	.datac(\CPU_inst|alu_I_field3 [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[4]~6 .lut_mask = 16'hE2E2;
defparam \CPU_inst|alu_b_mux_out[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N29
dffeas \CPU_inst|reg_file0|aux[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|aux [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|aux[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|aux[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N28
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[4]~7 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[4]~7_combout  = (\CPU_inst|alu_b_source3~q  & (\CPU_inst|alu_b_mux_out[4]~6_combout )) # (!\CPU_inst|alu_b_source3~q  & ((\CPU_inst|reg_file0|aux_forward~combout  & (\CPU_inst|alu_b_mux_out[4]~6_combout )) # 
// (!\CPU_inst|reg_file0|aux_forward~combout  & ((\CPU_inst|reg_file0|aux [4])))))

	.dataa(\CPU_inst|alu_b_mux_out[4]~6_combout ),
	.datab(\CPU_inst|alu_b_source3~q ),
	.datac(\CPU_inst|reg_file0|aux [4]),
	.datad(\CPU_inst|reg_file0|aux_forward~combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[4]~7 .lut_mask = 16'hAAB8;
defparam \CPU_inst|alu_b_mux_out[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~19 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~19_combout  = (!\CPU_inst|rotate_mux2~q  & ((\CPU_inst|rotate_R2 [0] & ((\CPU_inst|reg_file0|a_data[3]~14_combout ))) # (!\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[2]~17_combout ))))

	.dataa(\CPU_inst|reg_file0|a_data[2]~17_combout ),
	.datab(\CPU_inst|rotate_R2 [0]),
	.datac(\CPU_inst|rotate_mux2~q ),
	.datad(\CPU_inst|reg_file0|a_data[3]~14_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~19 .lut_mask = 16'h0E02;
defparam \CPU_inst|right_rotate0|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N28
cycloneive_lcell_comb \CPU_inst|decode_unit0|alu_op_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|alu_op_reg~1_combout  = (!\CPU_inst|hazard_unit0|decoder_RST~0_combout  & ((\CPU_inst|hazard_unit0|hazard~14_combout  & (\CPU_inst|decode_unit0|alu_op_reg [2])) # (!\CPU_inst|hazard_unit0|hazard~14_combout  & 
// ((\CPU_inst|decode_unit0|I_reg [15])))))

	.dataa(\CPU_inst|hazard_unit0|hazard~14_combout ),
	.datab(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.datac(\CPU_inst|decode_unit0|alu_op_reg [2]),
	.datad(\CPU_inst|decode_unit0|I_reg [15]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|alu_op_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_op_reg~1 .lut_mask = 16'h3120;
defparam \CPU_inst|decode_unit0|alu_op_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N29
dffeas \CPU_inst|decode_unit0|alu_op_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|alu_op_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|alu_op_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_op_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|alu_op_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N0
cycloneive_lcell_comb \CPU_inst|alu_op1~1 (
// Equation(s):
// \CPU_inst|alu_op1~1_combout  = (!\CPU_inst|PC0|stack_pop~1_combout  & (\CPU_inst|hazard_unit0|hazard~13_combout  & (\CPU_inst|decode_unit0|alu_op_reg [2] & !\CPU_inst|hazard_unit0|decoder_flush~0_combout )))

	.dataa(\CPU_inst|PC0|stack_pop~1_combout ),
	.datab(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.datac(\CPU_inst|decode_unit0|alu_op_reg [2]),
	.datad(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_op1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_op1~1 .lut_mask = 16'h0040;
defparam \CPU_inst|alu_op1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N1
dffeas \CPU_inst|alu_op1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_op1~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op1[2] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N6
cycloneive_lcell_comb \CPU_inst|alu_op2~1 (
// Equation(s):
// \CPU_inst|alu_op2~1_combout  = (!\CPU_inst|interrupt~q  & (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|stack_pop~2_combout  & \CPU_inst|alu_op1 [2])))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|CALL2~q ),
	.datac(\CPU_inst|PC0|stack_pop~2_combout ),
	.datad(\CPU_inst|alu_op1 [2]),
	.cin(gnd),
	.combout(\CPU_inst|alu_op2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_op2~1 .lut_mask = 16'h1000;
defparam \CPU_inst|alu_op2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N7
dffeas \CPU_inst|alu_op2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_op2~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op2[2] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneive_lcell_comb \CPU_inst|alu_op3[2]~feeder (
// Equation(s):
// \CPU_inst|alu_op3[2]~feeder_combout  = \CPU_inst|alu_op2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|alu_op2 [2]),
	.cin(gnd),
	.combout(\CPU_inst|alu_op3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_op3[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|alu_op3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N17
dffeas \CPU_inst|alu_op3[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_op3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op3[2] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneive_lcell_comb \CPU_inst|ALU0|OVF_reg~0 (
// Equation(s):
// \CPU_inst|ALU0|OVF_reg~0_combout  = (\CPU_inst|alu_op3 [0] & (!\CPU_inst|alu_op3 [1] & !\CPU_inst|alu_op3 [2]))

	.dataa(gnd),
	.datab(\CPU_inst|alu_op3 [0]),
	.datac(\CPU_inst|alu_op3 [1]),
	.datad(\CPU_inst|alu_op3 [2]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|OVF_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|OVF_reg~0 .lut_mask = 16'h000C;
defparam \CPU_inst|ALU0|OVF_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N6
cycloneive_lcell_comb \CPU_inst|decode_unit0|alu_I_field_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|alu_I_field_reg~0_combout  = (\CPU_inst|decode_unit0|I_reg [7] & !\CPU_inst|decode_unit0|I_reg [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|I_reg [7]),
	.datad(\CPU_inst|decode_unit0|I_reg [12]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|alu_I_field_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_I_field_reg~0 .lut_mask = 16'h00F0;
defparam \CPU_inst|decode_unit0|alu_I_field_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N7
dffeas \CPU_inst|decode_unit0|alu_I_field_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|alu_I_field_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|alu_I_field_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_I_field_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|alu_I_field_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N8
cycloneive_lcell_comb \CPU_inst|alu_I_field1~0 (
// Equation(s):
// \CPU_inst|alu_I_field1~0_combout  = (!\CPU_inst|PC0|stack_pop~1_combout  & (\CPU_inst|decode_unit0|alu_I_field_reg [7] & (\CPU_inst|hazard_unit0|hazard~13_combout  & !\CPU_inst|hazard_unit0|decoder_flush~0_combout )))

	.dataa(\CPU_inst|PC0|stack_pop~1_combout ),
	.datab(\CPU_inst|decode_unit0|alu_I_field_reg [7]),
	.datac(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.datad(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field1~0 .lut_mask = 16'h0040;
defparam \CPU_inst|alu_I_field1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N9
dffeas \CPU_inst|alu_I_field1[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field1[7] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N14
cycloneive_lcell_comb \CPU_inst|alu_I_field2~0 (
// Equation(s):
// \CPU_inst|alu_I_field2~0_combout  = (!\CPU_inst|CALL2~q  & (!\CPU_inst|interrupt~q  & (\CPU_inst|alu_I_field1 [7] & \CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|alu_I_field1 [7]),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field2~0 .lut_mask = 16'h1000;
defparam \CPU_inst|alu_I_field2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N15
dffeas \CPU_inst|alu_I_field2[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field2~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field2[7] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N21
dffeas \CPU_inst|alu_I_field3[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|alu_I_field2 [7]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field3[7] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N20
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[7]~0 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[7]~0_combout  = (\CPU_inst|alu_b_source3~q  & (((\CPU_inst|alu_I_field3 [7])))) # (!\CPU_inst|alu_b_source3~q  & (!\CPU_inst|reg_file0|aux_forward~combout  & ((\CPU_inst|reg_file0|aux [7]))))

	.dataa(\CPU_inst|reg_file0|aux_forward~combout ),
	.datab(\CPU_inst|alu_b_source3~q ),
	.datac(\CPU_inst|alu_I_field3 [7]),
	.datad(\CPU_inst|reg_file0|aux [7]),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[7]~0 .lut_mask = 16'hD1C0;
defparam \CPU_inst|alu_b_mux_out[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N14
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[7]~1 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[7]~1_combout  = (\CPU_inst|alu_b_mux_out[7]~0_combout ) # ((\CPU_inst|reg_file0|aux_forward~combout  & (\CPU_inst|ALU0|alu_reg [7] & !\CPU_inst|alu_b_source3~q )))

	.dataa(\CPU_inst|reg_file0|aux_forward~combout ),
	.datab(\CPU_inst|ALU0|alu_reg [7]),
	.datac(\CPU_inst|alu_b_source3~q ),
	.datad(\CPU_inst|alu_b_mux_out[7]~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[7]~1 .lut_mask = 16'hFF08;
defparam \CPU_inst|alu_b_mux_out[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N22
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux4~0 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux4~0_combout  = (\CPU_inst|decode_unit0|I_reg [5] & (!\CPU_inst|decode_unit0|Decoder1~1_combout  & \CPU_inst|decode_unit0|I_reg [12]))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [5]),
	.datac(\CPU_inst|decode_unit0|Decoder1~1_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [12]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux4~0 .lut_mask = 16'h0C00;
defparam \CPU_inst|decode_unit0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N23
dffeas \CPU_inst|decode_unit0|mask_L_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|mask_L_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|mask_L_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|mask_L_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N2
cycloneive_lcell_comb \CPU_inst|mask_L1~2 (
// Equation(s):
// \CPU_inst|mask_L1~2_combout  = (\CPU_inst|decode_unit0|mask_L_reg [0] & (!\CPU_inst|PC0|stack_pop~1_combout  & (\CPU_inst|hazard_unit0|hazard~13_combout  & !\CPU_inst|hazard_unit0|decoder_flush~0_combout )))

	.dataa(\CPU_inst|decode_unit0|mask_L_reg [0]),
	.datab(\CPU_inst|PC0|stack_pop~1_combout ),
	.datac(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.datad(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|mask_L1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask_L1~2 .lut_mask = 16'h0020;
defparam \CPU_inst|mask_L1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N3
dffeas \CPU_inst|mask_L1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask_L1~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask_L1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask_L1[0] .is_wysiwyg = "true";
defparam \CPU_inst|mask_L1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N6
cycloneive_lcell_comb \CPU_inst|mask_L2~2 (
// Equation(s):
// \CPU_inst|mask_L2~2_combout  = (!\CPU_inst|interrupt~q  & (\CPU_inst|mask_L1 [0] & (\CPU_inst|PC0|stack_pop~2_combout  & !\CPU_inst|CALL2~q )))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|mask_L1 [0]),
	.datac(\CPU_inst|PC0|stack_pop~2_combout ),
	.datad(\CPU_inst|CALL2~q ),
	.cin(gnd),
	.combout(\CPU_inst|mask_L2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask_L2~2 .lut_mask = 16'h0040;
defparam \CPU_inst|mask_L2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N7
dffeas \CPU_inst|mask_L2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask_L2~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask_L2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask_L2[0] .is_wysiwyg = "true";
defparam \CPU_inst|mask_L2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N30
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~12 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~12_combout  = (\CPU_inst|reg_file0|a_data[2]~17_combout  & ((\CPU_inst|right_rotate0|Mux0~3_combout ) # ((\CPU_inst|reg_file0|a_data[3]~14_combout  & \CPU_inst|right_rotate0|Mux0~4_combout )))) # 
// (!\CPU_inst|reg_file0|a_data[2]~17_combout  & (\CPU_inst|reg_file0|a_data[3]~14_combout  & (\CPU_inst|right_rotate0|Mux0~4_combout )))

	.dataa(\CPU_inst|reg_file0|a_data[2]~17_combout ),
	.datab(\CPU_inst|reg_file0|a_data[3]~14_combout ),
	.datac(\CPU_inst|right_rotate0|Mux0~4_combout ),
	.datad(\CPU_inst|right_rotate0|Mux0~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~12 .lut_mask = 16'hEAC0;
defparam \CPU_inst|right_rotate0|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N24
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~13 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~13_combout  = (!\CPU_inst|rotate_mux2~q  & (\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[5]~8_combout  & \CPU_inst|rotate_R2 [1])))

	.dataa(\CPU_inst|rotate_mux2~q ),
	.datab(\CPU_inst|rotate_R2 [0]),
	.datac(\CPU_inst|reg_file0|a_data[5]~8_combout ),
	.datad(\CPU_inst|rotate_R2 [1]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~13 .lut_mask = 16'h4000;
defparam \CPU_inst|right_rotate0|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N18
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~14 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~14_combout  = (\CPU_inst|right_rotate0|Mux0~12_combout ) # ((\CPU_inst|right_rotate0|Mux0~13_combout ) # ((\CPU_inst|right_rotate0|Mux0~7_combout  & \CPU_inst|reg_file0|a_data[4]~11_combout )))

	.dataa(\CPU_inst|right_rotate0|Mux0~12_combout ),
	.datab(\CPU_inst|right_rotate0|Mux0~13_combout ),
	.datac(\CPU_inst|right_rotate0|Mux0~7_combout ),
	.datad(\CPU_inst|reg_file0|a_data[4]~11_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~14 .lut_mask = 16'hFEEE;
defparam \CPU_inst|right_rotate0|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N12
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~9 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~9_combout  = (!\CPU_inst|rotate_mux2~q  & ((\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[7]~2_combout )) # (!\CPU_inst|rotate_R2 [0] & ((\CPU_inst|reg_file0|a_data[6]~5_combout )))))

	.dataa(\CPU_inst|reg_file0|a_data[7]~2_combout ),
	.datab(\CPU_inst|rotate_R2 [0]),
	.datac(\CPU_inst|reg_file0|a_data[6]~5_combout ),
	.datad(\CPU_inst|rotate_mux2~q ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~9 .lut_mask = 16'h00B8;
defparam \CPU_inst|right_rotate0|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneive_lcell_comb \CPU_inst|right_rotate0|rotate_reg[6]~1 (
// Equation(s):
// \CPU_inst|right_rotate0|rotate_reg[6]~1_combout  = (\CPU_inst|rotate_R2 [1] & ((\CPU_inst|right_rotate0|Mux0~11_combout ))) # (!\CPU_inst|rotate_R2 [1] & (\CPU_inst|right_rotate0|Mux0~9_combout ))

	.dataa(\CPU_inst|rotate_R2 [1]),
	.datab(\CPU_inst|right_rotate0|Mux0~9_combout ),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate0|Mux0~11_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|rotate_reg[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[6]~1 .lut_mask = 16'hEE44;
defparam \CPU_inst|right_rotate0|rotate_reg[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~24 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~24_combout  = (\CPU_inst|rotate_R2 [2] & ((\CPU_inst|right_rotate0|rotate_reg[6]~1_combout ))) # (!\CPU_inst|rotate_R2 [2] & (\CPU_inst|right_rotate0|Mux0~14_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|rotate_R2 [2]),
	.datac(\CPU_inst|right_rotate0|Mux0~14_combout ),
	.datad(\CPU_inst|right_rotate0|rotate_reg[6]~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~24 .lut_mask = 16'hFC30;
defparam \CPU_inst|right_rotate0|Mux0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N27
dffeas \CPU_inst|right_rotate0|rotate_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate0|Mux0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate0|rotate_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate0|rotate_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N14
cycloneive_lcell_comb \CPU_inst|n_LB_w1~0 (
// Equation(s):
// \CPU_inst|n_LB_w1~0_combout  = (!\CPU_inst|PC0|stack_pop~1_combout  & (\CPU_inst|hazard_unit0|hazard~13_combout  & (\CPU_inst|decode_unit0|latch_address_w_reg~q  & !\CPU_inst|hazard_unit0|decoder_flush~0_combout )))

	.dataa(\CPU_inst|PC0|stack_pop~1_combout ),
	.datab(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.datac(\CPU_inst|decode_unit0|latch_address_w_reg~q ),
	.datad(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|n_LB_w1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|n_LB_w1~0 .lut_mask = 16'h0040;
defparam \CPU_inst|n_LB_w1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N15
dffeas \CPU_inst|n_LB_w1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|n_LB_w1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|n_LB_w1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|n_LB_w1 .is_wysiwyg = "true";
defparam \CPU_inst|n_LB_w1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N6
cycloneive_lcell_comb \CPU_inst|n_LB_w2~0 (
// Equation(s):
// \CPU_inst|n_LB_w2~0_combout  = (!\CPU_inst|CALL2~q  & (\CPU_inst|n_LB_w1~q  & (!\CPU_inst|interrupt~q  & \CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|n_LB_w1~q ),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|n_LB_w2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|n_LB_w2~0 .lut_mask = 16'h0400;
defparam \CPU_inst|n_LB_w2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N7
dffeas \CPU_inst|n_LB_w2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|n_LB_w2~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|n_LB_w2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|n_LB_w2 .is_wysiwyg = "true";
defparam \CPU_inst|n_LB_w2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N10
cycloneive_lcell_comb \CPU_inst|n_LB_w3~feeder (
// Equation(s):
// \CPU_inst|n_LB_w3~feeder_combout  = \CPU_inst|n_LB_w2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|n_LB_w2~q ),
	.cin(gnd),
	.combout(\CPU_inst|n_LB_w3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|n_LB_w3~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|n_LB_w3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N11
dffeas \CPU_inst|n_LB_w3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|n_LB_w3~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|n_LB_w3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|n_LB_w3 .is_wysiwyg = "true";
defparam \CPU_inst|n_LB_w3 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N29
dffeas \CPU_inst|n_LB_w4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|n_LB_w3~q ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|n_LB_w4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|n_LB_w4 .is_wysiwyg = "true";
defparam \CPU_inst|n_LB_w4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneive_lcell_comb \CPU_inst|n_LB_w5~feeder (
// Equation(s):
// \CPU_inst|n_LB_w5~feeder_combout  = \CPU_inst|n_LB_w4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|n_LB_w4~q ),
	.cin(gnd),
	.combout(\CPU_inst|n_LB_w5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|n_LB_w5~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|n_LB_w5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N17
dffeas \CPU_inst|n_LB_w5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|n_LB_w5~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|n_LB_w5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|n_LB_w5 .is_wysiwyg = "true";
defparam \CPU_inst|n_LB_w5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneive_lcell_comb \CPU_inst|n_LB_w6~feeder (
// Equation(s):
// \CPU_inst|n_LB_w6~feeder_combout  = \CPU_inst|n_LB_w5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|n_LB_w5~q ),
	.cin(gnd),
	.combout(\CPU_inst|n_LB_w6~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|n_LB_w6~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|n_LB_w6~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N5
dffeas \CPU_inst|n_LB_w6 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|n_LB_w6~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|n_LB_w6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|n_LB_w6 .is_wysiwyg = "true";
defparam \CPU_inst|n_LB_w6 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N31
dffeas \CPU_inst|WC5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|WC4~q ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|WC5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|WC5 .is_wysiwyg = "true";
defparam \CPU_inst|WC5 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N13
dffeas \CPU_inst|WC6 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|WC5~q ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|WC6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|WC6 .is_wysiwyg = "true";
defparam \CPU_inst|WC6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneive_lcell_comb \d_cache_inst|d_cache_miss~0 (
// Equation(s):
// \d_cache_inst|d_cache_miss~0_combout  = (\CPU_inst|n_LB_w6~q  & \CPU_inst|WC6~q )

	.dataa(gnd),
	.datab(\CPU_inst|n_LB_w6~q ),
	.datac(gnd),
	.datad(\CPU_inst|WC6~q ),
	.cin(gnd),
	.combout(\d_cache_inst|d_cache_miss~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|d_cache_miss~0 .lut_mask = 16'hCC00;
defparam \d_cache_inst|d_cache_miss~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N16
cycloneive_lcell_comb \MSC_inst|p2_flush (
// Equation(s):
// \MSC_inst|p2_flush~combout  = (\MSC_inst|p2_flush_req~q  & ((\SDRAM_controller|ready2~q ) # ((!\MSC_inst|p2_active~q  & !\d_cache_inst|fetch_active~q ))))

	.dataa(\MSC_inst|p2_active~q ),
	.datab(\MSC_inst|p2_flush_req~q ),
	.datac(\SDRAM_controller|ready2~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\MSC_inst|p2_flush~combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p2_flush .lut_mask = 16'hC0C4;
defparam \MSC_inst|p2_flush .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N17
dffeas \d_cache_inst|flush_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|p2_flush~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d_cache_inst|reset_active~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|flush_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|flush_active .is_wysiwyg = "true";
defparam \d_cache_inst|flush_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N2
cycloneive_lcell_comb \CPU_inst|decode_unit0|PC_I_field_reg[11]~feeder (
// Equation(s):
// \CPU_inst|decode_unit0|PC_I_field_reg[11]~feeder_combout  = \CPU_inst|decode_unit0|I_reg [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [11]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|PC_I_field_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|decode_unit0|PC_I_field_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N3
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|PC_I_field_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[11] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N8
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux8~1 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux8~1_combout  = (\CPU_inst|decode_unit0|I_reg [14] & (\CPU_inst|decode_unit0|Mux8~0_combout  & !\CPU_inst|decode_unit0|I_reg [13]))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [14]),
	.datac(\CPU_inst|decode_unit0|Mux8~0_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [13]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux8~1 .lut_mask = 16'h00C0;
defparam \CPU_inst|decode_unit0|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N28
cycloneive_lcell_comb \CPU_inst|decode_unit0|always0~0 (
// Equation(s):
// \CPU_inst|decode_unit0|always0~0_combout  = (\CPU_inst|decode_unit0|I_reg [2] & (!\CPU_inst|decode_unit0|I_reg [4] & (\CPU_inst|decode_unit0|I_reg [0] & \CPU_inst|decode_unit0|I_reg [1])))

	.dataa(\CPU_inst|decode_unit0|I_reg [2]),
	.datab(\CPU_inst|decode_unit0|I_reg [4]),
	.datac(\CPU_inst|decode_unit0|I_reg [0]),
	.datad(\CPU_inst|decode_unit0|I_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|always0~0 .lut_mask = 16'h2000;
defparam \CPU_inst|decode_unit0|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N16
cycloneive_lcell_comb \CPU_inst|decode_unit0|SC_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|SC_reg~0_combout  = (\CPU_inst|decode_unit0|I_reg [15] & (\CPU_inst|decode_unit0|Mux8~1_combout )) # (!\CPU_inst|decode_unit0|I_reg [15] & ((\CPU_inst|decode_unit0|always0~0_combout )))

	.dataa(\CPU_inst|decode_unit0|I_reg [15]),
	.datab(\CPU_inst|decode_unit0|Mux8~1_combout ),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|always0~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|SC_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|SC_reg~0 .lut_mask = 16'hDD88;
defparam \CPU_inst|decode_unit0|SC_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N17
dffeas \CPU_inst|decode_unit0|SC_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|SC_reg~0_combout ),
	.asdata(\CPU_inst|decode_unit0|SC_reg~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.sload(\CPU_inst|hazard_unit0|hazard~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|SC_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|SC_reg .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|SC_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N22
cycloneive_lcell_comb \CPU_inst|SC1~0 (
// Equation(s):
// \CPU_inst|SC1~0_combout  = (\CPU_inst|decode_unit0|SC_reg~q  & (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (!\CPU_inst|PC0|stack_pop~1_combout  & \CPU_inst|hazard_unit0|hazard~13_combout )))

	.dataa(\CPU_inst|decode_unit0|SC_reg~q ),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datac(\CPU_inst|PC0|stack_pop~1_combout ),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|SC1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|SC1~0 .lut_mask = 16'h0200;
defparam \CPU_inst|SC1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N23
dffeas \CPU_inst|SC1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|SC1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|SC1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|SC1 .is_wysiwyg = "true";
defparam \CPU_inst|SC1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N30
cycloneive_lcell_comb \CPU_inst|SC2~0 (
// Equation(s):
// \CPU_inst|SC2~0_combout  = (!\CPU_inst|CALL2~q  & (!\CPU_inst|interrupt~q  & (\CPU_inst|SC1~q  & \CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|SC1~q ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|SC2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|SC2~0 .lut_mask = 16'h1000;
defparam \CPU_inst|SC2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N31
dffeas \CPU_inst|SC2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|SC2~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|SC2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|SC2 .is_wysiwyg = "true";
defparam \CPU_inst|SC2 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N5
dffeas \CPU_inst|SC3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|SC2~q ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|SC3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|SC3 .is_wysiwyg = "true";
defparam \CPU_inst|SC3 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N23
dffeas \CPU_inst|SC4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|SC3~q ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|SC4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|SC4 .is_wysiwyg = "true";
defparam \CPU_inst|SC4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N22
cycloneive_lcell_comb \IO_ren~0 (
// Equation(s):
// \IO_ren~0_combout  = (!\CPU_inst|SC2~q  & (!\CPU_inst|SC3~q  & (!\CPU_inst|SC4~q  & !\CPU_inst|SC1~q )))

	.dataa(\CPU_inst|SC2~q ),
	.datab(\CPU_inst|SC3~q ),
	.datac(\CPU_inst|SC4~q ),
	.datad(\CPU_inst|SC1~q ),
	.cin(gnd),
	.combout(\IO_ren~0_combout ),
	.cout());
// synopsys translate_off
defparam \IO_ren~0 .lut_mask = 16'h0001;
defparam \IO_ren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N19
dffeas \CPU_inst|SC5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|SC4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|SC5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|SC5 .is_wysiwyg = "true";
defparam \CPU_inst|SC5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N18
cycloneive_lcell_comb \d_cache_inst|d_cache_miss~1 (
// Equation(s):
// \d_cache_inst|d_cache_miss~1_combout  = (\CPU_inst|decode_unit0|PC_I_field_reg [11] & (\IO_ren~0_combout  & (!\CPU_inst|SC5~q  & \CPU_inst|decode_unit0|RC_reg~q )))

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datab(\IO_ren~0_combout ),
	.datac(\CPU_inst|SC5~q ),
	.datad(\CPU_inst|decode_unit0|RC_reg~q ),
	.cin(gnd),
	.combout(\d_cache_inst|d_cache_miss~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|d_cache_miss~1 .lut_mask = 16'h0800;
defparam \d_cache_inst|d_cache_miss~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb \CPU_inst|reg_file0|ivl_reg[5]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|ivl_reg[5]~feeder_combout  = \CPU_inst|ALU0|alu_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|ALU0|alu_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|ivl_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivl_reg[5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|reg_file0|ivl_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N13
dffeas \CPU_inst|reg_file0|ivl_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|ivl_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivl_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivl_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivl_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N16
cycloneive_lcell_comb \d_cache_inst|CPU_tag[1]~feeder (
// Equation(s):
// \d_cache_inst|CPU_tag[1]~feeder_combout  = \CPU_inst|reg_file0|ivl_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|reg_file0|ivl_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_tag[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_tag[1]~feeder .lut_mask = 16'hF0F0;
defparam \d_cache_inst|CPU_tag[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N17
dffeas \d_cache_inst|CPU_tag[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_tag[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_tag [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_tag[1] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_tag[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N5
dffeas \SDRAM_controller|p2_data0[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data0[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux7~4 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux7~4_combout  = (\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|merge_mask [5])) # (!\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|merge_mask [6])))

	.dataa(\CPU_inst|shift_merge0|merge_mask [5]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|merge_mask [6]),
	.datad(\CPU_inst|merge_D05 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux7~4 .lut_mask = 16'hAAF0;
defparam \CPU_inst|shift_merge0|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|LBD_reg[0]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|LBD_reg[0]~feeder_combout  = \CPU_inst|shift_merge0|Mux7~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|Mux7~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|LBD_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|shift_merge0|LBD_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N25
dffeas \CPU_inst|shift_merge0|LBD_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|LBD_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|LBD_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBD_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBD_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_in~4 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_in~4_combout  = (\CPU_inst|latch_address_w4~q  & ((\CPU_inst|shift_merge0|RBD_reg [0]))) # (!\CPU_inst|latch_address_w4~q  & (\CPU_inst|shift_merge0|LBD_reg [0]))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [0]),
	.datab(\CPU_inst|shift_merge0|RBD_reg [0]),
	.datac(gnd),
	.datad(\CPU_inst|latch_address_w4~q ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_in~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in~4 .lut_mask = 16'hCCAA;
defparam \CPU_inst|shift_merge0|merge_in~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N25
dffeas \CPU_inst|shift_merge0|merge_in[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|merge_in~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_in[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux7~5 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux7~5_combout  = (\CPU_inst|merge_D05 [0] & (((\CPU_inst|shift_merge0|merge_mask [7] & \CPU_inst|shift_merge0|merge_in [0])))) # (!\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|shift_reg [0]))

	.dataa(\CPU_inst|shift_merge0|shift_reg [0]),
	.datab(\CPU_inst|merge_D05 [0]),
	.datac(\CPU_inst|shift_merge0|merge_mask [7]),
	.datad(\CPU_inst|shift_merge0|merge_in [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux7~5 .lut_mask = 16'hE222;
defparam \CPU_inst|shift_merge0|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux7~6 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux7~6_combout  = (\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|Mux7~4_combout  & ((\CPU_inst|shift_merge0|merge_in [0])))) # (!\CPU_inst|merge_D05 [1] & (((\CPU_inst|shift_merge0|Mux7~5_combout ))))

	.dataa(\CPU_inst|shift_merge0|Mux7~4_combout ),
	.datab(\CPU_inst|merge_D05 [1]),
	.datac(\CPU_inst|shift_merge0|Mux7~5_combout ),
	.datad(\CPU_inst|shift_merge0|merge_in [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux7~6 .lut_mask = 16'hB830;
defparam \CPU_inst|shift_merge0|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux7~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux7~0_combout  = (\CPU_inst|shift_merge0|merge_in [0] & ((\CPU_inst|merge_D05 [1]) # (\CPU_inst|shift_merge0|merge_mask [4])))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(\CPU_inst|shift_merge0|merge_in [0]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|merge_mask [4]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux7~0 .lut_mask = 16'hCC88;
defparam \CPU_inst|shift_merge0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux7~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux7~1_combout  = (\CPU_inst|merge_D05 [0] & (\CPU_inst|merge_D05 [1])) # (!\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|Mux7~0_combout  & ((\CPU_inst|shift_merge0|merge_mask [2]) # (!\CPU_inst|merge_D05 [1]))))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(\CPU_inst|shift_merge0|merge_mask [2]),
	.datac(\CPU_inst|merge_D05 [0]),
	.datad(\CPU_inst|shift_merge0|Mux7~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux7~1 .lut_mask = 16'hADA0;
defparam \CPU_inst|shift_merge0|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux7~2 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux7~2_combout  = (\CPU_inst|shift_merge0|merge_in [0] & ((\CPU_inst|shift_merge0|merge_mask [1]) # (!\CPU_inst|shift_merge0|Mux7~1_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_in [0]),
	.datac(\CPU_inst|shift_merge0|merge_mask [1]),
	.datad(\CPU_inst|shift_merge0|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux7~2 .lut_mask = 16'hC0CC;
defparam \CPU_inst|shift_merge0|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux7~3 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux7~3_combout  = (\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|Mux7~2_combout  & ((\CPU_inst|shift_merge0|merge_mask [3]) # (\CPU_inst|shift_merge0|Mux7~1_combout )))) # (!\CPU_inst|merge_D05 [0] & 
// (((\CPU_inst|shift_merge0|Mux7~1_combout ))))

	.dataa(\CPU_inst|shift_merge0|merge_mask [3]),
	.datab(\CPU_inst|shift_merge0|Mux7~2_combout ),
	.datac(\CPU_inst|merge_D05 [0]),
	.datad(\CPU_inst|shift_merge0|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux7~3 .lut_mask = 16'hCF80;
defparam \CPU_inst|shift_merge0|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux7~7 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux7~7_combout  = (\CPU_inst|merge_D05 [2] & ((\CPU_inst|shift_merge0|Mux7~3_combout ))) # (!\CPU_inst|merge_D05 [2] & (\CPU_inst|shift_merge0|Mux7~6_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|merge_D05 [2]),
	.datac(\CPU_inst|shift_merge0|Mux7~6_combout ),
	.datad(\CPU_inst|shift_merge0|Mux7~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux7~7 .lut_mask = 16'hFC30;
defparam \CPU_inst|shift_merge0|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N21
dffeas \CPU_inst|shift_merge0|RBD_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux7~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|RBD_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBD_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBD_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N4
cycloneive_lcell_comb \d_cache_inst|CPU_data_hold[0]~1 (
// Equation(s):
// \d_cache_inst|CPU_data_hold[0]~1_combout  = (\d_cache_inst|CPU_data_hold[0]~0_combout  & ((\SDRAM_controller|ready2~q ) # ((!\d_cache_inst|fetch_active~q  & !\d_cache_inst|d_miss~0_combout ))))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\d_cache_inst|CPU_data_hold[0]~0_combout ),
	.datad(\d_cache_inst|d_miss~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_data_hold[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_data_hold[0]~1 .lut_mask = 16'hC0D0;
defparam \d_cache_inst|CPU_data_hold[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N25
dffeas \d_cache_inst|CPU_data_hold[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|RBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d_cache_inst|CPU_data_hold[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_data_hold [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_data_hold[0] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_data_hold[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N29
dffeas \CPU_inst|reg_file0|ivr_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivr_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N29
dffeas \d_cache_inst|byte_address[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|reg_file0|ivr_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d_cache_inst|CPU_data_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|byte_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|byte_address[1] .is_wysiwyg = "true";
defparam \d_cache_inst|byte_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N16
cycloneive_lcell_comb \d_cache_inst|Decoder62~2 (
// Equation(s):
// \d_cache_inst|Decoder62~2_combout  = (!\d_cache_inst|byte_address [1] & (!\d_cache_inst|byte_address [0] & !\d_cache_inst|byte_address [2]))

	.dataa(\d_cache_inst|byte_address [1]),
	.datab(\d_cache_inst|byte_address [0]),
	.datac(\d_cache_inst|byte_address [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d_cache_inst|Decoder62~2_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Decoder62~2 .lut_mask = 16'h0101;
defparam \d_cache_inst|Decoder62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N2
cycloneive_lcell_comb \d_cache_inst|Add0~0 (
// Equation(s):
// \d_cache_inst|Add0~0_combout  = \d_cache_inst|CPU_address_hold [3] $ (VCC)
// \d_cache_inst|Add0~1  = CARRY(\d_cache_inst|CPU_address_hold [3])

	.dataa(\d_cache_inst|CPU_address_hold [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d_cache_inst|Add0~0_combout ),
	.cout(\d_cache_inst|Add0~1 ));
// synopsys translate_off
defparam \d_cache_inst|Add0~0 .lut_mask = 16'h55AA;
defparam \d_cache_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N30
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold~0 (
// Equation(s):
// \d_cache_inst|CPU_address_hold~0_combout  = (\d_cache_inst|always0~0_combout  & ((\d_cache_inst|always0~2_combout  & (\d_cache_inst|Add0~0_combout )) # (!\d_cache_inst|always0~2_combout  & ((\CPU_inst|reg_file0|ivr_reg [3])))))

	.dataa(\d_cache_inst|Add0~0_combout ),
	.datab(\d_cache_inst|always0~0_combout ),
	.datac(\CPU_inst|reg_file0|ivr_reg [3]),
	.datad(\d_cache_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold~0 .lut_mask = 16'h88C0;
defparam \d_cache_inst|CPU_address_hold~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N4
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold~1 (
// Equation(s):
// \d_cache_inst|CPU_address_hold~1_combout  = (!\d_cache_inst|flush_active~q  & (!\d_cache_inst|reset_active~q  & !\d_cache_inst|fetch_active~q ))

	.dataa(gnd),
	.datab(\d_cache_inst|flush_active~q ),
	.datac(\d_cache_inst|reset_active~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold~1 .lut_mask = 16'h0003;
defparam \d_cache_inst|CPU_address_hold~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N12
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold~2 (
// Equation(s):
// \d_cache_inst|CPU_address_hold~2_combout  = ((\SDRAM_controller|ready2~q ) # ((\d_cache_inst|CPU_address_hold~1_combout  & !\d_cache_inst|d_miss~0_combout ))) # (!\d_cache_inst|always0~0_combout )

	.dataa(\d_cache_inst|CPU_address_hold~1_combout ),
	.datab(\d_cache_inst|always0~0_combout ),
	.datac(\SDRAM_controller|ready2~q ),
	.datad(\d_cache_inst|d_miss~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold~2_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold~2 .lut_mask = 16'hF3FB;
defparam \d_cache_inst|CPU_address_hold~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N31
dffeas \d_cache_inst|CPU_address_hold[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d_cache_inst|CPU_address_hold~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[3] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N12
cycloneive_lcell_comb \d_cache_inst|always1~0 (
// Equation(s):
// \d_cache_inst|always1~0_combout  = (\d_cache_inst|flush_active~q ) # ((\d_cache_inst|CPU_wren_hold~q ) # ((\SDRAM_controller|ready2~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|flush_active~q ),
	.datac(\d_cache_inst|CPU_wren_hold~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|always1~0 .lut_mask = 16'hFEFC;
defparam \d_cache_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N28
cycloneive_lcell_comb \d_cache_inst|cache_address[0]~0 (
// Equation(s):
// \d_cache_inst|cache_address[0]~0_combout  = (\d_cache_inst|always1~0_combout  & ((\d_cache_inst|CPU_address_hold [3]))) # (!\d_cache_inst|always1~0_combout  & (\CPU_inst|reg_file0|ivr_reg [3]))

	.dataa(\CPU_inst|reg_file0|ivr_reg [3]),
	.datab(\d_cache_inst|CPU_address_hold [3]),
	.datac(gnd),
	.datad(\d_cache_inst|always1~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_address[0]~0 .lut_mask = 16'hCCAA;
defparam \d_cache_inst|cache_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N4
cycloneive_lcell_comb \d_cache_inst|Add0~2 (
// Equation(s):
// \d_cache_inst|Add0~2_combout  = (\d_cache_inst|CPU_address_hold [4] & (!\d_cache_inst|Add0~1 )) # (!\d_cache_inst|CPU_address_hold [4] & ((\d_cache_inst|Add0~1 ) # (GND)))
// \d_cache_inst|Add0~3  = CARRY((!\d_cache_inst|Add0~1 ) # (!\d_cache_inst|CPU_address_hold [4]))

	.dataa(\d_cache_inst|CPU_address_hold [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d_cache_inst|Add0~1 ),
	.combout(\d_cache_inst|Add0~2_combout ),
	.cout(\d_cache_inst|Add0~3 ));
// synopsys translate_off
defparam \d_cache_inst|Add0~2 .lut_mask = 16'h5A5F;
defparam \d_cache_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N20
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold~3 (
// Equation(s):
// \d_cache_inst|CPU_address_hold~3_combout  = (\d_cache_inst|always0~0_combout  & ((\d_cache_inst|always0~2_combout  & ((\d_cache_inst|Add0~2_combout ))) # (!\d_cache_inst|always0~2_combout  & (\CPU_inst|reg_file0|ivr_reg [4]))))

	.dataa(\d_cache_inst|always0~2_combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [4]),
	.datac(\d_cache_inst|Add0~2_combout ),
	.datad(\d_cache_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold~3_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold~3 .lut_mask = 16'hE400;
defparam \d_cache_inst|CPU_address_hold~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N21
dffeas \d_cache_inst|CPU_address_hold[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d_cache_inst|CPU_address_hold~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[4] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N30
cycloneive_lcell_comb \d_cache_inst|cache_address[1]~1 (
// Equation(s):
// \d_cache_inst|cache_address[1]~1_combout  = (\d_cache_inst|always1~0_combout  & (\d_cache_inst|CPU_address_hold [4])) # (!\d_cache_inst|always1~0_combout  & ((\CPU_inst|reg_file0|ivr_reg [4])))

	.dataa(gnd),
	.datab(\d_cache_inst|CPU_address_hold [4]),
	.datac(\CPU_inst|reg_file0|ivr_reg [4]),
	.datad(\d_cache_inst|always1~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_address[1]~1 .lut_mask = 16'hCCF0;
defparam \d_cache_inst|cache_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N9
dffeas \CPU_inst|reg_file0|ivr_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivr_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N6
cycloneive_lcell_comb \d_cache_inst|Add0~4 (
// Equation(s):
// \d_cache_inst|Add0~4_combout  = (\d_cache_inst|CPU_address_hold [5] & (\d_cache_inst|Add0~3  $ (GND))) # (!\d_cache_inst|CPU_address_hold [5] & (!\d_cache_inst|Add0~3  & VCC))
// \d_cache_inst|Add0~5  = CARRY((\d_cache_inst|CPU_address_hold [5] & !\d_cache_inst|Add0~3 ))

	.dataa(gnd),
	.datab(\d_cache_inst|CPU_address_hold [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d_cache_inst|Add0~3 ),
	.combout(\d_cache_inst|Add0~4_combout ),
	.cout(\d_cache_inst|Add0~5 ));
// synopsys translate_off
defparam \d_cache_inst|Add0~4 .lut_mask = 16'hC30C;
defparam \d_cache_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N24
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold~4 (
// Equation(s):
// \d_cache_inst|CPU_address_hold~4_combout  = (\d_cache_inst|always0~0_combout  & ((\d_cache_inst|always0~2_combout  & (\d_cache_inst|Add0~4_combout )) # (!\d_cache_inst|always0~2_combout  & ((\CPU_inst|reg_file0|ivr_reg [5])))))

	.dataa(\d_cache_inst|always0~2_combout ),
	.datab(\d_cache_inst|always0~0_combout ),
	.datac(\d_cache_inst|Add0~4_combout ),
	.datad(\CPU_inst|reg_file0|ivr_reg [5]),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold~4_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold~4 .lut_mask = 16'hC480;
defparam \d_cache_inst|CPU_address_hold~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N25
dffeas \d_cache_inst|CPU_address_hold[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d_cache_inst|CPU_address_hold~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[5] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N4
cycloneive_lcell_comb \d_cache_inst|cache_address[2]~2 (
// Equation(s):
// \d_cache_inst|cache_address[2]~2_combout  = (\d_cache_inst|always1~0_combout  & ((\d_cache_inst|CPU_address_hold [5]))) # (!\d_cache_inst|always1~0_combout  & (\CPU_inst|reg_file0|ivr_reg [5]))

	.dataa(gnd),
	.datab(\CPU_inst|reg_file0|ivr_reg [5]),
	.datac(\d_cache_inst|CPU_address_hold [5]),
	.datad(\d_cache_inst|always1~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_address[2]~2 .lut_mask = 16'hF0CC;
defparam \d_cache_inst|cache_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N20
cycloneive_lcell_comb \d_cache_inst|cache_address[3]~3 (
// Equation(s):
// \d_cache_inst|cache_address[3]~3_combout  = (\d_cache_inst|always1~0_combout  & ((\d_cache_inst|CPU_address_hold [6]))) # (!\d_cache_inst|always1~0_combout  & (\CPU_inst|reg_file0|ivr_reg [6]))

	.dataa(\d_cache_inst|always1~0_combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [6]),
	.datac(\d_cache_inst|CPU_address_hold [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d_cache_inst|cache_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_address[3]~3 .lut_mask = 16'hE4E4;
defparam \d_cache_inst|cache_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N30
cycloneive_lcell_comb \d_cache_inst|cache_address[4]~4 (
// Equation(s):
// \d_cache_inst|cache_address[4]~4_combout  = (\d_cache_inst|always1~0_combout  & (\d_cache_inst|CPU_address_hold [7])) # (!\d_cache_inst|always1~0_combout  & ((\CPU_inst|reg_file0|ivr_reg [7])))

	.dataa(\d_cache_inst|always1~0_combout ),
	.datab(gnd),
	.datac(\d_cache_inst|CPU_address_hold [7]),
	.datad(\CPU_inst|reg_file0|ivr_reg [7]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_address[4]~4 .lut_mask = 16'hF5A0;
defparam \d_cache_inst|cache_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N10
cycloneive_lcell_comb \d_cache_inst|Add0~8 (
// Equation(s):
// \d_cache_inst|Add0~8_combout  = (\d_cache_inst|CPU_address_hold [7] & (\d_cache_inst|Add0~7  $ (GND))) # (!\d_cache_inst|CPU_address_hold [7] & (!\d_cache_inst|Add0~7  & VCC))
// \d_cache_inst|Add0~9  = CARRY((\d_cache_inst|CPU_address_hold [7] & !\d_cache_inst|Add0~7 ))

	.dataa(gnd),
	.datab(\d_cache_inst|CPU_address_hold [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d_cache_inst|Add0~7 ),
	.combout(\d_cache_inst|Add0~8_combout ),
	.cout(\d_cache_inst|Add0~9 ));
// synopsys translate_off
defparam \d_cache_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \d_cache_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N12
cycloneive_lcell_comb \d_cache_inst|Add0~10 (
// Equation(s):
// \d_cache_inst|Add0~10_combout  = (\d_cache_inst|CPU_address_hold [8] & (!\d_cache_inst|Add0~9 )) # (!\d_cache_inst|CPU_address_hold [8] & ((\d_cache_inst|Add0~9 ) # (GND)))
// \d_cache_inst|Add0~11  = CARRY((!\d_cache_inst|Add0~9 ) # (!\d_cache_inst|CPU_address_hold [8]))

	.dataa(\d_cache_inst|CPU_address_hold [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d_cache_inst|Add0~9 ),
	.combout(\d_cache_inst|Add0~10_combout ),
	.cout(\d_cache_inst|Add0~11 ));
// synopsys translate_off
defparam \d_cache_inst|Add0~10 .lut_mask = 16'h5A5F;
defparam \d_cache_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cycloneive_lcell_comb \CPU_inst|reg_file0|ivl_reg[0]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|ivl_reg[0]~feeder_combout  = \CPU_inst|ALU0|alu_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|ALU0|alu_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|ivl_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivl_reg[0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|reg_file0|ivl_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N7
dffeas \CPU_inst|reg_file0|ivl_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|ivl_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivl_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivl_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivl_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N4
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold~8 (
// Equation(s):
// \d_cache_inst|CPU_address_hold~8_combout  = (\d_cache_inst|always0~0_combout  & ((\d_cache_inst|always0~2_combout  & (\d_cache_inst|Add0~10_combout )) # (!\d_cache_inst|always0~2_combout  & ((\CPU_inst|reg_file0|ivl_reg [0])))))

	.dataa(\d_cache_inst|Add0~10_combout ),
	.datab(\d_cache_inst|always0~0_combout ),
	.datac(\CPU_inst|reg_file0|ivl_reg [0]),
	.datad(\d_cache_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold~8_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold~8 .lut_mask = 16'h88C0;
defparam \d_cache_inst|CPU_address_hold~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N5
dffeas \d_cache_inst|CPU_address_hold[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d_cache_inst|CPU_address_hold~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[8] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N18
cycloneive_lcell_comb \d_cache_inst|cache_address[5]~5 (
// Equation(s):
// \d_cache_inst|cache_address[5]~5_combout  = (\d_cache_inst|always1~0_combout  & (\d_cache_inst|CPU_address_hold [8])) # (!\d_cache_inst|always1~0_combout  & ((\CPU_inst|reg_file0|ivl_reg [0])))

	.dataa(\d_cache_inst|CPU_address_hold [8]),
	.datab(gnd),
	.datac(\CPU_inst|reg_file0|ivl_reg [0]),
	.datad(\d_cache_inst|always1~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_address[5]~5 .lut_mask = 16'hAAF0;
defparam \d_cache_inst|cache_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N14
cycloneive_lcell_comb \d_cache_inst|Add0~12 (
// Equation(s):
// \d_cache_inst|Add0~12_combout  = (\d_cache_inst|CPU_address_hold [9] & (\d_cache_inst|Add0~11  $ (GND))) # (!\d_cache_inst|CPU_address_hold [9] & (!\d_cache_inst|Add0~11  & VCC))
// \d_cache_inst|Add0~13  = CARRY((\d_cache_inst|CPU_address_hold [9] & !\d_cache_inst|Add0~11 ))

	.dataa(gnd),
	.datab(\d_cache_inst|CPU_address_hold [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d_cache_inst|Add0~11 ),
	.combout(\d_cache_inst|Add0~12_combout ),
	.cout(\d_cache_inst|Add0~13 ));
// synopsys translate_off
defparam \d_cache_inst|Add0~12 .lut_mask = 16'hC30C;
defparam \d_cache_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneive_lcell_comb \CPU_inst|reg_file0|ivl_reg[1]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|ivl_reg[1]~feeder_combout  = \CPU_inst|ALU0|alu_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|ivl_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivl_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|ivl_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N29
dffeas \CPU_inst|reg_file0|ivl_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|ivl_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivl_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivl_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivl_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N28
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold~9 (
// Equation(s):
// \d_cache_inst|CPU_address_hold~9_combout  = (\d_cache_inst|always0~0_combout  & ((\d_cache_inst|always0~2_combout  & (\d_cache_inst|Add0~12_combout )) # (!\d_cache_inst|always0~2_combout  & ((\CPU_inst|reg_file0|ivl_reg [1])))))

	.dataa(\d_cache_inst|Add0~12_combout ),
	.datab(\d_cache_inst|always0~0_combout ),
	.datac(\CPU_inst|reg_file0|ivl_reg [1]),
	.datad(\d_cache_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold~9_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold~9 .lut_mask = 16'h88C0;
defparam \d_cache_inst|CPU_address_hold~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N29
dffeas \d_cache_inst|CPU_address_hold[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d_cache_inst|CPU_address_hold~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[9] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N22
cycloneive_lcell_comb \d_cache_inst|cache_address[6]~6 (
// Equation(s):
// \d_cache_inst|cache_address[6]~6_combout  = (\d_cache_inst|always1~0_combout  & (\d_cache_inst|CPU_address_hold [9])) # (!\d_cache_inst|always1~0_combout  & ((\CPU_inst|reg_file0|ivl_reg [1])))

	.dataa(\d_cache_inst|CPU_address_hold [9]),
	.datab(gnd),
	.datac(\CPU_inst|reg_file0|ivl_reg [1]),
	.datad(\d_cache_inst|always1~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_address[6]~6 .lut_mask = 16'hAAF0;
defparam \d_cache_inst|cache_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N16
cycloneive_lcell_comb \d_cache_inst|Add0~14 (
// Equation(s):
// \d_cache_inst|Add0~14_combout  = (\d_cache_inst|CPU_address_hold [10] & (!\d_cache_inst|Add0~13 )) # (!\d_cache_inst|CPU_address_hold [10] & ((\d_cache_inst|Add0~13 ) # (GND)))
// \d_cache_inst|Add0~15  = CARRY((!\d_cache_inst|Add0~13 ) # (!\d_cache_inst|CPU_address_hold [10]))

	.dataa(gnd),
	.datab(\d_cache_inst|CPU_address_hold [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d_cache_inst|Add0~13 ),
	.combout(\d_cache_inst|Add0~14_combout ),
	.cout(\d_cache_inst|Add0~15 ));
// synopsys translate_off
defparam \d_cache_inst|Add0~14 .lut_mask = 16'h3C3F;
defparam \d_cache_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneive_lcell_comb \CPU_inst|reg_file0|ivl_reg[2]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|ivl_reg[2]~feeder_combout  = \CPU_inst|ALU0|alu_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|ALU0|alu_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|ivl_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivl_reg[2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|reg_file0|ivl_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N27
dffeas \CPU_inst|reg_file0|ivl_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|ivl_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivl_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivl_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivl_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N22
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold~10 (
// Equation(s):
// \d_cache_inst|CPU_address_hold~10_combout  = (\d_cache_inst|always0~0_combout  & ((\d_cache_inst|always0~2_combout  & (\d_cache_inst|Add0~14_combout )) # (!\d_cache_inst|always0~2_combout  & ((\CPU_inst|reg_file0|ivl_reg [2])))))

	.dataa(\d_cache_inst|always0~2_combout ),
	.datab(\d_cache_inst|always0~0_combout ),
	.datac(\d_cache_inst|Add0~14_combout ),
	.datad(\CPU_inst|reg_file0|ivl_reg [2]),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold~10_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold~10 .lut_mask = 16'hC480;
defparam \d_cache_inst|CPU_address_hold~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N23
dffeas \d_cache_inst|CPU_address_hold[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d_cache_inst|CPU_address_hold~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[10] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N14
cycloneive_lcell_comb \d_cache_inst|cache_address[7]~7 (
// Equation(s):
// \d_cache_inst|cache_address[7]~7_combout  = (\d_cache_inst|always1~0_combout  & (\d_cache_inst|CPU_address_hold [10])) # (!\d_cache_inst|always1~0_combout  & ((\CPU_inst|reg_file0|ivl_reg [2])))

	.dataa(\d_cache_inst|always1~0_combout ),
	.datab(\d_cache_inst|CPU_address_hold [10]),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|ivl_reg [2]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_address[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_address[7]~7 .lut_mask = 16'hDD88;
defparam \d_cache_inst|cache_address[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N18
cycloneive_lcell_comb \d_cache_inst|Add0~16 (
// Equation(s):
// \d_cache_inst|Add0~16_combout  = (\d_cache_inst|CPU_address_hold [11] & (\d_cache_inst|Add0~15  $ (GND))) # (!\d_cache_inst|CPU_address_hold [11] & (!\d_cache_inst|Add0~15  & VCC))
// \d_cache_inst|Add0~17  = CARRY((\d_cache_inst|CPU_address_hold [11] & !\d_cache_inst|Add0~15 ))

	.dataa(\d_cache_inst|CPU_address_hold [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d_cache_inst|Add0~15 ),
	.combout(\d_cache_inst|Add0~16_combout ),
	.cout(\d_cache_inst|Add0~17 ));
// synopsys translate_off
defparam \d_cache_inst|Add0~16 .lut_mask = 16'hA50A;
defparam \d_cache_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N2
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold~6 (
// Equation(s):
// \d_cache_inst|CPU_address_hold~6_combout  = (\d_cache_inst|always0~0_combout  & ((\d_cache_inst|always0~2_combout  & ((\d_cache_inst|Add0~16_combout ))) # (!\d_cache_inst|always0~2_combout  & (\CPU_inst|reg_file0|ivl_reg [3]))))

	.dataa(\d_cache_inst|always0~2_combout ),
	.datab(\d_cache_inst|always0~0_combout ),
	.datac(\CPU_inst|reg_file0|ivl_reg [3]),
	.datad(\d_cache_inst|Add0~16_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold~6_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold~6 .lut_mask = 16'hC840;
defparam \d_cache_inst|CPU_address_hold~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N3
dffeas \d_cache_inst|CPU_address_hold[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d_cache_inst|CPU_address_hold~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[11] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N8
cycloneive_lcell_comb \d_cache_inst|cache_address[8]~8 (
// Equation(s):
// \d_cache_inst|cache_address[8]~8_combout  = (\d_cache_inst|always1~0_combout  & ((\d_cache_inst|CPU_address_hold [11]))) # (!\d_cache_inst|always1~0_combout  & (\CPU_inst|reg_file0|ivl_reg [3]))

	.dataa(\CPU_inst|reg_file0|ivl_reg [3]),
	.datab(gnd),
	.datac(\d_cache_inst|CPU_address_hold [11]),
	.datad(\d_cache_inst|always1~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_address[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_address[8]~8 .lut_mask = 16'hF0AA;
defparam \d_cache_inst|cache_address[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N7
dffeas \SDRAM_controller|p2_data0[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data0[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N9
dffeas \d_cache_inst|CPU_data_hold[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|RBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d_cache_inst|CPU_data_hold[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_data_hold [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_data_hold[1] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_data_hold[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N4
cycloneive_lcell_comb \SDRAM_controller|p2_data0[2]~feeder (
// Equation(s):
// \SDRAM_controller|p2_data0[2]~feeder_combout  = \sdram_dq[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[2]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p2_data0[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p2_data0[2]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p2_data0[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N5
dffeas \SDRAM_controller|p2_data0[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p2_data0[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data0[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneive_lcell_comb \CPU_inst|shift_merge0|LBD_reg[2]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|LBD_reg[2]~feeder_combout  = \CPU_inst|shift_merge0|Mux5~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|Mux5~6_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|LBD_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|shift_merge0|LBD_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N29
dffeas \CPU_inst|shift_merge0|LBD_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|LBD_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|LBD_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBD_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBD_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_in~6 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_in~6_combout  = (\CPU_inst|latch_address_w4~q  & (\CPU_inst|shift_merge0|RBD_reg [2])) # (!\CPU_inst|latch_address_w4~q  & ((\CPU_inst|shift_merge0|LBD_reg [2])))

	.dataa(\CPU_inst|shift_merge0|RBD_reg [2]),
	.datab(\CPU_inst|shift_merge0|LBD_reg [2]),
	.datac(gnd),
	.datad(\CPU_inst|latch_address_w4~q ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_in~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in~6 .lut_mask = 16'hAACC;
defparam \CPU_inst|shift_merge0|merge_in~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N7
dffeas \CPU_inst|shift_merge0|merge_in[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|merge_in~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_in[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux5~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux5~0_combout  = (\CPU_inst|shift_merge0|merge_in [2] & ((\CPU_inst|merge_D05 [1]) # (\CPU_inst|shift_merge0|merge_mask [6])))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|merge_in [2]),
	.datad(\CPU_inst|shift_merge0|merge_mask [6]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux5~0 .lut_mask = 16'hF0A0;
defparam \CPU_inst|shift_merge0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux5~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux5~1_combout  = (\CPU_inst|merge_D05 [0] & (((\CPU_inst|merge_D05 [1])))) # (!\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|Mux5~0_combout  & ((\CPU_inst|shift_merge0|merge_mask [4]) # (!\CPU_inst|merge_D05 [1]))))

	.dataa(\CPU_inst|shift_merge0|merge_mask [4]),
	.datab(\CPU_inst|shift_merge0|Mux5~0_combout ),
	.datac(\CPU_inst|merge_D05 [0]),
	.datad(\CPU_inst|merge_D05 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux5~1 .lut_mask = 16'hF80C;
defparam \CPU_inst|shift_merge0|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux5~2 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux5~2_combout  = (\CPU_inst|shift_merge0|merge_in [2] & ((\CPU_inst|shift_merge0|merge_mask [3]) # (!\CPU_inst|shift_merge0|Mux5~1_combout )))

	.dataa(\CPU_inst|shift_merge0|merge_mask [3]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|merge_in [2]),
	.datad(\CPU_inst|shift_merge0|Mux5~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux5~2 .lut_mask = 16'hA0F0;
defparam \CPU_inst|shift_merge0|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux5~3 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux5~3_combout  = (\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|Mux5~2_combout  & ((\CPU_inst|shift_merge0|merge_mask [5]) # (\CPU_inst|shift_merge0|Mux5~1_combout )))) # (!\CPU_inst|merge_D05 [0] & 
// (((\CPU_inst|shift_merge0|Mux5~1_combout ))))

	.dataa(\CPU_inst|shift_merge0|Mux5~2_combout ),
	.datab(\CPU_inst|shift_merge0|merge_mask [5]),
	.datac(\CPU_inst|merge_D05 [0]),
	.datad(\CPU_inst|shift_merge0|Mux5~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux5~3 .lut_mask = 16'hAF80;
defparam \CPU_inst|shift_merge0|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~21 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~21_combout  = (\CPU_inst|shift_merge0|shift_reg [1]) # ((\CPU_inst|shift_merge0|merge_in [2] & \CPU_inst|shift_merge0|merge_mask [1]))

	.dataa(\CPU_inst|shift_merge0|shift_reg [1]),
	.datab(\CPU_inst|shift_merge0|merge_in [2]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|merge_mask [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~21 .lut_mask = 16'hEEAA;
defparam \CPU_inst|shift_merge0|merge_result~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneive_lcell_comb \CPU_inst|shift_merge0|shift_reg~0 (
// Equation(s):
// \CPU_inst|shift_merge0|shift_reg~0_combout  = (\CPU_inst|ALU0|alu_reg [2] & ((\CPU_inst|shift_L4 [2]) # (\CPU_inst|shift_L4 [1] $ (!\CPU_inst|shift_L4 [0]))))

	.dataa(\CPU_inst|shift_L4 [2]),
	.datab(\CPU_inst|ALU0|alu_reg [2]),
	.datac(\CPU_inst|shift_L4 [1]),
	.datad(\CPU_inst|shift_L4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg~0 .lut_mask = 16'hC88C;
defparam \CPU_inst|shift_merge0|shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N23
dffeas \CPU_inst|shift_merge0|shift_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~22 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~22_combout  = (\CPU_inst|shift_merge0|shift_reg [2]) # ((\CPU_inst|shift_merge0|merge_in [2] & \CPU_inst|shift_merge0|merge_mask [2]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|shift_reg [2]),
	.datac(\CPU_inst|shift_merge0|merge_in [2]),
	.datad(\CPU_inst|shift_merge0|merge_mask [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~22 .lut_mask = 16'hFCCC;
defparam \CPU_inst|shift_merge0|merge_result~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux5~4 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux5~4_combout  = (\CPU_inst|merge_D05 [1] & (((\CPU_inst|merge_D05 [0])))) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|merge_result~21_combout )) # (!\CPU_inst|merge_D05 [0] & 
// ((\CPU_inst|shift_merge0|merge_result~22_combout )))))

	.dataa(\CPU_inst|shift_merge0|merge_result~21_combout ),
	.datab(\CPU_inst|merge_D05 [1]),
	.datac(\CPU_inst|shift_merge0|merge_result~22_combout ),
	.datad(\CPU_inst|merge_D05 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux5~4 .lut_mask = 16'hEE30;
defparam \CPU_inst|shift_merge0|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~23 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~23_combout  = (\CPU_inst|shift_merge0|merge_in [2] & \CPU_inst|shift_merge0|merge_mask [7])

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_in [2]),
	.datac(\CPU_inst|shift_merge0|merge_mask [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~23 .lut_mask = 16'hC0C0;
defparam \CPU_inst|shift_merge0|merge_result~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux5~5 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux5~5_combout  = (\CPU_inst|shift_merge0|Mux5~4_combout  & (((\CPU_inst|shift_merge0|merge_result~23_combout )) # (!\CPU_inst|merge_D05 [1]))) # (!\CPU_inst|shift_merge0|Mux5~4_combout  & (\CPU_inst|merge_D05 [1] & 
// ((\CPU_inst|shift_merge0|shift_reg [0]))))

	.dataa(\CPU_inst|shift_merge0|Mux5~4_combout ),
	.datab(\CPU_inst|merge_D05 [1]),
	.datac(\CPU_inst|shift_merge0|merge_result~23_combout ),
	.datad(\CPU_inst|shift_merge0|shift_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux5~5 .lut_mask = 16'hE6A2;
defparam \CPU_inst|shift_merge0|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux5~6 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux5~6_combout  = (\CPU_inst|merge_D05 [2] & (\CPU_inst|shift_merge0|Mux5~3_combout )) # (!\CPU_inst|merge_D05 [2] & ((\CPU_inst|shift_merge0|Mux5~5_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|merge_D05 [2]),
	.datac(\CPU_inst|shift_merge0|Mux5~3_combout ),
	.datad(\CPU_inst|shift_merge0|Mux5~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux5~6 .lut_mask = 16'hF3C0;
defparam \CPU_inst|shift_merge0|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N23
dffeas \CPU_inst|shift_merge0|RBD_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux5~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|RBD_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBD_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBD_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N1
dffeas \d_cache_inst|CPU_data_hold[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|RBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d_cache_inst|CPU_data_hold[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_data_hold [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_data_hold[2] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_data_hold[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N29
dffeas \SDRAM_controller|p2_data1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data1[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N22
cycloneive_lcell_comb \d_cache_inst|Decoder62~1 (
// Equation(s):
// \d_cache_inst|Decoder62~1_combout  = (\d_cache_inst|byte_address [1] & (!\d_cache_inst|byte_address [2] & !\d_cache_inst|byte_address [0]))

	.dataa(gnd),
	.datab(\d_cache_inst|byte_address [1]),
	.datac(\d_cache_inst|byte_address [2]),
	.datad(\d_cache_inst|byte_address [0]),
	.cin(gnd),
	.combout(\d_cache_inst|Decoder62~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Decoder62~1 .lut_mask = 16'h000C;
defparam \d_cache_inst|Decoder62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N11
dffeas \SDRAM_controller|p2_data1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data1[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N5
dffeas \SDRAM_controller|p2_data1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data1[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N9
dffeas \SDRAM_controller|p2_data2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data2[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N27
dffeas \SDRAM_controller|p2_data2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data2[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N28
cycloneive_lcell_comb \d_cache_inst|Decoder62~3 (
// Equation(s):
// \d_cache_inst|Decoder62~3_combout  = (\d_cache_inst|byte_address [2] & (!\d_cache_inst|byte_address [0] & !\d_cache_inst|byte_address [1]))

	.dataa(\d_cache_inst|byte_address [2]),
	.datab(gnd),
	.datac(\d_cache_inst|byte_address [0]),
	.datad(\d_cache_inst|byte_address [1]),
	.cin(gnd),
	.combout(\d_cache_inst|Decoder62~3_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Decoder62~3 .lut_mask = 16'h000A;
defparam \d_cache_inst|Decoder62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N23
dffeas \SDRAM_controller|p2_data2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data2[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N26
cycloneive_lcell_comb \SDRAM_controller|p2_data3[14]~0 (
// Equation(s):
// \SDRAM_controller|p2_data3[14]~0_combout  = (\SDRAM_controller|state.S_READ_P2_DATA3~q  & !\rst~q )

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ_P2_DATA3~q ),
	.datac(gnd),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|p2_data3[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[14]~0 .lut_mask = 16'h00CC;
defparam \SDRAM_controller|p2_data3[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N27
dffeas \SDRAM_controller|p2_data3[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|p2_data3[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N8
cycloneive_lcell_comb \d_cache_inst|Decoder62~0 (
// Equation(s):
// \d_cache_inst|Decoder62~0_combout  = (\d_cache_inst|byte_address [2] & (!\d_cache_inst|byte_address [0] & \d_cache_inst|byte_address [1]))

	.dataa(\d_cache_inst|byte_address [2]),
	.datab(\d_cache_inst|byte_address [0]),
	.datac(gnd),
	.datad(\d_cache_inst|byte_address [1]),
	.cin(gnd),
	.combout(\d_cache_inst|Decoder62~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Decoder62~0 .lut_mask = 16'h2200;
defparam \d_cache_inst|Decoder62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N25
dffeas \SDRAM_controller|p2_data3[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|p2_data3[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N7
dffeas \SDRAM_controller|p2_data3[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|p2_data3[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N17
dffeas \SDRAM_controller|p2_data3[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|p2_data3[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[3] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N9
dffeas \CPU_inst|shift_merge0|RBD_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux4~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|RBD_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBD_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBD_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N21
dffeas \d_cache_inst|CPU_data_hold[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|RBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d_cache_inst|CPU_data_hold[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_data_hold [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_data_hold[3] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_data_hold[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|ivl_reg[4]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|ivl_reg[4]~feeder_combout  = \CPU_inst|ALU0|alu_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [4]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|ivl_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivl_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|ivl_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N23
dffeas \CPU_inst|reg_file0|ivl_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|ivl_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivl_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivl_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivl_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N20
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold~14 (
// Equation(s):
// \d_cache_inst|CPU_address_hold~14_combout  = (\CPU_inst|reg_file0|ivl_reg [4] & (!\d_cache_inst|reset_active~q  & !\d_cache_inst|flush_active~q ))

	.dataa(\CPU_inst|reg_file0|ivl_reg [4]),
	.datab(\d_cache_inst|reset_active~q ),
	.datac(gnd),
	.datad(\d_cache_inst|flush_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold~14_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold~14 .lut_mask = 16'h0022;
defparam \d_cache_inst|CPU_address_hold~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N20
cycloneive_lcell_comb \d_cache_inst|Add0~18 (
// Equation(s):
// \d_cache_inst|Add0~18_combout  = (\d_cache_inst|CPU_address_hold [12] & (!\d_cache_inst|Add0~17 )) # (!\d_cache_inst|CPU_address_hold [12] & ((\d_cache_inst|Add0~17 ) # (GND)))
// \d_cache_inst|Add0~19  = CARRY((!\d_cache_inst|Add0~17 ) # (!\d_cache_inst|CPU_address_hold [12]))

	.dataa(gnd),
	.datab(\d_cache_inst|CPU_address_hold [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d_cache_inst|Add0~17 ),
	.combout(\d_cache_inst|Add0~18_combout ),
	.cout(\d_cache_inst|Add0~19 ));
// synopsys translate_off
defparam \d_cache_inst|Add0~18 .lut_mask = 16'h3C3F;
defparam \d_cache_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N14
cycloneive_lcell_comb \d_cache_inst|WideAnd0~0 (
// Equation(s):
// \d_cache_inst|WideAnd0~0_combout  = (\d_cache_inst|CPU_address_hold [6] & (\d_cache_inst|CPU_address_hold [4] & (\d_cache_inst|CPU_address_hold [3] & \d_cache_inst|CPU_address_hold [5])))

	.dataa(\d_cache_inst|CPU_address_hold [6]),
	.datab(\d_cache_inst|CPU_address_hold [4]),
	.datac(\d_cache_inst|CPU_address_hold [3]),
	.datad(\d_cache_inst|CPU_address_hold [5]),
	.cin(gnd),
	.combout(\d_cache_inst|WideAnd0~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|WideAnd0~0 .lut_mask = 16'h8000;
defparam \d_cache_inst|WideAnd0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N16
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold~12 (
// Equation(s):
// \d_cache_inst|CPU_address_hold~12_combout  = (\d_cache_inst|always0~2_combout  & (((!\d_cache_inst|WideAnd0~1_combout ) # (!\d_cache_inst|CPU_address_hold [11])) # (!\d_cache_inst|WideAnd0~0_combout )))

	.dataa(\d_cache_inst|always0~2_combout ),
	.datab(\d_cache_inst|WideAnd0~0_combout ),
	.datac(\d_cache_inst|CPU_address_hold [11]),
	.datad(\d_cache_inst|WideAnd0~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold~12_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold~12 .lut_mask = 16'h2AAA;
defparam \d_cache_inst|CPU_address_hold~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N28
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold~15 (
// Equation(s):
// \d_cache_inst|CPU_address_hold~15_combout  = (\d_cache_inst|always0~0_combout  & ((\d_cache_inst|CPU_address_hold~14_combout ) # ((\d_cache_inst|Add0~18_combout  & \d_cache_inst|CPU_address_hold~12_combout ))))

	.dataa(\d_cache_inst|CPU_address_hold~14_combout ),
	.datab(\d_cache_inst|Add0~18_combout ),
	.datac(\d_cache_inst|always0~0_combout ),
	.datad(\d_cache_inst|CPU_address_hold~12_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold~15_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold~15 .lut_mask = 16'hE0A0;
defparam \d_cache_inst|CPU_address_hold~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N29
dffeas \d_cache_inst|CPU_address_hold[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d_cache_inst|CPU_address_hold~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[12] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N22
cycloneive_lcell_comb \d_cache_inst|Add0~20 (
// Equation(s):
// \d_cache_inst|Add0~20_combout  = (\d_cache_inst|CPU_address_hold [13] & (\d_cache_inst|Add0~19  $ (GND))) # (!\d_cache_inst|CPU_address_hold [13] & (!\d_cache_inst|Add0~19  & VCC))
// \d_cache_inst|Add0~21  = CARRY((\d_cache_inst|CPU_address_hold [13] & !\d_cache_inst|Add0~19 ))

	.dataa(gnd),
	.datab(\d_cache_inst|CPU_address_hold [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d_cache_inst|Add0~19 ),
	.combout(\d_cache_inst|Add0~20_combout ),
	.cout(\d_cache_inst|Add0~21 ));
// synopsys translate_off
defparam \d_cache_inst|Add0~20 .lut_mask = 16'hC30C;
defparam \d_cache_inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N30
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold~11 (
// Equation(s):
// \d_cache_inst|CPU_address_hold~11_combout  = (!\d_cache_inst|reset_active~q  & (\CPU_inst|reg_file0|ivl_reg [5] & !\d_cache_inst|flush_active~q ))

	.dataa(gnd),
	.datab(\d_cache_inst|reset_active~q ),
	.datac(\CPU_inst|reg_file0|ivl_reg [5]),
	.datad(\d_cache_inst|flush_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold~11_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold~11 .lut_mask = 16'h0030;
defparam \d_cache_inst|CPU_address_hold~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N18
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold~13 (
// Equation(s):
// \d_cache_inst|CPU_address_hold~13_combout  = (\d_cache_inst|always0~0_combout  & ((\d_cache_inst|CPU_address_hold~11_combout ) # ((\d_cache_inst|CPU_address_hold~12_combout  & \d_cache_inst|Add0~20_combout ))))

	.dataa(\d_cache_inst|CPU_address_hold~12_combout ),
	.datab(\d_cache_inst|Add0~20_combout ),
	.datac(\d_cache_inst|CPU_address_hold~11_combout ),
	.datad(\d_cache_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold~13_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold~13 .lut_mask = 16'hF800;
defparam \d_cache_inst|CPU_address_hold~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N19
dffeas \d_cache_inst|CPU_address_hold[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d_cache_inst|CPU_address_hold~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[13] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N18
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold~18 (
// Equation(s):
// \d_cache_inst|CPU_address_hold~18_combout  = (\CPU_inst|reg_file0|ivl_reg [6] & (!\d_cache_inst|reset_active~q  & !\d_cache_inst|flush_active~q ))

	.dataa(\CPU_inst|reg_file0|ivl_reg [6]),
	.datab(gnd),
	.datac(\d_cache_inst|reset_active~q ),
	.datad(\d_cache_inst|flush_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold~18_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold~18 .lut_mask = 16'h000A;
defparam \d_cache_inst|CPU_address_hold~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N24
cycloneive_lcell_comb \d_cache_inst|Add0~22 (
// Equation(s):
// \d_cache_inst|Add0~22_combout  = (\d_cache_inst|CPU_address_hold [14] & (!\d_cache_inst|Add0~21 )) # (!\d_cache_inst|CPU_address_hold [14] & ((\d_cache_inst|Add0~21 ) # (GND)))
// \d_cache_inst|Add0~23  = CARRY((!\d_cache_inst|Add0~21 ) # (!\d_cache_inst|CPU_address_hold [14]))

	.dataa(gnd),
	.datab(\d_cache_inst|CPU_address_hold [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d_cache_inst|Add0~21 ),
	.combout(\d_cache_inst|Add0~22_combout ),
	.cout(\d_cache_inst|Add0~23 ));
// synopsys translate_off
defparam \d_cache_inst|Add0~22 .lut_mask = 16'h3C3F;
defparam \d_cache_inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N0
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold~19 (
// Equation(s):
// \d_cache_inst|CPU_address_hold~19_combout  = (\d_cache_inst|always0~0_combout  & ((\d_cache_inst|CPU_address_hold~18_combout ) # ((\d_cache_inst|Add0~22_combout  & \d_cache_inst|CPU_address_hold~12_combout ))))

	.dataa(\d_cache_inst|CPU_address_hold~18_combout ),
	.datab(\d_cache_inst|Add0~22_combout ),
	.datac(\d_cache_inst|always0~0_combout ),
	.datad(\d_cache_inst|CPU_address_hold~12_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold~19_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold~19 .lut_mask = 16'hE0A0;
defparam \d_cache_inst|CPU_address_hold~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N1
dffeas \d_cache_inst|CPU_address_hold[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d_cache_inst|CPU_address_hold~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[14] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N26
cycloneive_lcell_comb \d_cache_inst|Add0~24 (
// Equation(s):
// \d_cache_inst|Add0~24_combout  = \d_cache_inst|Add0~23  $ (!\d_cache_inst|CPU_address_hold [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d_cache_inst|CPU_address_hold [15]),
	.cin(\d_cache_inst|Add0~23 ),
	.combout(\d_cache_inst|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Add0~24 .lut_mask = 16'hF00F;
defparam \d_cache_inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N28
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold~16 (
// Equation(s):
// \d_cache_inst|CPU_address_hold~16_combout  = (\CPU_inst|reg_file0|ivl_reg [7] & (!\d_cache_inst|reset_active~q  & !\d_cache_inst|flush_active~q ))

	.dataa(gnd),
	.datab(\CPU_inst|reg_file0|ivl_reg [7]),
	.datac(\d_cache_inst|reset_active~q ),
	.datad(\d_cache_inst|flush_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold~16_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold~16 .lut_mask = 16'h000C;
defparam \d_cache_inst|CPU_address_hold~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N26
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold~17 (
// Equation(s):
// \d_cache_inst|CPU_address_hold~17_combout  = (\d_cache_inst|always0~0_combout  & ((\d_cache_inst|CPU_address_hold~16_combout ) # ((\d_cache_inst|CPU_address_hold~12_combout  & \d_cache_inst|Add0~24_combout ))))

	.dataa(\d_cache_inst|CPU_address_hold~12_combout ),
	.datab(\d_cache_inst|always0~0_combout ),
	.datac(\d_cache_inst|Add0~24_combout ),
	.datad(\d_cache_inst|CPU_address_hold~16_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold~17_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold~17 .lut_mask = 16'hCC80;
defparam \d_cache_inst|CPU_address_hold~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N27
dffeas \d_cache_inst|CPU_address_hold[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d_cache_inst|CPU_address_hold~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[15] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
cycloneive_lcell_comb \d_cache_inst|always1~1 (
// Equation(s):
// \d_cache_inst|always1~1_combout  = (!\SDRAM_controller|ready2~q ) # (!\d_cache_inst|fetch_active~q )

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|ready2~q ),
	.cin(gnd),
	.combout(\d_cache_inst|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|always1~1 .lut_mask = 16'h55FF;
defparam \d_cache_inst|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y8_N0
cycloneive_ram_block \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\d_cache_inst|cache_wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d_cache_inst|always1~1_combout ,\d_cache_inst|CPU_address_hold [15],\d_cache_inst|CPU_address_hold [14],\d_cache_inst|CPU_address_hold [13],\d_cache_inst|CPU_address_hold [12],\d_cache_inst|cache_d[51]~25_combout ,\d_cache_inst|cache_d[50]~17_combout ,
\d_cache_inst|cache_d[49]~9_combout ,\d_cache_inst|cache_d[48]~1_combout ,\d_cache_inst|cache_d[34]~23_combout ,\d_cache_inst|cache_d[33]~15_combout ,\d_cache_inst|cache_d[32]~7_combout ,\d_cache_inst|cache_d[18]~19_combout ,\d_cache_inst|cache_d[17]~11_combout ,
\d_cache_inst|cache_d[16]~3_combout ,\d_cache_inst|cache_d[2]~21_combout ,\d_cache_inst|cache_d[1]~13_combout ,\d_cache_inst|cache_d[0]~5_combout }),
	.portaaddr({\d_cache_inst|cache_address[8]~8_combout ,\d_cache_inst|cache_address[7]~7_combout ,\d_cache_inst|cache_address[6]~6_combout ,\d_cache_inst|cache_address[5]~5_combout ,\d_cache_inst|cache_address[4]~4_combout ,\d_cache_inst|cache_address[3]~3_combout ,
\d_cache_inst|cache_address[2]~2_combout ,\d_cache_inst|cache_address[1]~1_combout ,\d_cache_inst|cache_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ALTSYNCRAM";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 72;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N18
cycloneive_lcell_comb \d_cache_inst|cache_d[51]~24 (
// Equation(s):
// \d_cache_inst|cache_d[51]~24_combout  = (\d_cache_inst|Decoder62~0_combout  & (\d_cache_inst|CPU_data_hold [3])) # (!\d_cache_inst|Decoder62~0_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [51])))

	.dataa(\d_cache_inst|CPU_data_hold [3]),
	.datab(gnd),
	.datac(\d_cache_inst|Decoder62~0_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [51]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[51]~24_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[51]~24 .lut_mask = 16'hAFA0;
defparam \d_cache_inst|cache_d[51]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N16
cycloneive_lcell_comb \d_cache_inst|cache_d[51]~25 (
// Equation(s):
// \d_cache_inst|cache_d[51]~25_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data3 [3])) # (!\SDRAM_controller|ready2~q  & ((\d_cache_inst|cache_d[51]~24_combout ))))) # (!\d_cache_inst|fetch_active~q  & 
// (((\d_cache_inst|cache_d[51]~24_combout ))))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\SDRAM_controller|p2_data3 [3]),
	.datad(\d_cache_inst|cache_d[51]~24_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[51]~25_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[51]~25 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[51]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N6
cycloneive_lcell_comb \d_cache_inst|cache_d[50]~16 (
// Equation(s):
// \d_cache_inst|cache_d[50]~16_combout  = (\d_cache_inst|Decoder62~0_combout  & ((\d_cache_inst|CPU_data_hold [2]))) # (!\d_cache_inst|Decoder62~0_combout  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [50]))

	.dataa(\d_cache_inst|Decoder62~0_combout ),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [50]),
	.datac(gnd),
	.datad(\d_cache_inst|CPU_data_hold [2]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[50]~16_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[50]~16 .lut_mask = 16'hEE44;
defparam \d_cache_inst|cache_d[50]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N24
cycloneive_lcell_comb \d_cache_inst|cache_d[50]~17 (
// Equation(s):
// \d_cache_inst|cache_d[50]~17_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data3 [2])) # (!\SDRAM_controller|ready2~q  & ((\d_cache_inst|cache_d[50]~16_combout ))))) # (!\d_cache_inst|fetch_active~q  & 
// (((\d_cache_inst|cache_d[50]~16_combout ))))

	.dataa(\SDRAM_controller|p2_data3 [2]),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\d_cache_inst|cache_d[50]~16_combout ),
	.datad(\SDRAM_controller|ready2~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[50]~17_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[50]~17 .lut_mask = 16'hB8F0;
defparam \d_cache_inst|cache_d[50]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N16
cycloneive_lcell_comb \d_cache_inst|cache_d[49]~8 (
// Equation(s):
// \d_cache_inst|cache_d[49]~8_combout  = (\d_cache_inst|Decoder62~0_combout  & (\d_cache_inst|CPU_data_hold [1])) # (!\d_cache_inst|Decoder62~0_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [49])))

	.dataa(\d_cache_inst|Decoder62~0_combout ),
	.datab(\d_cache_inst|CPU_data_hold [1]),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [49]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[49]~8_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[49]~8 .lut_mask = 16'hDD88;
defparam \d_cache_inst|cache_d[49]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
cycloneive_lcell_comb \d_cache_inst|cache_d[49]~9 (
// Equation(s):
// \d_cache_inst|cache_d[49]~9_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data3 [1])) # (!\SDRAM_controller|ready2~q  & ((\d_cache_inst|cache_d[49]~8_combout ))))) # (!\d_cache_inst|fetch_active~q  & 
// (((\d_cache_inst|cache_d[49]~8_combout ))))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\SDRAM_controller|p2_data3 [1]),
	.datad(\d_cache_inst|cache_d[49]~8_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[49]~9_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[49]~9 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[49]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
cycloneive_lcell_comb \d_cache_inst|cache_d[48]~0 (
// Equation(s):
// \d_cache_inst|cache_d[48]~0_combout  = (\d_cache_inst|Decoder62~0_combout  & (\d_cache_inst|CPU_data_hold [0])) # (!\d_cache_inst|Decoder62~0_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [48])))

	.dataa(\d_cache_inst|Decoder62~0_combout ),
	.datab(gnd),
	.datac(\d_cache_inst|CPU_data_hold [0]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [48]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[48]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[48]~0 .lut_mask = 16'hF5A0;
defparam \d_cache_inst|cache_d[48]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N26
cycloneive_lcell_comb \d_cache_inst|cache_d[48]~1 (
// Equation(s):
// \d_cache_inst|cache_d[48]~1_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data3 [0])) # (!\SDRAM_controller|ready2~q  & ((\d_cache_inst|cache_d[48]~0_combout ))))) # (!\d_cache_inst|fetch_active~q  & 
// (((\d_cache_inst|cache_d[48]~0_combout ))))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\SDRAM_controller|p2_data3 [0]),
	.datad(\d_cache_inst|cache_d[48]~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[48]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[48]~1 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[48]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N6
cycloneive_lcell_comb \d_cache_inst|cache_d[34]~22 (
// Equation(s):
// \d_cache_inst|cache_d[34]~22_combout  = (\d_cache_inst|Decoder62~3_combout  & (\d_cache_inst|CPU_data_hold [2])) # (!\d_cache_inst|Decoder62~3_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [34])))

	.dataa(\d_cache_inst|CPU_data_hold [2]),
	.datab(\d_cache_inst|Decoder62~3_combout ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [34]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[34]~22_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[34]~22 .lut_mask = 16'hB8B8;
defparam \d_cache_inst|cache_d[34]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N22
cycloneive_lcell_comb \d_cache_inst|cache_d[34]~23 (
// Equation(s):
// \d_cache_inst|cache_d[34]~23_combout  = (\SDRAM_controller|ready2~q  & ((\d_cache_inst|fetch_active~q  & (\SDRAM_controller|p2_data2 [2])) # (!\d_cache_inst|fetch_active~q  & ((\d_cache_inst|cache_d[34]~22_combout ))))) # (!\SDRAM_controller|ready2~q  & 
// (((\d_cache_inst|cache_d[34]~22_combout ))))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data2 [2]),
	.datad(\d_cache_inst|cache_d[34]~22_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[34]~23_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[34]~23 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[34]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N12
cycloneive_lcell_comb \d_cache_inst|cache_d[33]~14 (
// Equation(s):
// \d_cache_inst|cache_d[33]~14_combout  = (\d_cache_inst|Decoder62~3_combout  & (\d_cache_inst|CPU_data_hold [1])) # (!\d_cache_inst|Decoder62~3_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [33])))

	.dataa(\d_cache_inst|CPU_data_hold [1]),
	.datab(\d_cache_inst|Decoder62~3_combout ),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [33]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[33]~14_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[33]~14 .lut_mask = 16'hBB88;
defparam \d_cache_inst|cache_d[33]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N26
cycloneive_lcell_comb \d_cache_inst|cache_d[33]~15 (
// Equation(s):
// \d_cache_inst|cache_d[33]~15_combout  = (\SDRAM_controller|ready2~q  & ((\d_cache_inst|fetch_active~q  & (\SDRAM_controller|p2_data2 [1])) # (!\d_cache_inst|fetch_active~q  & ((\d_cache_inst|cache_d[33]~14_combout ))))) # (!\SDRAM_controller|ready2~q  & 
// (((\d_cache_inst|cache_d[33]~14_combout ))))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data2 [1]),
	.datad(\d_cache_inst|cache_d[33]~14_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[33]~15_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[33]~15 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[33]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N24
cycloneive_lcell_comb \d_cache_inst|cache_d[32]~6 (
// Equation(s):
// \d_cache_inst|cache_d[32]~6_combout  = (\d_cache_inst|Decoder62~3_combout  & (\d_cache_inst|CPU_data_hold [0])) # (!\d_cache_inst|Decoder62~3_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [32])))

	.dataa(gnd),
	.datab(\d_cache_inst|CPU_data_hold [0]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [32]),
	.datad(\d_cache_inst|Decoder62~3_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[32]~6_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[32]~6 .lut_mask = 16'hCCF0;
defparam \d_cache_inst|cache_d[32]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N8
cycloneive_lcell_comb \d_cache_inst|cache_d[32]~7 (
// Equation(s):
// \d_cache_inst|cache_d[32]~7_combout  = (\SDRAM_controller|ready2~q  & ((\d_cache_inst|fetch_active~q  & (\SDRAM_controller|p2_data2 [0])) # (!\d_cache_inst|fetch_active~q  & ((\d_cache_inst|cache_d[32]~6_combout ))))) # (!\SDRAM_controller|ready2~q  & 
// (((\d_cache_inst|cache_d[32]~6_combout ))))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data2 [0]),
	.datad(\d_cache_inst|cache_d[32]~6_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[32]~7_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[32]~7 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[32]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
cycloneive_lcell_comb \d_cache_inst|cache_d[18]~18 (
// Equation(s):
// \d_cache_inst|cache_d[18]~18_combout  = (\d_cache_inst|Decoder62~1_combout  & (\d_cache_inst|CPU_data_hold [2])) # (!\d_cache_inst|Decoder62~1_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [18])))

	.dataa(\d_cache_inst|Decoder62~1_combout ),
	.datab(\d_cache_inst|CPU_data_hold [2]),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[18]~18 .lut_mask = 16'hDD88;
defparam \d_cache_inst|cache_d[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N10
cycloneive_lcell_comb \d_cache_inst|cache_d[18]~19 (
// Equation(s):
// \d_cache_inst|cache_d[18]~19_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data1 [2])) # (!\SDRAM_controller|ready2~q  & ((\d_cache_inst|cache_d[18]~18_combout ))))) # (!\d_cache_inst|fetch_active~q  & 
// (((\d_cache_inst|cache_d[18]~18_combout ))))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\SDRAM_controller|p2_data1 [2]),
	.datad(\d_cache_inst|cache_d[18]~18_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[18]~19_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[18]~19 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[18]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N20
cycloneive_lcell_comb \d_cache_inst|cache_d[17]~10 (
// Equation(s):
// \d_cache_inst|cache_d[17]~10_combout  = (\d_cache_inst|Decoder62~1_combout  & (\d_cache_inst|CPU_data_hold [1])) # (!\d_cache_inst|Decoder62~1_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\d_cache_inst|Decoder62~1_combout ),
	.datab(\d_cache_inst|CPU_data_hold [1]),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[17]~10_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[17]~10 .lut_mask = 16'hDD88;
defparam \d_cache_inst|cache_d[17]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N10
cycloneive_lcell_comb \d_cache_inst|cache_d[17]~11 (
// Equation(s):
// \d_cache_inst|cache_d[17]~11_combout  = (\SDRAM_controller|ready2~q  & ((\d_cache_inst|fetch_active~q  & (\SDRAM_controller|p2_data1 [1])) # (!\d_cache_inst|fetch_active~q  & ((\d_cache_inst|cache_d[17]~10_combout ))))) # (!\SDRAM_controller|ready2~q  & 
// (((\d_cache_inst|cache_d[17]~10_combout ))))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data1 [1]),
	.datad(\d_cache_inst|cache_d[17]~10_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[17]~11_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[17]~11 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[17]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N14
cycloneive_lcell_comb \d_cache_inst|cache_d[16]~2 (
// Equation(s):
// \d_cache_inst|cache_d[16]~2_combout  = (\d_cache_inst|Decoder62~1_combout  & (\d_cache_inst|CPU_data_hold [0])) # (!\d_cache_inst|Decoder62~1_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\d_cache_inst|Decoder62~1_combout ),
	.datab(\d_cache_inst|CPU_data_hold [0]),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[16]~2 .lut_mask = 16'hDD88;
defparam \d_cache_inst|cache_d[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
cycloneive_lcell_comb \d_cache_inst|cache_d[16]~3 (
// Equation(s):
// \d_cache_inst|cache_d[16]~3_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data1 [0])) # (!\SDRAM_controller|ready2~q  & ((\d_cache_inst|cache_d[16]~2_combout ))))) # (!\d_cache_inst|fetch_active~q  & 
// (((\d_cache_inst|cache_d[16]~2_combout ))))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\SDRAM_controller|p2_data1 [0]),
	.datac(\d_cache_inst|cache_d[16]~2_combout ),
	.datad(\SDRAM_controller|ready2~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[16]~3_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[16]~3 .lut_mask = 16'hD8F0;
defparam \d_cache_inst|cache_d[16]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N20
cycloneive_lcell_comb \d_cache_inst|cache_d[2]~20 (
// Equation(s):
// \d_cache_inst|cache_d[2]~20_combout  = (\d_cache_inst|Decoder62~2_combout  & (\d_cache_inst|CPU_data_hold [2])) # (!\d_cache_inst|Decoder62~2_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [2])))

	.dataa(gnd),
	.datab(\d_cache_inst|Decoder62~2_combout ),
	.datac(\d_cache_inst|CPU_data_hold [2]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[2]~20 .lut_mask = 16'hF3C0;
defparam \d_cache_inst|cache_d[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N26
cycloneive_lcell_comb \d_cache_inst|cache_d[2]~21 (
// Equation(s):
// \d_cache_inst|cache_d[2]~21_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data0 [2])) # (!\SDRAM_controller|ready2~q  & ((\d_cache_inst|cache_d[2]~20_combout ))))) # (!\d_cache_inst|fetch_active~q  & 
// (((\d_cache_inst|cache_d[2]~20_combout ))))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\SDRAM_controller|p2_data0 [2]),
	.datac(\SDRAM_controller|ready2~q ),
	.datad(\d_cache_inst|cache_d[2]~20_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[2]~21 .lut_mask = 16'hDF80;
defparam \d_cache_inst|cache_d[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N2
cycloneive_lcell_comb \d_cache_inst|cache_d[1]~12 (
// Equation(s):
// \d_cache_inst|cache_d[1]~12_combout  = (\d_cache_inst|Decoder62~2_combout  & (\d_cache_inst|CPU_data_hold [1])) # (!\d_cache_inst|Decoder62~2_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\d_cache_inst|CPU_data_hold [1]),
	.datab(gnd),
	.datac(\d_cache_inst|Decoder62~2_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[1]~12 .lut_mask = 16'hAFA0;
defparam \d_cache_inst|cache_d[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N6
cycloneive_lcell_comb \d_cache_inst|cache_d[1]~13 (
// Equation(s):
// \d_cache_inst|cache_d[1]~13_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data0 [1])) # (!\SDRAM_controller|ready2~q  & ((\d_cache_inst|cache_d[1]~12_combout ))))) # (!\d_cache_inst|fetch_active~q  & 
// (((\d_cache_inst|cache_d[1]~12_combout ))))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\SDRAM_controller|p2_data0 [1]),
	.datad(\d_cache_inst|cache_d[1]~12_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[1]~13 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N28
cycloneive_lcell_comb \d_cache_inst|cache_d[0]~4 (
// Equation(s):
// \d_cache_inst|cache_d[0]~4_combout  = (\d_cache_inst|Decoder62~2_combout  & (\d_cache_inst|CPU_data_hold [0])) # (!\d_cache_inst|Decoder62~2_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\d_cache_inst|CPU_data_hold [0]),
	.datab(\d_cache_inst|Decoder62~2_combout ),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[0]~4 .lut_mask = 16'hBB88;
defparam \d_cache_inst|cache_d[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N4
cycloneive_lcell_comb \d_cache_inst|cache_d[0]~5 (
// Equation(s):
// \d_cache_inst|cache_d[0]~5_combout  = (\SDRAM_controller|ready2~q  & ((\d_cache_inst|fetch_active~q  & (\SDRAM_controller|p2_data0 [0])) # (!\d_cache_inst|fetch_active~q  & ((\d_cache_inst|cache_d[0]~4_combout ))))) # (!\SDRAM_controller|ready2~q  & 
// (((\d_cache_inst|cache_d[0]~4_combout ))))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data0 [0]),
	.datad(\d_cache_inst|cache_d[0]~4_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[0]~5 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N31
dffeas \d_cache_inst|CPU_tag[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|reg_file0|ivl_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_tag [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_tag[0] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_tag[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N30
cycloneive_lcell_comb \d_cache_inst|Equal0~0 (
// Equation(s):
// \d_cache_inst|Equal0~0_combout  = (\d_cache_inst|CPU_tag [1] & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [65] & (\d_cache_inst|CPU_tag [0] $ (!\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [64])))) # 
// (!\d_cache_inst|CPU_tag [1] & (!\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [65] & (\d_cache_inst|CPU_tag [0] $ (!\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [64]))))

	.dataa(\d_cache_inst|CPU_tag [1]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [65]),
	.datac(\d_cache_inst|CPU_tag [0]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [64]),
	.cin(gnd),
	.combout(\d_cache_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Equal0~0 .lut_mask = 16'h9009;
defparam \d_cache_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N3
dffeas \d_cache_inst|CPU_tag[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|reg_file0|ivl_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_tag [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_tag[3] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_tag[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N7
dffeas \d_cache_inst|CPU_tag[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|reg_file0|ivl_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_tag [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_tag[2] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_tag[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N6
cycloneive_lcell_comb \d_cache_inst|Equal0~1 (
// Equation(s):
// \d_cache_inst|Equal0~1_combout  = (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [66] & (\d_cache_inst|CPU_tag [2] & (\d_cache_inst|CPU_tag [3] $ (!\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [67])))) # 
// (!\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [66] & (!\d_cache_inst|CPU_tag [2] & (\d_cache_inst|CPU_tag [3] $ (!\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [67]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [66]),
	.datab(\d_cache_inst|CPU_tag [3]),
	.datac(\d_cache_inst|CPU_tag [2]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [67]),
	.cin(gnd),
	.combout(\d_cache_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Equal0~1 .lut_mask = 16'h8421;
defparam \d_cache_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N16
cycloneive_lcell_comb \d_cache_inst|d_miss~0 (
// Equation(s):
// \d_cache_inst|d_miss~0_combout  = (\d_cache_inst|d_cache_miss~1_combout  & (((!\d_cache_inst|Equal0~1_combout ) # (!\d_cache_inst|Equal0~0_combout )))) # (!\d_cache_inst|d_cache_miss~1_combout  & (\d_cache_inst|d_cache_miss~0_combout  & 
// ((!\d_cache_inst|Equal0~1_combout ) # (!\d_cache_inst|Equal0~0_combout ))))

	.dataa(\d_cache_inst|d_cache_miss~1_combout ),
	.datab(\d_cache_inst|d_cache_miss~0_combout ),
	.datac(\d_cache_inst|Equal0~0_combout ),
	.datad(\d_cache_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|d_miss~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|d_miss~0 .lut_mask = 16'h0EEE;
defparam \d_cache_inst|d_miss~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N2
cycloneive_lcell_comb \d_cache_inst|always0~1 (
// Equation(s):
// \d_cache_inst|always0~1_combout  = (!\d_cache_inst|fetch_active~q  & (!\d_cache_inst|flush_active~q  & (!\d_cache_inst|reset_active~q  & !\d_cache_inst|d_miss~0_combout )))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\d_cache_inst|flush_active~q ),
	.datac(\d_cache_inst|reset_active~q ),
	.datad(\d_cache_inst|d_miss~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|always0~1 .lut_mask = 16'h0001;
defparam \d_cache_inst|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N14
cycloneive_lcell_comb \d_cache_inst|CPU_wren_hold~0 (
// Equation(s):
// \d_cache_inst|CPU_wren_hold~0_combout  = (\d_cache_inst|always0~0_combout  & ((\d_cache_inst|always0~1_combout  & (\d_cache_inst|d_cache_miss~0_combout )) # (!\d_cache_inst|always0~1_combout  & ((\d_cache_inst|CPU_wren_hold~q )))))

	.dataa(\d_cache_inst|always0~0_combout ),
	.datab(\d_cache_inst|d_cache_miss~0_combout ),
	.datac(\d_cache_inst|CPU_wren_hold~q ),
	.datad(\d_cache_inst|always0~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_wren_hold~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_wren_hold~0 .lut_mask = 16'h88A0;
defparam \d_cache_inst|CPU_wren_hold~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N15
dffeas \d_cache_inst|CPU_wren_hold (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_wren_hold~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_wren_hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_wren_hold .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_wren_hold .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N26
cycloneive_lcell_comb \d_cache_inst|write_active~2 (
// Equation(s):
// \d_cache_inst|write_active~2_combout  = (!\MSC_inst|p2_reset~combout  & (((!\d_cache_inst|WideAnd0~2_combout  & \d_cache_inst|always0~2_combout )) # (!\SDRAM_controller|ready2~q )))

	.dataa(\d_cache_inst|WideAnd0~2_combout ),
	.datab(\MSC_inst|p2_reset~combout ),
	.datac(\SDRAM_controller|ready2~q ),
	.datad(\d_cache_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|write_active~2_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|write_active~2 .lut_mask = 16'h1303;
defparam \d_cache_inst|write_active~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N14
cycloneive_lcell_comb \d_cache_inst|write_active~0 (
// Equation(s):
// \d_cache_inst|write_active~0_combout  = (!\d_cache_inst|fetch_active~q  & (!\SDRAM_controller|ready2~q  & \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [68]))

	.dataa(gnd),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|ready2~q ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [68]),
	.cin(gnd),
	.combout(\d_cache_inst|write_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|write_active~0 .lut_mask = 16'h0300;
defparam \d_cache_inst|write_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N28
cycloneive_lcell_comb \d_cache_inst|write_active~1 (
// Equation(s):
// \d_cache_inst|write_active~1_combout  = (\d_cache_inst|write_active~q ) # ((!\d_cache_inst|always0~2_combout  & (\d_cache_inst|write_active~0_combout  & \d_cache_inst|d_miss~0_combout )))

	.dataa(\d_cache_inst|write_active~q ),
	.datab(\d_cache_inst|always0~2_combout ),
	.datac(\d_cache_inst|write_active~0_combout ),
	.datad(\d_cache_inst|d_miss~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|write_active~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|write_active~1 .lut_mask = 16'hBAAA;
defparam \d_cache_inst|write_active~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N6
cycloneive_lcell_comb \d_cache_inst|write_active~3 (
// Equation(s):
// \d_cache_inst|write_active~3_combout  = (\MSC_inst|p2_flush_req~q  & (((\d_cache_inst|write_active~2_combout  & \d_cache_inst|write_active~1_combout )) # (!\MSC_inst|p2_idle~0_combout ))) # (!\MSC_inst|p2_flush_req~q  & 
// (((\d_cache_inst|write_active~2_combout  & \d_cache_inst|write_active~1_combout ))))

	.dataa(\MSC_inst|p2_flush_req~q ),
	.datab(\MSC_inst|p2_idle~0_combout ),
	.datac(\d_cache_inst|write_active~2_combout ),
	.datad(\d_cache_inst|write_active~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|write_active~3_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|write_active~3 .lut_mask = 16'hF222;
defparam \d_cache_inst|write_active~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N7
dffeas \d_cache_inst|write_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|write_active~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|write_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|write_active .is_wysiwyg = "true";
defparam \d_cache_inst|write_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N8
cycloneive_lcell_comb \d_cache_inst|cache_wren~0 (
// Equation(s):
// \d_cache_inst|cache_wren~0_combout  = (!\d_cache_inst|write_active~q  & (\SDRAM_controller|ready2~q  & \d_cache_inst|fetch_active~q ))

	.dataa(\d_cache_inst|write_active~q ),
	.datab(gnd),
	.datac(\SDRAM_controller|ready2~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_wren~0 .lut_mask = 16'h5000;
defparam \d_cache_inst|cache_wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N22
cycloneive_lcell_comb \d_cache_inst|cache_wren~1 (
// Equation(s):
// \d_cache_inst|cache_wren~1_combout  = (\d_cache_inst|cache_wren~0_combout ) # ((\d_cache_inst|CPU_wren_hold~q  & ((\SDRAM_controller|ready2~q ) # (!\d_cache_inst|d_miss~0_combout ))))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|CPU_wren_hold~q ),
	.datac(\d_cache_inst|cache_wren~0_combout ),
	.datad(\d_cache_inst|d_miss~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_wren~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_wren~1 .lut_mask = 16'hF8FC;
defparam \d_cache_inst|cache_wren~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N30
cycloneive_lcell_comb \d_cache_inst|Decoder62~6 (
// Equation(s):
// \d_cache_inst|Decoder62~6_combout  = (!\d_cache_inst|byte_address [2] & (\d_cache_inst|byte_address [0] & !\d_cache_inst|byte_address [1]))

	.dataa(\d_cache_inst|byte_address [2]),
	.datab(gnd),
	.datac(\d_cache_inst|byte_address [0]),
	.datad(\d_cache_inst|byte_address [1]),
	.cin(gnd),
	.combout(\d_cache_inst|Decoder62~6_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Decoder62~6 .lut_mask = 16'h0050;
defparam \d_cache_inst|Decoder62~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N7
dffeas \SDRAM_controller|p2_data0[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data0[11] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data0[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N25
dffeas \SDRAM_controller|p2_data1[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data1[8] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N24
cycloneive_lcell_comb \d_cache_inst|Decoder62~5 (
// Equation(s):
// \d_cache_inst|Decoder62~5_combout  = (!\d_cache_inst|byte_address [2] & (\d_cache_inst|byte_address [0] & \d_cache_inst|byte_address [1]))

	.dataa(\d_cache_inst|byte_address [2]),
	.datab(gnd),
	.datac(\d_cache_inst|byte_address [0]),
	.datad(\d_cache_inst|byte_address [1]),
	.cin(gnd),
	.combout(\d_cache_inst|Decoder62~5_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Decoder62~5 .lut_mask = 16'h5000;
defparam \d_cache_inst|Decoder62~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N1
dffeas \SDRAM_controller|p2_data1[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data1[9] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N14
cycloneive_lcell_comb \d_cache_inst|cache_d[27]~90 (
// Equation(s):
// \d_cache_inst|cache_d[27]~90_combout  = (\d_cache_inst|Decoder62~5_combout  & (\d_cache_inst|CPU_data_hold [3])) # (!\d_cache_inst|Decoder62~5_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [27])))

	.dataa(gnd),
	.datab(\d_cache_inst|CPU_data_hold [3]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [27]),
	.datad(\d_cache_inst|Decoder62~5_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[27]~90_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[27]~90 .lut_mask = 16'hCCF0;
defparam \d_cache_inst|cache_d[27]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N27
dffeas \SDRAM_controller|p2_data1[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data1[11] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N26
cycloneive_lcell_comb \d_cache_inst|cache_d[27]~91 (
// Equation(s):
// \d_cache_inst|cache_d[27]~91_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & ((\SDRAM_controller|p2_data1 [11]))) # (!\SDRAM_controller|ready2~q  & (\d_cache_inst|cache_d[27]~90_combout )))) # (!\d_cache_inst|fetch_active~q  & 
// (\d_cache_inst|cache_d[27]~90_combout ))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\d_cache_inst|cache_d[27]~90_combout ),
	.datac(\SDRAM_controller|p2_data1 [11]),
	.datad(\SDRAM_controller|ready2~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[27]~91_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[27]~91 .lut_mask = 16'hE4CC;
defparam \d_cache_inst|cache_d[27]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N1
dffeas \SDRAM_controller|p2_data2[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data2[7] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N5
dffeas \CPU_inst|shift_merge0|RBD_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|RBD_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBD_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBD_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N31
dffeas \d_cache_inst|CPU_data_hold[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|RBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d_cache_inst|CPU_data_hold[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_data_hold [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_data_hold[7] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_data_hold[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N15
dffeas \SDRAM_controller|p2_data2[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data2[8] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N22
cycloneive_lcell_comb \d_cache_inst|Decoder62~7 (
// Equation(s):
// \d_cache_inst|Decoder62~7_combout  = (!\d_cache_inst|byte_address [1] & (\d_cache_inst|byte_address [0] & \d_cache_inst|byte_address [2]))

	.dataa(\d_cache_inst|byte_address [1]),
	.datab(\d_cache_inst|byte_address [0]),
	.datac(\d_cache_inst|byte_address [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d_cache_inst|Decoder62~7_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Decoder62~7 .lut_mask = 16'h4040;
defparam \d_cache_inst|Decoder62~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N3
dffeas \SDRAM_controller|p2_data2[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data2[9] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data2[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N15
dffeas \SDRAM_controller|p2_data2[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data2[10] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data2[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N31
dffeas \SDRAM_controller|p2_data2[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data2[11] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N12
cycloneive_lcell_comb \d_cache_inst|Decoder62~4 (
// Equation(s):
// \d_cache_inst|Decoder62~4_combout  = (\d_cache_inst|byte_address [2] & (\d_cache_inst|byte_address [0] & \d_cache_inst|byte_address [1]))

	.dataa(\d_cache_inst|byte_address [2]),
	.datab(gnd),
	.datac(\d_cache_inst|byte_address [0]),
	.datad(\d_cache_inst|byte_address [1]),
	.cin(gnd),
	.combout(\d_cache_inst|Decoder62~4_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Decoder62~4 .lut_mask = 16'hA000;
defparam \d_cache_inst|Decoder62~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N1
dffeas \SDRAM_controller|p2_data3[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|p2_data3[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[9] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N19
dffeas \SDRAM_controller|p2_data3[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|p2_data3[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[10] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N9
dffeas \SDRAM_controller|p2_data3[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|p2_data3[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[11] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data3[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y6_N0
cycloneive_ram_block \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\d_cache_inst|cache_wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d_cache_inst|cache_d[60]~97_combout ,\d_cache_inst|cache_d[59]~89_combout ,\d_cache_inst|cache_d[58]~81_combout ,\d_cache_inst|cache_d[57]~73_combout ,\d_cache_inst|cache_d[56]~65_combout ,\d_cache_inst|cache_d[43]~95_combout ,
\d_cache_inst|cache_d[42]~87_combout ,\d_cache_inst|cache_d[41]~79_combout ,\d_cache_inst|cache_d[40]~71_combout ,\d_cache_inst|cache_d[39]~63_combout ,\d_cache_inst|cache_d[27]~91_combout ,\d_cache_inst|cache_d[26]~83_combout ,
\d_cache_inst|cache_d[25]~75_combout ,\d_cache_inst|cache_d[24]~67_combout ,\d_cache_inst|cache_d[11]~93_combout ,\d_cache_inst|cache_d[10]~85_combout ,\d_cache_inst|cache_d[9]~77_combout ,\d_cache_inst|cache_d[8]~69_combout }),
	.portaaddr({\d_cache_inst|cache_address[8]~8_combout ,\d_cache_inst|cache_address[7]~7_combout ,\d_cache_inst|cache_address[6]~6_combout ,\d_cache_inst|cache_address[5]~5_combout ,\d_cache_inst|cache_address[4]~4_combout ,\d_cache_inst|cache_address[3]~3_combout ,
\d_cache_inst|cache_address[2]~2_combout ,\d_cache_inst|cache_address[1]~1_combout ,\d_cache_inst|cache_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ALTSYNCRAM";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 9;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 18;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 511;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 512;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 72;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 9;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 18;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X22_Y12_N7
dffeas \CPU_inst|shift_merge0|LBD_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|Mux3~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|shift_merge0|LBD_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBD_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBD_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_in~0 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_in~0_combout  = (\CPU_inst|latch_address_w4~q  & ((\CPU_inst|shift_merge0|RBD_reg [4]))) # (!\CPU_inst|latch_address_w4~q  & (\CPU_inst|shift_merge0|LBD_reg [4]))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [4]),
	.datab(\CPU_inst|shift_merge0|RBD_reg [4]),
	.datac(\CPU_inst|latch_address_w4~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in~0 .lut_mask = 16'hCACA;
defparam \CPU_inst|shift_merge0|merge_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N9
dffeas \CPU_inst|shift_merge0|merge_in[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|merge_in~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in[4] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_in[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~3 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~3_combout  = (\CPU_inst|shift_merge0|shift_reg [1]) # ((\CPU_inst|shift_merge0|merge_in [4] & \CPU_inst|shift_merge0|merge_mask [1]))

	.dataa(\CPU_inst|shift_merge0|shift_reg [1]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|merge_in [4]),
	.datad(\CPU_inst|shift_merge0|merge_mask [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~3 .lut_mask = 16'hFAAA;
defparam \CPU_inst|shift_merge0|merge_result~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|shift_reg~1 (
// Equation(s):
// \CPU_inst|shift_merge0|shift_reg~1_combout  = (\CPU_inst|ALU0|alu_reg [3] & ((\CPU_inst|shift_L4 [2]) # ((!\CPU_inst|shift_L4 [1] & !\CPU_inst|shift_L4 [0]))))

	.dataa(\CPU_inst|shift_L4 [2]),
	.datab(\CPU_inst|ALU0|alu_reg [3]),
	.datac(\CPU_inst|shift_L4 [1]),
	.datad(\CPU_inst|shift_L4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg~1 .lut_mask = 16'h888C;
defparam \CPU_inst|shift_merge0|shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N25
dffeas \CPU_inst|shift_merge0|shift_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~1 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~1_combout  = (\CPU_inst|shift_merge0|shift_reg [3]) # ((\CPU_inst|shift_merge0|merge_mask [3] & \CPU_inst|shift_merge0|merge_in [4]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_mask [3]),
	.datac(\CPU_inst|shift_merge0|merge_in [4]),
	.datad(\CPU_inst|shift_merge0|shift_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~1 .lut_mask = 16'hFFC0;
defparam \CPU_inst|shift_merge0|merge_result~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneive_lcell_comb \CPU_inst|shift_merge0|shift_reg~2 (
// Equation(s):
// \CPU_inst|shift_merge0|shift_reg~2_combout  = (\CPU_inst|ALU0|alu_reg [4] & (\CPU_inst|shift_L4 [2] $ (((!\CPU_inst|shift_L4 [1] & !\CPU_inst|shift_L4 [0])))))

	.dataa(\CPU_inst|shift_L4 [2]),
	.datab(\CPU_inst|ALU0|alu_reg [4]),
	.datac(\CPU_inst|shift_L4 [1]),
	.datad(\CPU_inst|shift_L4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg~2 .lut_mask = 16'h8884;
defparam \CPU_inst|shift_merge0|shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N27
dffeas \CPU_inst|shift_merge0|shift_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~2 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~2_combout  = (\CPU_inst|shift_merge0|shift_reg [4]) # ((\CPU_inst|shift_merge0|merge_in [4] & \CPU_inst|shift_merge0|merge_mask [4]))

	.dataa(\CPU_inst|shift_merge0|shift_reg [4]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|merge_in [4]),
	.datad(\CPU_inst|shift_merge0|merge_mask [4]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~2 .lut_mask = 16'hFAAA;
defparam \CPU_inst|shift_merge0|merge_result~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux3~3 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux3~3_combout  = (\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|merge_result~1_combout ) # ((\CPU_inst|merge_D05 [1])))) # (!\CPU_inst|merge_D05 [0] & (((!\CPU_inst|merge_D05 [1] & \CPU_inst|shift_merge0|merge_result~2_combout 
// ))))

	.dataa(\CPU_inst|merge_D05 [0]),
	.datab(\CPU_inst|shift_merge0|merge_result~1_combout ),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|shift_merge0|merge_result~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux3~3 .lut_mask = 16'hADA8;
defparam \CPU_inst|shift_merge0|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~0 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~0_combout  = (\CPU_inst|shift_merge0|shift_reg [2]) # ((\CPU_inst|shift_merge0|merge_in [4] & \CPU_inst|shift_merge0|merge_mask [2]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|shift_reg [2]),
	.datac(\CPU_inst|shift_merge0|merge_in [4]),
	.datad(\CPU_inst|shift_merge0|merge_mask [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~0 .lut_mask = 16'hFCCC;
defparam \CPU_inst|shift_merge0|merge_result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux3~4 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux3~4_combout  = (\CPU_inst|shift_merge0|Mux3~3_combout  & ((\CPU_inst|shift_merge0|merge_result~3_combout ) # ((!\CPU_inst|merge_D05 [1])))) # (!\CPU_inst|shift_merge0|Mux3~3_combout  & (((\CPU_inst|merge_D05 [1] & 
// \CPU_inst|shift_merge0|merge_result~0_combout ))))

	.dataa(\CPU_inst|shift_merge0|merge_result~3_combout ),
	.datab(\CPU_inst|shift_merge0|Mux3~3_combout ),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|shift_merge0|merge_result~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux3~4 .lut_mask = 16'hBC8C;
defparam \CPU_inst|shift_merge0|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux3~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux3~1_combout  = (\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|merge_in [4] & ((\CPU_inst|shift_merge0|merge_mask [6])))) # (!\CPU_inst|merge_D05 [1] & (((\CPU_inst|shift_merge0|shift_reg [0]))))

	.dataa(\CPU_inst|shift_merge0|merge_in [4]),
	.datab(\CPU_inst|shift_merge0|shift_reg [0]),
	.datac(\CPU_inst|shift_merge0|merge_mask [6]),
	.datad(\CPU_inst|merge_D05 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux3~1 .lut_mask = 16'hA0CC;
defparam \CPU_inst|shift_merge0|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux3~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux3~0_combout  = (\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|merge_mask [5])) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|merge_mask [7])))

	.dataa(\CPU_inst|shift_merge0|merge_mask [5]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|merge_mask [7]),
	.datad(\CPU_inst|merge_D05 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux3~0 .lut_mask = 16'hAAF0;
defparam \CPU_inst|shift_merge0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux3~2 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux3~2_combout  = (\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|merge_in [4] & ((\CPU_inst|shift_merge0|Mux3~0_combout )))) # (!\CPU_inst|merge_D05 [0] & (((\CPU_inst|shift_merge0|Mux3~1_combout ))))

	.dataa(\CPU_inst|shift_merge0|merge_in [4]),
	.datab(\CPU_inst|merge_D05 [0]),
	.datac(\CPU_inst|shift_merge0|Mux3~1_combout ),
	.datad(\CPU_inst|shift_merge0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux3~2 .lut_mask = 16'hB830;
defparam \CPU_inst|shift_merge0|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux3~5 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux3~5_combout  = (\CPU_inst|merge_D05 [2] & ((\CPU_inst|shift_merge0|Mux3~2_combout ))) # (!\CPU_inst|merge_D05 [2] & (\CPU_inst|shift_merge0|Mux3~4_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|merge_D05 [2]),
	.datac(\CPU_inst|shift_merge0|Mux3~4_combout ),
	.datad(\CPU_inst|shift_merge0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux3~5 .lut_mask = 16'hFC30;
defparam \CPU_inst|shift_merge0|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N11
dffeas \CPU_inst|shift_merge0|RBD_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux3~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|RBD_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBD_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBD_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N3
dffeas \d_cache_inst|CPU_data_hold[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|RBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d_cache_inst|CPU_data_hold[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_data_hold [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_data_hold[4] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_data_hold[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N12
cycloneive_lcell_comb \d_cache_inst|cache_d[60]~96 (
// Equation(s):
// \d_cache_inst|cache_d[60]~96_combout  = (\d_cache_inst|Decoder62~4_combout  & ((\d_cache_inst|CPU_data_hold [4]))) # (!\d_cache_inst|Decoder62~4_combout  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [60]))

	.dataa(gnd),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [60]),
	.datac(\d_cache_inst|CPU_data_hold [4]),
	.datad(\d_cache_inst|Decoder62~4_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[60]~96_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[60]~96 .lut_mask = 16'hF0CC;
defparam \d_cache_inst|cache_d[60]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cycloneive_io_ibuf \sdram_dq[12]~input (
	.i(sdram_dq[12]),
	.ibar(gnd),
	.o(\sdram_dq[12]~input_o ));
// synopsys translate_off
defparam \sdram_dq[12]~input .bus_hold = "false";
defparam \sdram_dq[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y6_N9
dffeas \SDRAM_controller|p2_data3[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|p2_data3[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[12] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N8
cycloneive_lcell_comb \d_cache_inst|cache_d[60]~97 (
// Equation(s):
// \d_cache_inst|cache_d[60]~97_combout  = (\SDRAM_controller|ready2~q  & ((\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|p2_data3 [12]))) # (!\d_cache_inst|fetch_active~q  & (\d_cache_inst|cache_d[60]~96_combout )))) # (!\SDRAM_controller|ready2~q  & 
// (\d_cache_inst|cache_d[60]~96_combout ))

	.dataa(\d_cache_inst|cache_d[60]~96_combout ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\SDRAM_controller|p2_data3 [12]),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[60]~97_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[60]~97 .lut_mask = 16'hE2AA;
defparam \d_cache_inst|cache_d[60]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N12
cycloneive_lcell_comb \d_cache_inst|cache_d[59]~88 (
// Equation(s):
// \d_cache_inst|cache_d[59]~88_combout  = (\d_cache_inst|Decoder62~4_combout  & (\d_cache_inst|CPU_data_hold [3])) # (!\d_cache_inst|Decoder62~4_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [59])))

	.dataa(gnd),
	.datab(\d_cache_inst|CPU_data_hold [3]),
	.datac(\d_cache_inst|Decoder62~4_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [59]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[59]~88_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[59]~88 .lut_mask = 16'hCFC0;
defparam \d_cache_inst|cache_d[59]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N8
cycloneive_lcell_comb \d_cache_inst|cache_d[59]~89 (
// Equation(s):
// \d_cache_inst|cache_d[59]~89_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data3 [11])) # (!\SDRAM_controller|ready2~q  & ((\d_cache_inst|cache_d[59]~88_combout ))))) # (!\d_cache_inst|fetch_active~q  & 
// (((\d_cache_inst|cache_d[59]~88_combout ))))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\SDRAM_controller|p2_data3 [11]),
	.datad(\d_cache_inst|cache_d[59]~88_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[59]~89_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[59]~89 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[59]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N24
cycloneive_lcell_comb \d_cache_inst|cache_d[58]~80 (
// Equation(s):
// \d_cache_inst|cache_d[58]~80_combout  = (\d_cache_inst|Decoder62~4_combout  & (\d_cache_inst|CPU_data_hold [2])) # (!\d_cache_inst|Decoder62~4_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [58])))

	.dataa(\d_cache_inst|Decoder62~4_combout ),
	.datab(gnd),
	.datac(\d_cache_inst|CPU_data_hold [2]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [58]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[58]~80_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[58]~80 .lut_mask = 16'hF5A0;
defparam \d_cache_inst|cache_d[58]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N30
cycloneive_lcell_comb \d_cache_inst|cache_d[58]~81 (
// Equation(s):
// \d_cache_inst|cache_d[58]~81_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data3 [10])) # (!\SDRAM_controller|ready2~q  & ((\d_cache_inst|cache_d[58]~80_combout ))))) # (!\d_cache_inst|fetch_active~q  & 
// (((\d_cache_inst|cache_d[58]~80_combout ))))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\SDRAM_controller|p2_data3 [10]),
	.datac(\SDRAM_controller|ready2~q ),
	.datad(\d_cache_inst|cache_d[58]~80_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[58]~81_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[58]~81 .lut_mask = 16'hDF80;
defparam \d_cache_inst|cache_d[58]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N0
cycloneive_lcell_comb \d_cache_inst|cache_d[57]~72 (
// Equation(s):
// \d_cache_inst|cache_d[57]~72_combout  = (\d_cache_inst|Decoder62~4_combout  & (\d_cache_inst|CPU_data_hold [1])) # (!\d_cache_inst|Decoder62~4_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [57])))

	.dataa(\d_cache_inst|CPU_data_hold [1]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [57]),
	.datac(gnd),
	.datad(\d_cache_inst|Decoder62~4_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[57]~72_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[57]~72 .lut_mask = 16'hAACC;
defparam \d_cache_inst|cache_d[57]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N18
cycloneive_lcell_comb \d_cache_inst|cache_d[57]~73 (
// Equation(s):
// \d_cache_inst|cache_d[57]~73_combout  = (\SDRAM_controller|ready2~q  & ((\d_cache_inst|fetch_active~q  & (\SDRAM_controller|p2_data3 [9])) # (!\d_cache_inst|fetch_active~q  & ((\d_cache_inst|cache_d[57]~72_combout ))))) # (!\SDRAM_controller|ready2~q  & 
// (((\d_cache_inst|cache_d[57]~72_combout ))))

	.dataa(\SDRAM_controller|p2_data3 [9]),
	.datab(\d_cache_inst|cache_d[57]~72_combout ),
	.datac(\SDRAM_controller|ready2~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[57]~73_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[57]~73 .lut_mask = 16'hACCC;
defparam \d_cache_inst|cache_d[57]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N10
cycloneive_lcell_comb \d_cache_inst|cache_d[56]~64 (
// Equation(s):
// \d_cache_inst|cache_d[56]~64_combout  = (\d_cache_inst|Decoder62~4_combout  & (\d_cache_inst|CPU_data_hold [0])) # (!\d_cache_inst|Decoder62~4_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [56])))

	.dataa(gnd),
	.datab(\d_cache_inst|Decoder62~4_combout ),
	.datac(\d_cache_inst|CPU_data_hold [0]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [56]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[56]~64_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[56]~64 .lut_mask = 16'hF3C0;
defparam \d_cache_inst|cache_d[56]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N5
dffeas \SDRAM_controller|p2_data3[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|p2_data3[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[8] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N4
cycloneive_lcell_comb \d_cache_inst|cache_d[56]~65 (
// Equation(s):
// \d_cache_inst|cache_d[56]~65_combout  = (\SDRAM_controller|ready2~q  & ((\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|p2_data3 [8]))) # (!\d_cache_inst|fetch_active~q  & (\d_cache_inst|cache_d[56]~64_combout )))) # (!\SDRAM_controller|ready2~q  & 
// (\d_cache_inst|cache_d[56]~64_combout ))

	.dataa(\d_cache_inst|cache_d[56]~64_combout ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\SDRAM_controller|p2_data3 [8]),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[56]~65_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[56]~65 .lut_mask = 16'hE2AA;
defparam \d_cache_inst|cache_d[56]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N10
cycloneive_lcell_comb \d_cache_inst|cache_d[43]~94 (
// Equation(s):
// \d_cache_inst|cache_d[43]~94_combout  = (\d_cache_inst|Decoder62~7_combout  & (\d_cache_inst|CPU_data_hold [3])) # (!\d_cache_inst|Decoder62~7_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [43])))

	.dataa(gnd),
	.datab(\d_cache_inst|CPU_data_hold [3]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [43]),
	.datad(\d_cache_inst|Decoder62~7_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[43]~94_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[43]~94 .lut_mask = 16'hCCF0;
defparam \d_cache_inst|cache_d[43]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N30
cycloneive_lcell_comb \d_cache_inst|cache_d[43]~95 (
// Equation(s):
// \d_cache_inst|cache_d[43]~95_combout  = (\SDRAM_controller|ready2~q  & ((\d_cache_inst|fetch_active~q  & (\SDRAM_controller|p2_data2 [11])) # (!\d_cache_inst|fetch_active~q  & ((\d_cache_inst|cache_d[43]~94_combout ))))) # (!\SDRAM_controller|ready2~q  & 
// (((\d_cache_inst|cache_d[43]~94_combout ))))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data2 [11]),
	.datad(\d_cache_inst|cache_d[43]~94_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[43]~95_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[43]~95 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[43]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N24
cycloneive_lcell_comb \d_cache_inst|cache_d[42]~86 (
// Equation(s):
// \d_cache_inst|cache_d[42]~86_combout  = (\d_cache_inst|Decoder62~7_combout  & (\d_cache_inst|CPU_data_hold [2])) # (!\d_cache_inst|Decoder62~7_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [42])))

	.dataa(\d_cache_inst|CPU_data_hold [2]),
	.datab(gnd),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [42]),
	.datad(\d_cache_inst|Decoder62~7_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[42]~86_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[42]~86 .lut_mask = 16'hAAF0;
defparam \d_cache_inst|cache_d[42]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N14
cycloneive_lcell_comb \d_cache_inst|cache_d[42]~87 (
// Equation(s):
// \d_cache_inst|cache_d[42]~87_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data2 [10])) # (!\SDRAM_controller|ready2~q  & ((\d_cache_inst|cache_d[42]~86_combout ))))) # (!\d_cache_inst|fetch_active~q  & 
// (((\d_cache_inst|cache_d[42]~86_combout ))))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\SDRAM_controller|p2_data2 [10]),
	.datad(\d_cache_inst|cache_d[42]~86_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[42]~87_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[42]~87 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[42]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N12
cycloneive_lcell_comb \d_cache_inst|cache_d[41]~78 (
// Equation(s):
// \d_cache_inst|cache_d[41]~78_combout  = (\d_cache_inst|Decoder62~7_combout  & (\d_cache_inst|CPU_data_hold [1])) # (!\d_cache_inst|Decoder62~7_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [41])))

	.dataa(\d_cache_inst|CPU_data_hold [1]),
	.datab(\d_cache_inst|Decoder62~7_combout ),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [41]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[41]~78_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[41]~78 .lut_mask = 16'hBB88;
defparam \d_cache_inst|cache_d[41]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N2
cycloneive_lcell_comb \d_cache_inst|cache_d[41]~79 (
// Equation(s):
// \d_cache_inst|cache_d[41]~79_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data2 [9])) # (!\SDRAM_controller|ready2~q  & ((\d_cache_inst|cache_d[41]~78_combout ))))) # (!\d_cache_inst|fetch_active~q  & 
// (((\d_cache_inst|cache_d[41]~78_combout ))))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\SDRAM_controller|p2_data2 [9]),
	.datad(\d_cache_inst|cache_d[41]~78_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[41]~79_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[41]~79 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[41]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N24
cycloneive_lcell_comb \d_cache_inst|cache_d[40]~70 (
// Equation(s):
// \d_cache_inst|cache_d[40]~70_combout  = (\d_cache_inst|Decoder62~7_combout  & (\d_cache_inst|CPU_data_hold [0])) # (!\d_cache_inst|Decoder62~7_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [40])))

	.dataa(\d_cache_inst|Decoder62~7_combout ),
	.datab(\d_cache_inst|CPU_data_hold [0]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [40]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[40]~70_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[40]~70 .lut_mask = 16'hD8D8;
defparam \d_cache_inst|cache_d[40]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N14
cycloneive_lcell_comb \d_cache_inst|cache_d[40]~71 (
// Equation(s):
// \d_cache_inst|cache_d[40]~71_combout  = (\SDRAM_controller|ready2~q  & ((\d_cache_inst|fetch_active~q  & (\SDRAM_controller|p2_data2 [8])) # (!\d_cache_inst|fetch_active~q  & ((\d_cache_inst|cache_d[40]~70_combout ))))) # (!\SDRAM_controller|ready2~q  & 
// (((\d_cache_inst|cache_d[40]~70_combout ))))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data2 [8]),
	.datad(\d_cache_inst|cache_d[40]~70_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[40]~71_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[40]~71 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[40]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N28
cycloneive_lcell_comb \d_cache_inst|cache_d[39]~62 (
// Equation(s):
// \d_cache_inst|cache_d[39]~62_combout  = (\d_cache_inst|Decoder62~3_combout  & (\d_cache_inst|CPU_data_hold [7])) # (!\d_cache_inst|Decoder62~3_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [39])))

	.dataa(gnd),
	.datab(\d_cache_inst|CPU_data_hold [7]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [39]),
	.datad(\d_cache_inst|Decoder62~3_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[39]~62_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[39]~62 .lut_mask = 16'hCCF0;
defparam \d_cache_inst|cache_d[39]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N0
cycloneive_lcell_comb \d_cache_inst|cache_d[39]~63 (
// Equation(s):
// \d_cache_inst|cache_d[39]~63_combout  = (\SDRAM_controller|ready2~q  & ((\d_cache_inst|fetch_active~q  & (\SDRAM_controller|p2_data2 [7])) # (!\d_cache_inst|fetch_active~q  & ((\d_cache_inst|cache_d[39]~62_combout ))))) # (!\SDRAM_controller|ready2~q  & 
// (((\d_cache_inst|cache_d[39]~62_combout ))))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data2 [7]),
	.datad(\d_cache_inst|cache_d[39]~62_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[39]~63_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[39]~63 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[39]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N8
cycloneive_lcell_comb \d_cache_inst|cache_d[26]~82 (
// Equation(s):
// \d_cache_inst|cache_d[26]~82_combout  = (\d_cache_inst|Decoder62~5_combout  & ((\d_cache_inst|CPU_data_hold [2]))) # (!\d_cache_inst|Decoder62~5_combout  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [26]))

	.dataa(\d_cache_inst|Decoder62~5_combout ),
	.datab(gnd),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [26]),
	.datad(\d_cache_inst|CPU_data_hold [2]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[26]~82_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[26]~82 .lut_mask = 16'hFA50;
defparam \d_cache_inst|cache_d[26]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N11
dffeas \SDRAM_controller|p2_data1[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data1[10] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N0
cycloneive_lcell_comb \d_cache_inst|cache_d[26]~83 (
// Equation(s):
// \d_cache_inst|cache_d[26]~83_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & ((\SDRAM_controller|p2_data1 [10]))) # (!\SDRAM_controller|ready2~q  & (\d_cache_inst|cache_d[26]~82_combout )))) # (!\d_cache_inst|fetch_active~q  & 
// (\d_cache_inst|cache_d[26]~82_combout ))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\d_cache_inst|cache_d[26]~82_combout ),
	.datac(\SDRAM_controller|p2_data1 [10]),
	.datad(\SDRAM_controller|ready2~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[26]~83_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[26]~83 .lut_mask = 16'hE4CC;
defparam \d_cache_inst|cache_d[26]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N16
cycloneive_lcell_comb \d_cache_inst|cache_d[25]~74 (
// Equation(s):
// \d_cache_inst|cache_d[25]~74_combout  = (\d_cache_inst|Decoder62~5_combout  & (\d_cache_inst|CPU_data_hold [1])) # (!\d_cache_inst|Decoder62~5_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [25])))

	.dataa(\d_cache_inst|CPU_data_hold [1]),
	.datab(gnd),
	.datac(\d_cache_inst|Decoder62~5_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[25]~74_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[25]~74 .lut_mask = 16'hAFA0;
defparam \d_cache_inst|cache_d[25]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N10
cycloneive_lcell_comb \d_cache_inst|cache_d[25]~75 (
// Equation(s):
// \d_cache_inst|cache_d[25]~75_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data1 [9])) # (!\SDRAM_controller|ready2~q  & ((\d_cache_inst|cache_d[25]~74_combout ))))) # (!\d_cache_inst|fetch_active~q  & 
// (((\d_cache_inst|cache_d[25]~74_combout ))))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\SDRAM_controller|p2_data1 [9]),
	.datad(\d_cache_inst|cache_d[25]~74_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[25]~75_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[25]~75 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[25]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N10
cycloneive_lcell_comb \d_cache_inst|cache_d[24]~66 (
// Equation(s):
// \d_cache_inst|cache_d[24]~66_combout  = (\d_cache_inst|Decoder62~5_combout  & (\d_cache_inst|CPU_data_hold [0])) # (!\d_cache_inst|Decoder62~5_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [24])))

	.dataa(\d_cache_inst|Decoder62~5_combout ),
	.datab(\d_cache_inst|CPU_data_hold [0]),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[24]~66_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[24]~66 .lut_mask = 16'hDD88;
defparam \d_cache_inst|cache_d[24]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N24
cycloneive_lcell_comb \d_cache_inst|cache_d[24]~67 (
// Equation(s):
// \d_cache_inst|cache_d[24]~67_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data1 [8])) # (!\SDRAM_controller|ready2~q  & ((\d_cache_inst|cache_d[24]~66_combout ))))) # (!\d_cache_inst|fetch_active~q  & 
// (((\d_cache_inst|cache_d[24]~66_combout ))))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\SDRAM_controller|p2_data1 [8]),
	.datad(\d_cache_inst|cache_d[24]~66_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[24]~67_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[24]~67 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[24]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N28
cycloneive_lcell_comb \d_cache_inst|cache_d[11]~92 (
// Equation(s):
// \d_cache_inst|cache_d[11]~92_combout  = (\d_cache_inst|Decoder62~6_combout  & (\d_cache_inst|CPU_data_hold [3])) # (!\d_cache_inst|Decoder62~6_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [11])))

	.dataa(gnd),
	.datab(\d_cache_inst|CPU_data_hold [3]),
	.datac(\d_cache_inst|Decoder62~6_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[11]~92_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[11]~92 .lut_mask = 16'hCFC0;
defparam \d_cache_inst|cache_d[11]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N26
cycloneive_lcell_comb \d_cache_inst|cache_d[11]~93 (
// Equation(s):
// \d_cache_inst|cache_d[11]~93_combout  = (\SDRAM_controller|ready2~q  & ((\d_cache_inst|fetch_active~q  & (\SDRAM_controller|p2_data0 [11])) # (!\d_cache_inst|fetch_active~q  & ((\d_cache_inst|cache_d[11]~92_combout ))))) # (!\SDRAM_controller|ready2~q  & 
// (((\d_cache_inst|cache_d[11]~92_combout ))))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\SDRAM_controller|p2_data0 [11]),
	.datac(\d_cache_inst|fetch_active~q ),
	.datad(\d_cache_inst|cache_d[11]~92_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[11]~93_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[11]~93 .lut_mask = 16'hDF80;
defparam \d_cache_inst|cache_d[11]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N4
cycloneive_lcell_comb \d_cache_inst|cache_d[10]~84 (
// Equation(s):
// \d_cache_inst|cache_d[10]~84_combout  = (\d_cache_inst|Decoder62~6_combout  & ((\d_cache_inst|CPU_data_hold [2]))) # (!\d_cache_inst|Decoder62~6_combout  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [10]),
	.datab(\d_cache_inst|Decoder62~6_combout ),
	.datac(gnd),
	.datad(\d_cache_inst|CPU_data_hold [2]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[10]~84_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[10]~84 .lut_mask = 16'hEE22;
defparam \d_cache_inst|cache_d[10]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N21
dffeas \SDRAM_controller|p2_data0[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data0[10] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data0[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N20
cycloneive_lcell_comb \d_cache_inst|cache_d[10]~85 (
// Equation(s):
// \d_cache_inst|cache_d[10]~85_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & ((\SDRAM_controller|p2_data0 [10]))) # (!\SDRAM_controller|ready2~q  & (\d_cache_inst|cache_d[10]~84_combout )))) # (!\d_cache_inst|fetch_active~q  & 
// (\d_cache_inst|cache_d[10]~84_combout ))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\d_cache_inst|cache_d[10]~84_combout ),
	.datac(\SDRAM_controller|p2_data0 [10]),
	.datad(\SDRAM_controller|ready2~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[10]~85_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[10]~85 .lut_mask = 16'hE4CC;
defparam \d_cache_inst|cache_d[10]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N0
cycloneive_lcell_comb \d_cache_inst|cache_d[9]~76 (
// Equation(s):
// \d_cache_inst|cache_d[9]~76_combout  = (\d_cache_inst|Decoder62~6_combout  & (\d_cache_inst|CPU_data_hold [1])) # (!\d_cache_inst|Decoder62~6_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\d_cache_inst|CPU_data_hold [1]),
	.datab(\d_cache_inst|Decoder62~6_combout ),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[9]~76_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[9]~76 .lut_mask = 16'hBB88;
defparam \d_cache_inst|cache_d[9]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N17
dffeas \SDRAM_controller|p2_data0[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data0[9] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N16
cycloneive_lcell_comb \d_cache_inst|cache_d[9]~77 (
// Equation(s):
// \d_cache_inst|cache_d[9]~77_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & ((\SDRAM_controller|p2_data0 [9]))) # (!\SDRAM_controller|ready2~q  & (\d_cache_inst|cache_d[9]~76_combout )))) # (!\d_cache_inst|fetch_active~q  & 
// (\d_cache_inst|cache_d[9]~76_combout ))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\d_cache_inst|cache_d[9]~76_combout ),
	.datac(\SDRAM_controller|p2_data0 [9]),
	.datad(\SDRAM_controller|ready2~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[9]~77_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[9]~77 .lut_mask = 16'hE4CC;
defparam \d_cache_inst|cache_d[9]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N26
cycloneive_lcell_comb \d_cache_inst|cache_d[8]~68 (
// Equation(s):
// \d_cache_inst|cache_d[8]~68_combout  = (\d_cache_inst|Decoder62~6_combout  & (\d_cache_inst|CPU_data_hold [0])) # (!\d_cache_inst|Decoder62~6_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [8])))

	.dataa(\d_cache_inst|Decoder62~6_combout ),
	.datab(gnd),
	.datac(\d_cache_inst|CPU_data_hold [0]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[8]~68_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[8]~68 .lut_mask = 16'hF5A0;
defparam \d_cache_inst|cache_d[8]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N23
dffeas \SDRAM_controller|p2_data0[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data0[8] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data0[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N22
cycloneive_lcell_comb \d_cache_inst|cache_d[8]~69 (
// Equation(s):
// \d_cache_inst|cache_d[8]~69_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & ((\SDRAM_controller|p2_data0 [8]))) # (!\SDRAM_controller|ready2~q  & (\d_cache_inst|cache_d[8]~68_combout )))) # (!\d_cache_inst|fetch_active~q  & 
// (\d_cache_inst|cache_d[8]~68_combout ))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\d_cache_inst|cache_d[8]~68_combout ),
	.datac(\SDRAM_controller|p2_data0 [8]),
	.datad(\SDRAM_controller|ready2~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[8]~69_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[8]~69 .lut_mask = 16'hE4CC;
defparam \d_cache_inst|cache_d[8]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N19
dffeas \SDRAM_controller|p2_data0[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data0[3] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N7
dffeas \SDRAM_controller|p2_data0[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data0[4] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data0[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N9
dffeas \SDRAM_controller|p2_data0[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data0[5] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneive_lcell_comb \CPU_inst|shift_merge0|LBD_reg[5]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|LBD_reg[5]~feeder_combout  = \CPU_inst|shift_merge0|Mux2~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|Mux2~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|LBD_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|shift_merge0|LBD_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N27
dffeas \CPU_inst|shift_merge0|LBD_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|LBD_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|LBD_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBD_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBD_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_in~1 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_in~1_combout  = (\CPU_inst|latch_address_w4~q  & (\CPU_inst|shift_merge0|RBD_reg [5])) # (!\CPU_inst|latch_address_w4~q  & ((\CPU_inst|shift_merge0|LBD_reg [5])))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|RBD_reg [5]),
	.datac(\CPU_inst|latch_address_w4~q ),
	.datad(\CPU_inst|shift_merge0|LBD_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in~1 .lut_mask = 16'hCFC0;
defparam \CPU_inst|shift_merge0|merge_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N17
dffeas \CPU_inst|shift_merge0|merge_in[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|merge_in~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in[5] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_in[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~4 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~4_combout  = (\CPU_inst|shift_merge0|merge_mask [6] & \CPU_inst|shift_merge0|merge_in [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|merge_mask [6]),
	.datad(\CPU_inst|shift_merge0|merge_in [5]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~4 .lut_mask = 16'hF000;
defparam \CPU_inst|shift_merge0|merge_result~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux2~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux2~0_combout  = (\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|merge_in [5])) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|shift_reg [1]) # ((\CPU_inst|shift_merge0|merge_in [5] & \CPU_inst|shift_merge0|merge_mask 
// [1]))))

	.dataa(\CPU_inst|shift_merge0|merge_in [5]),
	.datab(\CPU_inst|shift_merge0|merge_mask [1]),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|shift_merge0|shift_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux2~0 .lut_mask = 16'hAFA8;
defparam \CPU_inst|shift_merge0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux2~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux2~1_combout  = (\CPU_inst|merge_D05 [0] & (((\CPU_inst|merge_D05 [1])))) # (!\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|Mux2~0_combout  & ((\CPU_inst|shift_merge0|merge_mask [7]) # (!\CPU_inst|merge_D05 [1]))))

	.dataa(\CPU_inst|merge_D05 [0]),
	.datab(\CPU_inst|shift_merge0|Mux2~0_combout ),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|shift_merge0|merge_mask [7]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux2~1 .lut_mask = 16'hE4A4;
defparam \CPU_inst|shift_merge0|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux2~2 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux2~2_combout  = (\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|Mux2~1_combout  & (\CPU_inst|shift_merge0|merge_result~4_combout )) # (!\CPU_inst|shift_merge0|Mux2~1_combout  & ((\CPU_inst|shift_merge0|shift_reg [0]))))) # 
// (!\CPU_inst|merge_D05 [0] & (((\CPU_inst|shift_merge0|Mux2~1_combout ))))

	.dataa(\CPU_inst|merge_D05 [0]),
	.datab(\CPU_inst|shift_merge0|merge_result~4_combout ),
	.datac(\CPU_inst|shift_merge0|shift_reg [0]),
	.datad(\CPU_inst|shift_merge0|Mux2~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux2~2 .lut_mask = 16'hDDA0;
defparam \CPU_inst|shift_merge0|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~8 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~8_combout  = (\CPU_inst|shift_merge0|shift_reg [2]) # ((\CPU_inst|shift_merge0|merge_in [5] & \CPU_inst|shift_merge0|merge_mask [2]))

	.dataa(\CPU_inst|shift_merge0|merge_in [5]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|merge_mask [2]),
	.datad(\CPU_inst|shift_merge0|shift_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~8 .lut_mask = 16'hFFA0;
defparam \CPU_inst|shift_merge0|merge_result~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~5 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~5_combout  = (\CPU_inst|shift_merge0|shift_reg [3]) # ((\CPU_inst|shift_merge0|merge_in [5] & \CPU_inst|shift_merge0|merge_mask [3]))

	.dataa(\CPU_inst|shift_merge0|merge_in [5]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|merge_mask [3]),
	.datad(\CPU_inst|shift_merge0|shift_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~5 .lut_mask = 16'hFFA0;
defparam \CPU_inst|shift_merge0|merge_result~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneive_lcell_comb \CPU_inst|shift_merge0|shift_reg~4 (
// Equation(s):
// \CPU_inst|shift_merge0|shift_reg~4_combout  = (\CPU_inst|ALU0|alu_reg [5] & ((\CPU_inst|shift_L4 [1] & (\CPU_inst|shift_L4 [2])) # (!\CPU_inst|shift_L4 [1] & (!\CPU_inst|shift_L4 [2] & !\CPU_inst|shift_L4 [0]))))

	.dataa(\CPU_inst|ALU0|alu_reg [5]),
	.datab(\CPU_inst|shift_L4 [1]),
	.datac(\CPU_inst|shift_L4 [2]),
	.datad(\CPU_inst|shift_L4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg~4 .lut_mask = 16'h8082;
defparam \CPU_inst|shift_merge0|shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N29
dffeas \CPU_inst|shift_merge0|shift_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~7 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~7_combout  = (\CPU_inst|shift_merge0|shift_reg [5]) # ((\CPU_inst|shift_merge0|merge_mask [5] & \CPU_inst|shift_merge0|merge_in [5]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_mask [5]),
	.datac(\CPU_inst|shift_merge0|merge_in [5]),
	.datad(\CPU_inst|shift_merge0|shift_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~7 .lut_mask = 16'hFFC0;
defparam \CPU_inst|shift_merge0|merge_result~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~6 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~6_combout  = (\CPU_inst|shift_merge0|shift_reg [4]) # ((\CPU_inst|shift_merge0|merge_in [5] & \CPU_inst|shift_merge0|merge_mask [4]))

	.dataa(\CPU_inst|shift_merge0|shift_reg [4]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|merge_in [5]),
	.datad(\CPU_inst|shift_merge0|merge_mask [4]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~6 .lut_mask = 16'hFAAA;
defparam \CPU_inst|shift_merge0|merge_result~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux2~3 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux2~3_combout  = (\CPU_inst|merge_D05 [1] & (((\CPU_inst|merge_D05 [0])))) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|merge_result~6_combout ))) # (!\CPU_inst|merge_D05 [0] & 
// (\CPU_inst|shift_merge0|merge_result~7_combout ))))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(\CPU_inst|shift_merge0|merge_result~7_combout ),
	.datac(\CPU_inst|shift_merge0|merge_result~6_combout ),
	.datad(\CPU_inst|merge_D05 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux2~3 .lut_mask = 16'hFA44;
defparam \CPU_inst|shift_merge0|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux2~4 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux2~4_combout  = (\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|Mux2~3_combout  & (\CPU_inst|shift_merge0|merge_result~8_combout )) # (!\CPU_inst|shift_merge0|Mux2~3_combout  & ((\CPU_inst|shift_merge0|merge_result~5_combout 
// ))))) # (!\CPU_inst|merge_D05 [1] & (((\CPU_inst|shift_merge0|Mux2~3_combout ))))

	.dataa(\CPU_inst|shift_merge0|merge_result~8_combout ),
	.datab(\CPU_inst|merge_D05 [1]),
	.datac(\CPU_inst|shift_merge0|merge_result~5_combout ),
	.datad(\CPU_inst|shift_merge0|Mux2~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux2~4 .lut_mask = 16'hBBC0;
defparam \CPU_inst|shift_merge0|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux2~5 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux2~5_combout  = (\CPU_inst|merge_D05 [2] & (\CPU_inst|shift_merge0|Mux2~2_combout )) # (!\CPU_inst|merge_D05 [2] & ((\CPU_inst|shift_merge0|Mux2~4_combout )))

	.dataa(\CPU_inst|shift_merge0|Mux2~2_combout ),
	.datab(\CPU_inst|merge_D05 [2]),
	.datac(\CPU_inst|shift_merge0|Mux2~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux2~5 .lut_mask = 16'hB8B8;
defparam \CPU_inst|shift_merge0|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N1
dffeas \CPU_inst|shift_merge0|RBD_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|RBD_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBD_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBD_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N17
dffeas \d_cache_inst|CPU_data_hold[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|RBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d_cache_inst|CPU_data_hold[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_data_hold [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_data_hold[5] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_data_hold[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cycloneive_lcell_comb \CPU_inst|shift_merge0|LBD_reg[6]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|LBD_reg[6]~feeder_combout  = \CPU_inst|shift_merge0|Mux1~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|Mux1~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|LBD_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|shift_merge0|LBD_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N19
dffeas \CPU_inst|shift_merge0|LBD_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|LBD_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|LBD_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBD_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBD_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_in~2 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_in~2_combout  = (\CPU_inst|latch_address_w4~q  & ((\CPU_inst|shift_merge0|RBD_reg [6]))) # (!\CPU_inst|latch_address_w4~q  & (\CPU_inst|shift_merge0|LBD_reg [6]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|LBD_reg [6]),
	.datac(\CPU_inst|latch_address_w4~q ),
	.datad(\CPU_inst|shift_merge0|RBD_reg [6]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in~2 .lut_mask = 16'hFC0C;
defparam \CPU_inst|shift_merge0|merge_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N21
dffeas \CPU_inst|shift_merge0|merge_in[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|merge_in~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in[6] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_in[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~10 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~10_combout  = (\CPU_inst|shift_merge0|shift_reg [4]) # ((\CPU_inst|shift_merge0|merge_mask [4] & \CPU_inst|shift_merge0|merge_in [6]))

	.dataa(\CPU_inst|shift_merge0|merge_mask [4]),
	.datab(\CPU_inst|shift_merge0|merge_in [6]),
	.datac(\CPU_inst|shift_merge0|shift_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~10 .lut_mask = 16'hF8F8;
defparam \CPU_inst|shift_merge0|merge_result~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~13 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~13_combout  = (\CPU_inst|shift_merge0|shift_reg [3]) # ((\CPU_inst|shift_merge0|merge_mask [3] & \CPU_inst|shift_merge0|merge_in [6]))

	.dataa(\CPU_inst|shift_merge0|merge_mask [3]),
	.datab(\CPU_inst|shift_merge0|shift_reg [3]),
	.datac(\CPU_inst|shift_merge0|merge_in [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~13 .lut_mask = 16'hECEC;
defparam \CPU_inst|shift_merge0|merge_result~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneive_lcell_comb \CPU_inst|shift_merge0|shift_reg~5 (
// Equation(s):
// \CPU_inst|shift_merge0|shift_reg~5_combout  = (\CPU_inst|ALU0|alu_reg [6] & ((\CPU_inst|shift_L4 [2] & (\CPU_inst|shift_L4 [1] & \CPU_inst|shift_L4 [0])) # (!\CPU_inst|shift_L4 [2] & (!\CPU_inst|shift_L4 [1] & !\CPU_inst|shift_L4 [0]))))

	.dataa(\CPU_inst|shift_L4 [2]),
	.datab(\CPU_inst|ALU0|alu_reg [6]),
	.datac(\CPU_inst|shift_L4 [1]),
	.datad(\CPU_inst|shift_L4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|shift_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg~5 .lut_mask = 16'h8004;
defparam \CPU_inst|shift_merge0|shift_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N11
dffeas \CPU_inst|shift_merge0|shift_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|shift_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~12 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~12_combout  = (\CPU_inst|shift_merge0|shift_reg [6]) # ((\CPU_inst|shift_merge0|merge_mask [6] & \CPU_inst|shift_merge0|merge_in [6]))

	.dataa(\CPU_inst|shift_merge0|merge_mask [6]),
	.datab(\CPU_inst|shift_merge0|shift_reg [6]),
	.datac(\CPU_inst|shift_merge0|merge_in [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~12 .lut_mask = 16'hECEC;
defparam \CPU_inst|shift_merge0|merge_result~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~11 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~11_combout  = (\CPU_inst|shift_merge0|shift_reg [5]) # ((\CPU_inst|shift_merge0|merge_mask [5] & \CPU_inst|shift_merge0|merge_in [6]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|shift_reg [5]),
	.datac(\CPU_inst|shift_merge0|merge_mask [5]),
	.datad(\CPU_inst|shift_merge0|merge_in [6]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~11 .lut_mask = 16'hFCCC;
defparam \CPU_inst|shift_merge0|merge_result~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux1~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux1~1_combout  = (\CPU_inst|merge_D05 [1] & (((\CPU_inst|merge_D05 [0])))) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|merge_result~11_combout ))) # (!\CPU_inst|merge_D05 [0] & 
// (\CPU_inst|shift_merge0|merge_result~12_combout ))))

	.dataa(\CPU_inst|shift_merge0|merge_result~12_combout ),
	.datab(\CPU_inst|shift_merge0|merge_result~11_combout ),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|merge_D05 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux1~1 .lut_mask = 16'hFC0A;
defparam \CPU_inst|shift_merge0|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux1~2 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux1~2_combout  = (\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|Mux1~1_combout  & ((\CPU_inst|shift_merge0|merge_result~13_combout ))) # (!\CPU_inst|shift_merge0|Mux1~1_combout  & 
// (\CPU_inst|shift_merge0|merge_result~10_combout )))) # (!\CPU_inst|merge_D05 [1] & (((\CPU_inst|shift_merge0|Mux1~1_combout ))))

	.dataa(\CPU_inst|shift_merge0|merge_result~10_combout ),
	.datab(\CPU_inst|shift_merge0|merge_result~13_combout ),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|shift_merge0|Mux1~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux1~2 .lut_mask = 16'hCFA0;
defparam \CPU_inst|shift_merge0|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~9 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~9_combout  = (\CPU_inst|shift_merge0|shift_reg [2]) # ((\CPU_inst|shift_merge0|merge_mask [2] & \CPU_inst|shift_merge0|merge_in [6]))

	.dataa(\CPU_inst|shift_merge0|shift_reg [2]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|merge_mask [2]),
	.datad(\CPU_inst|shift_merge0|merge_in [6]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~9 .lut_mask = 16'hFAAA;
defparam \CPU_inst|shift_merge0|merge_result~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux1~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux1~0_combout  = (\CPU_inst|merge_D05 [1] & ((\CPU_inst|merge_D05 [0]) # ((\CPU_inst|shift_merge0|shift_reg [0])))) # (!\CPU_inst|merge_D05 [1] & (!\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|merge_result~9_combout )))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(\CPU_inst|merge_D05 [0]),
	.datac(\CPU_inst|shift_merge0|merge_result~9_combout ),
	.datad(\CPU_inst|shift_merge0|shift_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux1~0 .lut_mask = 16'hBA98;
defparam \CPU_inst|shift_merge0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux1~4 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux1~4_combout  = (\CPU_inst|shift_merge0|Mux1~0_combout  & (((\CPU_inst|shift_merge0|merge_in [6])))) # (!\CPU_inst|shift_merge0|Mux1~0_combout  & ((\CPU_inst|shift_merge0|shift_reg [1]) # ((\CPU_inst|shift_merge0|merge_in [6] & 
// \CPU_inst|shift_merge0|merge_mask [1]))))

	.dataa(\CPU_inst|shift_merge0|shift_reg [1]),
	.datab(\CPU_inst|shift_merge0|merge_in [6]),
	.datac(\CPU_inst|shift_merge0|merge_mask [1]),
	.datad(\CPU_inst|shift_merge0|Mux1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux1~4 .lut_mask = 16'hCCEA;
defparam \CPU_inst|shift_merge0|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux1~5 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux1~5_combout  = (\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|Mux1~4_combout  & ((\CPU_inst|shift_merge0|merge_mask [7]) # (!\CPU_inst|shift_merge0|Mux1~0_combout )))) # (!\CPU_inst|merge_D05 [0] & 
// (((\CPU_inst|shift_merge0|Mux1~0_combout ))))

	.dataa(\CPU_inst|shift_merge0|Mux1~4_combout ),
	.datab(\CPU_inst|shift_merge0|merge_mask [7]),
	.datac(\CPU_inst|merge_D05 [0]),
	.datad(\CPU_inst|shift_merge0|Mux1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux1~5 .lut_mask = 16'h8FA0;
defparam \CPU_inst|shift_merge0|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux1~3 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux1~3_combout  = (\CPU_inst|merge_D05 [2] & ((\CPU_inst|shift_merge0|Mux1~5_combout ))) # (!\CPU_inst|merge_D05 [2] & (\CPU_inst|shift_merge0|Mux1~2_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|merge_D05 [2]),
	.datac(\CPU_inst|shift_merge0|Mux1~2_combout ),
	.datad(\CPU_inst|shift_merge0|Mux1~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux1~3 .lut_mask = 16'hFC30;
defparam \CPU_inst|shift_merge0|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N15
dffeas \CPU_inst|shift_merge0|RBD_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|RBD_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBD_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBD_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N11
dffeas \d_cache_inst|CPU_data_hold[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|RBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d_cache_inst|CPU_data_hold[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_data_hold [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_data_hold[6] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_data_hold[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N27
dffeas \SDRAM_controller|p2_data0[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data0[7] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data0[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N1
dffeas \SDRAM_controller|p2_data1[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data1[3] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N18
cycloneive_lcell_comb \d_cache_inst|cache_d[19]~26 (
// Equation(s):
// \d_cache_inst|cache_d[19]~26_combout  = (\d_cache_inst|Decoder62~1_combout  & (\d_cache_inst|CPU_data_hold [3])) # (!\d_cache_inst|Decoder62~1_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [19])))

	.dataa(\d_cache_inst|CPU_data_hold [3]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [19]),
	.datac(gnd),
	.datad(\d_cache_inst|Decoder62~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[19]~26_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[19]~26 .lut_mask = 16'hAACC;
defparam \d_cache_inst|cache_d[19]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N0
cycloneive_lcell_comb \d_cache_inst|cache_d[19]~27 (
// Equation(s):
// \d_cache_inst|cache_d[19]~27_combout  = (\SDRAM_controller|ready2~q  & ((\d_cache_inst|fetch_active~q  & (\SDRAM_controller|p2_data1 [3])) # (!\d_cache_inst|fetch_active~q  & ((\d_cache_inst|cache_d[19]~26_combout ))))) # (!\SDRAM_controller|ready2~q  & 
// (((\d_cache_inst|cache_d[19]~26_combout ))))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data1 [3]),
	.datad(\d_cache_inst|cache_d[19]~26_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[19]~27_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[19]~27 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[19]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N17
dffeas \SDRAM_controller|p2_data1[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data1[4] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N21
dffeas \SDRAM_controller|p2_data1[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data1[5] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N9
dffeas \SDRAM_controller|p2_data1[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data1[6] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N15
dffeas \SDRAM_controller|p2_data1[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data1[7] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N3
dffeas \SDRAM_controller|p2_data2[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data2[3] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N17
dffeas \SDRAM_controller|p2_data2[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data2[4] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N13
dffeas \SDRAM_controller|p2_data2[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data2[5] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N1
dffeas \SDRAM_controller|p2_data2[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data2[6] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N1
dffeas \SDRAM_controller|p2_data3[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|p2_data3[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[4] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N15
dffeas \SDRAM_controller|p2_data3[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|p2_data3[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[5] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N27
dffeas \SDRAM_controller|p2_data3[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|p2_data3[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[6] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N21
dffeas \SDRAM_controller|p2_data3[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|p2_data3[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[7] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data3[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y7_N0
cycloneive_ram_block \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\d_cache_inst|cache_wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d_cache_inst|cache_d[55]~57_combout ,\d_cache_inst|cache_d[54]~49_combout ,\d_cache_inst|cache_d[53]~41_combout ,\d_cache_inst|cache_d[52]~33_combout ,\d_cache_inst|cache_d[38]~55_combout ,\d_cache_inst|cache_d[37]~47_combout ,
\d_cache_inst|cache_d[36]~39_combout ,\d_cache_inst|cache_d[35]~31_combout ,\d_cache_inst|cache_d[23]~59_combout ,\d_cache_inst|cache_d[22]~51_combout ,\d_cache_inst|cache_d[21]~43_combout ,\d_cache_inst|cache_d[20]~35_combout ,
\d_cache_inst|cache_d[19]~27_combout ,\d_cache_inst|cache_d[7]~61_combout ,\d_cache_inst|cache_d[6]~53_combout ,\d_cache_inst|cache_d[5]~45_combout ,\d_cache_inst|cache_d[4]~37_combout ,\d_cache_inst|cache_d[3]~29_combout }),
	.portaaddr({\d_cache_inst|cache_address[8]~8_combout ,\d_cache_inst|cache_address[7]~7_combout ,\d_cache_inst|cache_address[6]~6_combout ,\d_cache_inst|cache_address[5]~5_combout ,\d_cache_inst|cache_address[4]~4_combout ,\d_cache_inst|cache_address[3]~3_combout ,
\d_cache_inst|cache_address[2]~2_combout ,\d_cache_inst|cache_address[1]~1_combout ,\d_cache_inst|cache_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ALTSYNCRAM";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 9;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 18;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 511;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 512;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 72;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 9;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 18;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N10
cycloneive_lcell_comb \d_cache_inst|cache_d[55]~56 (
// Equation(s):
// \d_cache_inst|cache_d[55]~56_combout  = (\d_cache_inst|Decoder62~0_combout  & (\d_cache_inst|CPU_data_hold [7])) # (!\d_cache_inst|Decoder62~0_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [55])))

	.dataa(gnd),
	.datab(\d_cache_inst|CPU_data_hold [7]),
	.datac(\d_cache_inst|Decoder62~0_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [55]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[55]~56_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[55]~56 .lut_mask = 16'hCFC0;
defparam \d_cache_inst|cache_d[55]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N20
cycloneive_lcell_comb \d_cache_inst|cache_d[55]~57 (
// Equation(s):
// \d_cache_inst|cache_d[55]~57_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data3 [7])) # (!\SDRAM_controller|ready2~q  & ((\d_cache_inst|cache_d[55]~56_combout ))))) # (!\d_cache_inst|fetch_active~q  & 
// (((\d_cache_inst|cache_d[55]~56_combout ))))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\SDRAM_controller|p2_data3 [7]),
	.datad(\d_cache_inst|cache_d[55]~56_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[55]~57_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[55]~57 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[55]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N28
cycloneive_lcell_comb \d_cache_inst|cache_d[54]~48 (
// Equation(s):
// \d_cache_inst|cache_d[54]~48_combout  = (\d_cache_inst|Decoder62~0_combout  & ((\d_cache_inst|CPU_data_hold [6]))) # (!\d_cache_inst|Decoder62~0_combout  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [54]))

	.dataa(gnd),
	.datab(\d_cache_inst|Decoder62~0_combout ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [54]),
	.datad(\d_cache_inst|CPU_data_hold [6]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[54]~48_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[54]~48 .lut_mask = 16'hFC30;
defparam \d_cache_inst|cache_d[54]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N26
cycloneive_lcell_comb \d_cache_inst|cache_d[54]~49 (
// Equation(s):
// \d_cache_inst|cache_d[54]~49_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data3 [6])) # (!\SDRAM_controller|ready2~q  & ((\d_cache_inst|cache_d[54]~48_combout ))))) # (!\d_cache_inst|fetch_active~q  & 
// (((\d_cache_inst|cache_d[54]~48_combout ))))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\SDRAM_controller|p2_data3 [6]),
	.datad(\d_cache_inst|cache_d[54]~48_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[54]~49_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[54]~49 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[54]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N18
cycloneive_lcell_comb \d_cache_inst|cache_d[53]~40 (
// Equation(s):
// \d_cache_inst|cache_d[53]~40_combout  = (\d_cache_inst|Decoder62~0_combout  & (\d_cache_inst|CPU_data_hold [5])) # (!\d_cache_inst|Decoder62~0_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [53])))

	.dataa(\d_cache_inst|Decoder62~0_combout ),
	.datab(gnd),
	.datac(\d_cache_inst|CPU_data_hold [5]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [53]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[53]~40_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[53]~40 .lut_mask = 16'hF5A0;
defparam \d_cache_inst|cache_d[53]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N14
cycloneive_lcell_comb \d_cache_inst|cache_d[53]~41 (
// Equation(s):
// \d_cache_inst|cache_d[53]~41_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data3 [5])) # (!\SDRAM_controller|ready2~q  & ((\d_cache_inst|cache_d[53]~40_combout ))))) # (!\d_cache_inst|fetch_active~q  & 
// (((\d_cache_inst|cache_d[53]~40_combout ))))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\SDRAM_controller|p2_data3 [5]),
	.datad(\d_cache_inst|cache_d[53]~40_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[53]~41_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[53]~41 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[53]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N18
cycloneive_lcell_comb \d_cache_inst|cache_d[52]~32 (
// Equation(s):
// \d_cache_inst|cache_d[52]~32_combout  = (\d_cache_inst|Decoder62~0_combout  & (\d_cache_inst|CPU_data_hold [4])) # (!\d_cache_inst|Decoder62~0_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [52])))

	.dataa(\d_cache_inst|CPU_data_hold [4]),
	.datab(gnd),
	.datac(\d_cache_inst|Decoder62~0_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [52]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[52]~32_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[52]~32 .lut_mask = 16'hAFA0;
defparam \d_cache_inst|cache_d[52]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N0
cycloneive_lcell_comb \d_cache_inst|cache_d[52]~33 (
// Equation(s):
// \d_cache_inst|cache_d[52]~33_combout  = (\SDRAM_controller|ready2~q  & ((\d_cache_inst|fetch_active~q  & (\SDRAM_controller|p2_data3 [4])) # (!\d_cache_inst|fetch_active~q  & ((\d_cache_inst|cache_d[52]~32_combout ))))) # (!\SDRAM_controller|ready2~q  & 
// (((\d_cache_inst|cache_d[52]~32_combout ))))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data3 [4]),
	.datad(\d_cache_inst|cache_d[52]~32_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[52]~33_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[52]~33 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[52]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N24
cycloneive_lcell_comb \d_cache_inst|cache_d[38]~54 (
// Equation(s):
// \d_cache_inst|cache_d[38]~54_combout  = (\d_cache_inst|Decoder62~3_combout  & (\d_cache_inst|CPU_data_hold [6])) # (!\d_cache_inst|Decoder62~3_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [38])))

	.dataa(gnd),
	.datab(\d_cache_inst|Decoder62~3_combout ),
	.datac(\d_cache_inst|CPU_data_hold [6]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [38]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[38]~54_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[38]~54 .lut_mask = 16'hF3C0;
defparam \d_cache_inst|cache_d[38]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N0
cycloneive_lcell_comb \d_cache_inst|cache_d[38]~55 (
// Equation(s):
// \d_cache_inst|cache_d[38]~55_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data2 [6])) # (!\SDRAM_controller|ready2~q  & ((\d_cache_inst|cache_d[38]~54_combout ))))) # (!\d_cache_inst|fetch_active~q  & 
// (((\d_cache_inst|cache_d[38]~54_combout ))))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\SDRAM_controller|p2_data2 [6]),
	.datad(\d_cache_inst|cache_d[38]~54_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[38]~55_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[38]~55 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[38]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N6
cycloneive_lcell_comb \d_cache_inst|cache_d[37]~46 (
// Equation(s):
// \d_cache_inst|cache_d[37]~46_combout  = (\d_cache_inst|Decoder62~3_combout  & (\d_cache_inst|CPU_data_hold [5])) # (!\d_cache_inst|Decoder62~3_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [37])))

	.dataa(gnd),
	.datab(\d_cache_inst|CPU_data_hold [5]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [37]),
	.datad(\d_cache_inst|Decoder62~3_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[37]~46_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[37]~46 .lut_mask = 16'hCCF0;
defparam \d_cache_inst|cache_d[37]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N12
cycloneive_lcell_comb \d_cache_inst|cache_d[37]~47 (
// Equation(s):
// \d_cache_inst|cache_d[37]~47_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data2 [5])) # (!\SDRAM_controller|ready2~q  & ((\d_cache_inst|cache_d[37]~46_combout ))))) # (!\d_cache_inst|fetch_active~q  & 
// (((\d_cache_inst|cache_d[37]~46_combout ))))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\SDRAM_controller|p2_data2 [5]),
	.datad(\d_cache_inst|cache_d[37]~46_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[37]~47_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[37]~47 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[37]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N2
cycloneive_lcell_comb \d_cache_inst|cache_d[36]~38 (
// Equation(s):
// \d_cache_inst|cache_d[36]~38_combout  = (\d_cache_inst|Decoder62~3_combout  & ((\d_cache_inst|CPU_data_hold [4]))) # (!\d_cache_inst|Decoder62~3_combout  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [36]))

	.dataa(gnd),
	.datab(\d_cache_inst|Decoder62~3_combout ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [36]),
	.datad(\d_cache_inst|CPU_data_hold [4]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[36]~38_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[36]~38 .lut_mask = 16'hFC30;
defparam \d_cache_inst|cache_d[36]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N16
cycloneive_lcell_comb \d_cache_inst|cache_d[36]~39 (
// Equation(s):
// \d_cache_inst|cache_d[36]~39_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data2 [4])) # (!\SDRAM_controller|ready2~q  & ((\d_cache_inst|cache_d[36]~38_combout ))))) # (!\d_cache_inst|fetch_active~q  & 
// (((\d_cache_inst|cache_d[36]~38_combout ))))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\SDRAM_controller|p2_data2 [4]),
	.datad(\d_cache_inst|cache_d[36]~38_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[36]~39_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[36]~39 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[36]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N20
cycloneive_lcell_comb \d_cache_inst|cache_d[35]~30 (
// Equation(s):
// \d_cache_inst|cache_d[35]~30_combout  = (\d_cache_inst|Decoder62~3_combout  & ((\d_cache_inst|CPU_data_hold [3]))) # (!\d_cache_inst|Decoder62~3_combout  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [35]))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [35]),
	.datab(\d_cache_inst|CPU_data_hold [3]),
	.datac(gnd),
	.datad(\d_cache_inst|Decoder62~3_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[35]~30_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[35]~30 .lut_mask = 16'hCCAA;
defparam \d_cache_inst|cache_d[35]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N2
cycloneive_lcell_comb \d_cache_inst|cache_d[35]~31 (
// Equation(s):
// \d_cache_inst|cache_d[35]~31_combout  = (\SDRAM_controller|ready2~q  & ((\d_cache_inst|fetch_active~q  & (\SDRAM_controller|p2_data2 [3])) # (!\d_cache_inst|fetch_active~q  & ((\d_cache_inst|cache_d[35]~30_combout ))))) # (!\SDRAM_controller|ready2~q  & 
// (((\d_cache_inst|cache_d[35]~30_combout ))))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data2 [3]),
	.datad(\d_cache_inst|cache_d[35]~30_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[35]~31_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[35]~31 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[35]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N12
cycloneive_lcell_comb \d_cache_inst|cache_d[23]~58 (
// Equation(s):
// \d_cache_inst|cache_d[23]~58_combout  = (\d_cache_inst|Decoder62~1_combout  & (\d_cache_inst|CPU_data_hold [7])) # (!\d_cache_inst|Decoder62~1_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\d_cache_inst|Decoder62~1_combout ),
	.datab(gnd),
	.datac(\d_cache_inst|CPU_data_hold [7]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[23]~58_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[23]~58 .lut_mask = 16'hF5A0;
defparam \d_cache_inst|cache_d[23]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N14
cycloneive_lcell_comb \d_cache_inst|cache_d[23]~59 (
// Equation(s):
// \d_cache_inst|cache_d[23]~59_combout  = (\SDRAM_controller|ready2~q  & ((\d_cache_inst|fetch_active~q  & (\SDRAM_controller|p2_data1 [7])) # (!\d_cache_inst|fetch_active~q  & ((\d_cache_inst|cache_d[23]~58_combout ))))) # (!\SDRAM_controller|ready2~q  & 
// (((\d_cache_inst|cache_d[23]~58_combout ))))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data1 [7]),
	.datad(\d_cache_inst|cache_d[23]~58_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[23]~59_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[23]~59 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[23]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N20
cycloneive_lcell_comb \d_cache_inst|cache_d[22]~50 (
// Equation(s):
// \d_cache_inst|cache_d[22]~50_combout  = (\d_cache_inst|Decoder62~1_combout  & (\d_cache_inst|CPU_data_hold [6])) # (!\d_cache_inst|Decoder62~1_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [22])))

	.dataa(\d_cache_inst|Decoder62~1_combout ),
	.datab(\d_cache_inst|CPU_data_hold [6]),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[22]~50_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[22]~50 .lut_mask = 16'hDD88;
defparam \d_cache_inst|cache_d[22]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N8
cycloneive_lcell_comb \d_cache_inst|cache_d[22]~51 (
// Equation(s):
// \d_cache_inst|cache_d[22]~51_combout  = (\SDRAM_controller|ready2~q  & ((\d_cache_inst|fetch_active~q  & (\SDRAM_controller|p2_data1 [6])) # (!\d_cache_inst|fetch_active~q  & ((\d_cache_inst|cache_d[22]~50_combout ))))) # (!\SDRAM_controller|ready2~q  & 
// (((\d_cache_inst|cache_d[22]~50_combout ))))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data1 [6]),
	.datad(\d_cache_inst|cache_d[22]~50_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[22]~51_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[22]~51 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[22]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N2
cycloneive_lcell_comb \d_cache_inst|cache_d[21]~42 (
// Equation(s):
// \d_cache_inst|cache_d[21]~42_combout  = (\d_cache_inst|Decoder62~1_combout  & (\d_cache_inst|CPU_data_hold [5])) # (!\d_cache_inst|Decoder62~1_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\d_cache_inst|Decoder62~1_combout ),
	.datab(\d_cache_inst|CPU_data_hold [5]),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[21]~42 .lut_mask = 16'hDD88;
defparam \d_cache_inst|cache_d[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N20
cycloneive_lcell_comb \d_cache_inst|cache_d[21]~43 (
// Equation(s):
// \d_cache_inst|cache_d[21]~43_combout  = (\SDRAM_controller|ready2~q  & ((\d_cache_inst|fetch_active~q  & (\SDRAM_controller|p2_data1 [5])) # (!\d_cache_inst|fetch_active~q  & ((\d_cache_inst|cache_d[21]~42_combout ))))) # (!\SDRAM_controller|ready2~q  & 
// (((\d_cache_inst|cache_d[21]~42_combout ))))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data1 [5]),
	.datad(\d_cache_inst|cache_d[21]~42_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[21]~43_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[21]~43 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[21]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N14
cycloneive_lcell_comb \d_cache_inst|cache_d[20]~34 (
// Equation(s):
// \d_cache_inst|cache_d[20]~34_combout  = (\d_cache_inst|Decoder62~1_combout  & (\d_cache_inst|CPU_data_hold [4])) # (!\d_cache_inst|Decoder62~1_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [20])))

	.dataa(\d_cache_inst|Decoder62~1_combout ),
	.datab(gnd),
	.datac(\d_cache_inst|CPU_data_hold [4]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[20]~34_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[20]~34 .lut_mask = 16'hF5A0;
defparam \d_cache_inst|cache_d[20]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N16
cycloneive_lcell_comb \d_cache_inst|cache_d[20]~35 (
// Equation(s):
// \d_cache_inst|cache_d[20]~35_combout  = (\SDRAM_controller|ready2~q  & ((\d_cache_inst|fetch_active~q  & (\SDRAM_controller|p2_data1 [4])) # (!\d_cache_inst|fetch_active~q  & ((\d_cache_inst|cache_d[20]~34_combout ))))) # (!\SDRAM_controller|ready2~q  & 
// (((\d_cache_inst|cache_d[20]~34_combout ))))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data1 [4]),
	.datad(\d_cache_inst|cache_d[20]~34_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[20]~35_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[20]~35 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[20]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N8
cycloneive_lcell_comb \d_cache_inst|cache_d[7]~60 (
// Equation(s):
// \d_cache_inst|cache_d[7]~60_combout  = (\d_cache_inst|Decoder62~2_combout  & (\d_cache_inst|CPU_data_hold [7])) # (!\d_cache_inst|Decoder62~2_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\d_cache_inst|CPU_data_hold [7]),
	.datab(gnd),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [7]),
	.datad(\d_cache_inst|Decoder62~2_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[7]~60_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[7]~60 .lut_mask = 16'hAAF0;
defparam \d_cache_inst|cache_d[7]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N26
cycloneive_lcell_comb \d_cache_inst|cache_d[7]~61 (
// Equation(s):
// \d_cache_inst|cache_d[7]~61_combout  = (\SDRAM_controller|ready2~q  & ((\d_cache_inst|fetch_active~q  & (\SDRAM_controller|p2_data0 [7])) # (!\d_cache_inst|fetch_active~q  & ((\d_cache_inst|cache_d[7]~60_combout ))))) # (!\SDRAM_controller|ready2~q  & 
// (((\d_cache_inst|cache_d[7]~60_combout ))))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data0 [7]),
	.datad(\d_cache_inst|cache_d[7]~60_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[7]~61_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[7]~61 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[7]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N30
cycloneive_lcell_comb \d_cache_inst|cache_d[6]~52 (
// Equation(s):
// \d_cache_inst|cache_d[6]~52_combout  = (\d_cache_inst|Decoder62~2_combout  & (\d_cache_inst|CPU_data_hold [6])) # (!\d_cache_inst|Decoder62~2_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\d_cache_inst|CPU_data_hold [6]),
	.datab(\d_cache_inst|Decoder62~2_combout ),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[6]~52_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[6]~52 .lut_mask = 16'hBB88;
defparam \d_cache_inst|cache_d[6]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N31
dffeas \SDRAM_controller|p2_data0[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data0[6] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N30
cycloneive_lcell_comb \d_cache_inst|cache_d[6]~53 (
// Equation(s):
// \d_cache_inst|cache_d[6]~53_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & ((\SDRAM_controller|p2_data0 [6]))) # (!\SDRAM_controller|ready2~q  & (\d_cache_inst|cache_d[6]~52_combout )))) # (!\d_cache_inst|fetch_active~q  & 
// (\d_cache_inst|cache_d[6]~52_combout ))

	.dataa(\d_cache_inst|cache_d[6]~52_combout ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data0 [6]),
	.datad(\SDRAM_controller|ready2~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[6]~53_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[6]~53 .lut_mask = 16'hE2AA;
defparam \d_cache_inst|cache_d[6]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N0
cycloneive_lcell_comb \d_cache_inst|cache_d[5]~44 (
// Equation(s):
// \d_cache_inst|cache_d[5]~44_combout  = (\d_cache_inst|Decoder62~2_combout  & (\d_cache_inst|CPU_data_hold [5])) # (!\d_cache_inst|Decoder62~2_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [5])))

	.dataa(gnd),
	.datab(\d_cache_inst|Decoder62~2_combout ),
	.datac(\d_cache_inst|CPU_data_hold [5]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[5]~44_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[5]~44 .lut_mask = 16'hF3C0;
defparam \d_cache_inst|cache_d[5]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N8
cycloneive_lcell_comb \d_cache_inst|cache_d[5]~45 (
// Equation(s):
// \d_cache_inst|cache_d[5]~45_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data0 [5])) # (!\SDRAM_controller|ready2~q  & ((\d_cache_inst|cache_d[5]~44_combout ))))) # (!\d_cache_inst|fetch_active~q  & 
// (((\d_cache_inst|cache_d[5]~44_combout ))))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\SDRAM_controller|p2_data0 [5]),
	.datad(\d_cache_inst|cache_d[5]~44_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[5]~45_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[5]~45 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[5]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N12
cycloneive_lcell_comb \d_cache_inst|cache_d[4]~36 (
// Equation(s):
// \d_cache_inst|cache_d[4]~36_combout  = (\d_cache_inst|Decoder62~2_combout  & (\d_cache_inst|CPU_data_hold [4])) # (!\d_cache_inst|Decoder62~2_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\d_cache_inst|CPU_data_hold [4]),
	.datab(gnd),
	.datac(\d_cache_inst|Decoder62~2_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[4]~36_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[4]~36 .lut_mask = 16'hAFA0;
defparam \d_cache_inst|cache_d[4]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N6
cycloneive_lcell_comb \d_cache_inst|cache_d[4]~37 (
// Equation(s):
// \d_cache_inst|cache_d[4]~37_combout  = (\SDRAM_controller|ready2~q  & ((\d_cache_inst|fetch_active~q  & (\SDRAM_controller|p2_data0 [4])) # (!\d_cache_inst|fetch_active~q  & ((\d_cache_inst|cache_d[4]~36_combout ))))) # (!\SDRAM_controller|ready2~q  & 
// (((\d_cache_inst|cache_d[4]~36_combout ))))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data0 [4]),
	.datad(\d_cache_inst|cache_d[4]~36_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[4]~37_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[4]~37 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[4]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N24
cycloneive_lcell_comb \d_cache_inst|cache_d[3]~28 (
// Equation(s):
// \d_cache_inst|cache_d[3]~28_combout  = (\d_cache_inst|Decoder62~2_combout  & (\d_cache_inst|CPU_data_hold [3])) # (!\d_cache_inst|Decoder62~2_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\d_cache_inst|CPU_data_hold [3]),
	.datab(gnd),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\d_cache_inst|Decoder62~2_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[3]~28 .lut_mask = 16'hAAF0;
defparam \d_cache_inst|cache_d[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N18
cycloneive_lcell_comb \d_cache_inst|cache_d[3]~29 (
// Equation(s):
// \d_cache_inst|cache_d[3]~29_combout  = (\SDRAM_controller|ready2~q  & ((\d_cache_inst|fetch_active~q  & (\SDRAM_controller|p2_data0 [3])) # (!\d_cache_inst|fetch_active~q  & ((\d_cache_inst|cache_d[3]~28_combout ))))) # (!\SDRAM_controller|ready2~q  & 
// (((\d_cache_inst|cache_d[3]~28_combout ))))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data0 [3]),
	.datad(\d_cache_inst|cache_d[3]~28_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[3]~29 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N10
cycloneive_lcell_comb \d_cache_inst|Mux4~0 (
// Equation(s):
// \d_cache_inst|Mux4~0_combout  = (\d_cache_inst|byte_address [1] & (\d_cache_inst|byte_address [0])) # (!\d_cache_inst|byte_address [1] & ((\d_cache_inst|byte_address [0] & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [11]))) # 
// (!\d_cache_inst|byte_address [0] & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\d_cache_inst|byte_address [1]),
	.datab(\d_cache_inst|byte_address [0]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\d_cache_inst|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Mux4~0 .lut_mask = 16'hDC98;
defparam \d_cache_inst|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N24
cycloneive_lcell_comb \d_cache_inst|Mux4~1 (
// Equation(s):
// \d_cache_inst|Mux4~1_combout  = (\d_cache_inst|byte_address [1] & ((\d_cache_inst|Mux4~0_combout  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [27])) # (!\d_cache_inst|Mux4~0_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [19]))))) # (!\d_cache_inst|byte_address [1] & (((\d_cache_inst|Mux4~0_combout ))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [27]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [19]),
	.datac(\d_cache_inst|byte_address [1]),
	.datad(\d_cache_inst|Mux4~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Mux4~1 .lut_mask = 16'hAFC0;
defparam \d_cache_inst|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N4
cycloneive_lcell_comb \d_cache_inst|Mux4~2 (
// Equation(s):
// \d_cache_inst|Mux4~2_combout  = (\d_cache_inst|byte_address [1] & ((\d_cache_inst|byte_address [0]) # ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [51])))) # (!\d_cache_inst|byte_address [1] & (!\d_cache_inst|byte_address [0] & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [35]))))

	.dataa(\d_cache_inst|byte_address [1]),
	.datab(\d_cache_inst|byte_address [0]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [51]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [35]),
	.cin(gnd),
	.combout(\d_cache_inst|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Mux4~2 .lut_mask = 16'hB9A8;
defparam \d_cache_inst|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N2
cycloneive_lcell_comb \d_cache_inst|Mux4~3 (
// Equation(s):
// \d_cache_inst|Mux4~3_combout  = (\d_cache_inst|Mux4~2_combout  & (((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [59]) # (!\d_cache_inst|byte_address [0])))) # (!\d_cache_inst|Mux4~2_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [43] & ((\d_cache_inst|byte_address [0]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [43]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [59]),
	.datac(\d_cache_inst|Mux4~2_combout ),
	.datad(\d_cache_inst|byte_address [0]),
	.cin(gnd),
	.combout(\d_cache_inst|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Mux4~3 .lut_mask = 16'hCAF0;
defparam \d_cache_inst|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N0
cycloneive_lcell_comb \CPU_inst|IV_in[3]~4 (
// Equation(s):
// \CPU_inst|IV_in[3]~4_combout  = (\d_cache_inst|byte_address [2] & ((\d_cache_inst|Mux4~3_combout ))) # (!\d_cache_inst|byte_address [2] & (\d_cache_inst|Mux4~1_combout ))

	.dataa(\d_cache_inst|byte_address [2]),
	.datab(\d_cache_inst|Mux4~1_combout ),
	.datac(gnd),
	.datad(\d_cache_inst|Mux4~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in[3]~4 .lut_mask = 16'hEE44;
defparam \CPU_inst|IV_in[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N14
cycloneive_lcell_comb \WideAnd1~6 (
// Equation(s):
// \WideAnd1~6_combout  = (\CPU_inst|reg_file0|ivr_reg [3] & \CPU_inst|reg_file0|ivr_reg [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|reg_file0|ivr_reg [3]),
	.datad(\CPU_inst|reg_file0|ivr_reg [2]),
	.cin(gnd),
	.combout(\WideAnd1~6_combout ),
	.cout());
// synopsys translate_off
defparam \WideAnd1~6 .lut_mask = 16'hF000;
defparam \WideAnd1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N26
cycloneive_lcell_comb WideAnd1(
// Equation(s):
// \WideAnd1~combout  = (\CPU_inst|reg_file0|ivr_reg [1] & (\CPU_inst|reg_file0|ivr_reg [4] & (\WideAnd1~6_combout  & \WideAnd1~5_combout )))

	.dataa(\CPU_inst|reg_file0|ivr_reg [1]),
	.datab(\CPU_inst|reg_file0|ivr_reg [4]),
	.datac(\WideAnd1~6_combout ),
	.datad(\WideAnd1~5_combout ),
	.cin(gnd),
	.combout(\WideAnd1~combout ),
	.cout());
// synopsys translate_off
defparam WideAnd1.lut_mask = 16'h8000;
defparam WideAnd1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N12
cycloneive_lcell_comb \prev_serial_en~feeder (
// Equation(s):
// \prev_serial_en~feeder_combout  = \WideAnd1~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WideAnd1~combout ),
	.cin(gnd),
	.combout(\prev_serial_en~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prev_serial_en~feeder .lut_mask = 16'hFF00;
defparam \prev_serial_en~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N13
dffeas prev_serial_en(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\prev_serial_en~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prev_serial_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam prev_serial_en.is_wysiwyg = "true";
defparam prev_serial_en.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneive_lcell_comb timer_en(
// Equation(s):
// \timer_en~combout  = (\WideAnd1~5_combout  & (!\CPU_inst|reg_file0|ivr_reg [3] & (\CPU_inst|reg_file0|ivr_reg [4] & !\CPU_inst|reg_file0|ivr_reg [2])))

	.dataa(\WideAnd1~5_combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [3]),
	.datac(\CPU_inst|reg_file0|ivr_reg [4]),
	.datad(\CPU_inst|reg_file0|ivr_reg [2]),
	.cin(gnd),
	.combout(\timer_en~combout ),
	.cout());
// synopsys translate_off
defparam timer_en.lut_mask = 16'h0020;
defparam timer_en.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneive_lcell_comb IO_wren(
// Equation(s):
// \IO_wren~combout  = (\CPU_inst|WC6~q  & !\CPU_inst|n_LB_w6~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|WC6~q ),
	.datad(\CPU_inst|n_LB_w6~q ),
	.cin(gnd),
	.combout(\IO_wren~combout ),
	.cout());
// synopsys translate_off
defparam IO_wren.lut_mask = 16'h00F0;
defparam IO_wren.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneive_lcell_comb \timer_inst|counter~1 (
// Equation(s):
// \timer_inst|counter~1_combout  = (!\CPU_inst|reg_file0|ivr_reg [0] & (!\CPU_inst|reg_file0|ivr_reg [1] & (\timer_en~combout  & \IO_wren~combout )))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(\CPU_inst|reg_file0|ivr_reg [1]),
	.datac(\timer_en~combout ),
	.datad(\IO_wren~combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~1 .lut_mask = 16'h1000;
defparam \timer_inst|counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneive_lcell_comb \timer_inst|Add0~0 (
// Equation(s):
// \timer_inst|Add0~0_combout  = (\timer_inst|counter [0] & (\timer_inst|always0~0_combout  $ (VCC))) # (!\timer_inst|counter [0] & (\timer_inst|always0~0_combout  & VCC))
// \timer_inst|Add0~1  = CARRY((\timer_inst|counter [0] & \timer_inst|always0~0_combout ))

	.dataa(\timer_inst|counter [0]),
	.datab(\timer_inst|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\timer_inst|Add0~0_combout ),
	.cout(\timer_inst|Add0~1 ));
// synopsys translate_off
defparam \timer_inst|Add0~0 .lut_mask = 16'h6688;
defparam \timer_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneive_lcell_comb \timer_inst|counter~2 (
// Equation(s):
// \timer_inst|counter~2_combout  = (\timer_inst|counter~1_combout  & (\CPU_inst|shift_merge0|LBD_reg [0])) # (!\timer_inst|counter~1_combout  & ((\timer_inst|Add0~0_combout )))

	.dataa(\timer_inst|counter~1_combout ),
	.datab(\CPU_inst|shift_merge0|LBD_reg [0]),
	.datac(gnd),
	.datad(\timer_inst|Add0~0_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~2 .lut_mask = 16'hDD88;
defparam \timer_inst|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N1
dffeas \timer_inst|counter[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[0] .is_wysiwyg = "true";
defparam \timer_inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneive_lcell_comb \timer_inst|Add0~2 (
// Equation(s):
// \timer_inst|Add0~2_combout  = (\timer_inst|counter [1] & ((\timer_inst|always0~0_combout  & (\timer_inst|Add0~1  & VCC)) # (!\timer_inst|always0~0_combout  & (!\timer_inst|Add0~1 )))) # (!\timer_inst|counter [1] & ((\timer_inst|always0~0_combout  & 
// (!\timer_inst|Add0~1 )) # (!\timer_inst|always0~0_combout  & ((\timer_inst|Add0~1 ) # (GND)))))
// \timer_inst|Add0~3  = CARRY((\timer_inst|counter [1] & (!\timer_inst|always0~0_combout  & !\timer_inst|Add0~1 )) # (!\timer_inst|counter [1] & ((!\timer_inst|Add0~1 ) # (!\timer_inst|always0~0_combout ))))

	.dataa(\timer_inst|counter [1]),
	.datab(\timer_inst|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~1 ),
	.combout(\timer_inst|Add0~2_combout ),
	.cout(\timer_inst|Add0~3 ));
// synopsys translate_off
defparam \timer_inst|Add0~2 .lut_mask = 16'h9617;
defparam \timer_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneive_lcell_comb \timer_inst|counter~3 (
// Equation(s):
// \timer_inst|counter~3_combout  = (\timer_inst|counter~1_combout  & ((\CPU_inst|shift_merge0|LBD_reg [1]))) # (!\timer_inst|counter~1_combout  & (\timer_inst|Add0~2_combout ))

	.dataa(\timer_inst|counter~1_combout ),
	.datab(gnd),
	.datac(\timer_inst|Add0~2_combout ),
	.datad(\CPU_inst|shift_merge0|LBD_reg [1]),
	.cin(gnd),
	.combout(\timer_inst|counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~3 .lut_mask = 16'hFA50;
defparam \timer_inst|counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N5
dffeas \timer_inst|counter[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[1] .is_wysiwyg = "true";
defparam \timer_inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneive_lcell_comb \timer_inst|Add0~4 (
// Equation(s):
// \timer_inst|Add0~4_combout  = ((\timer_inst|counter [2] $ (\timer_inst|always0~0_combout  $ (!\timer_inst|Add0~3 )))) # (GND)
// \timer_inst|Add0~5  = CARRY((\timer_inst|counter [2] & ((\timer_inst|always0~0_combout ) # (!\timer_inst|Add0~3 ))) # (!\timer_inst|counter [2] & (\timer_inst|always0~0_combout  & !\timer_inst|Add0~3 )))

	.dataa(\timer_inst|counter [2]),
	.datab(\timer_inst|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~3 ),
	.combout(\timer_inst|Add0~4_combout ),
	.cout(\timer_inst|Add0~5 ));
// synopsys translate_off
defparam \timer_inst|Add0~4 .lut_mask = 16'h698E;
defparam \timer_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneive_lcell_comb \timer_inst|counter~4 (
// Equation(s):
// \timer_inst|counter~4_combout  = (\timer_inst|counter~1_combout  & ((\CPU_inst|shift_merge0|LBD_reg [2]))) # (!\timer_inst|counter~1_combout  & (\timer_inst|Add0~4_combout ))

	.dataa(gnd),
	.datab(\timer_inst|Add0~4_combout ),
	.datac(\timer_inst|counter~1_combout ),
	.datad(\CPU_inst|shift_merge0|LBD_reg [2]),
	.cin(gnd),
	.combout(\timer_inst|counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~4 .lut_mask = 16'hFC0C;
defparam \timer_inst|counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N11
dffeas \timer_inst|counter[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[2] .is_wysiwyg = "true";
defparam \timer_inst|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneive_lcell_comb \timer_inst|Add0~6 (
// Equation(s):
// \timer_inst|Add0~6_combout  = (\timer_inst|counter [3] & ((\timer_inst|always0~0_combout  & (\timer_inst|Add0~5  & VCC)) # (!\timer_inst|always0~0_combout  & (!\timer_inst|Add0~5 )))) # (!\timer_inst|counter [3] & ((\timer_inst|always0~0_combout  & 
// (!\timer_inst|Add0~5 )) # (!\timer_inst|always0~0_combout  & ((\timer_inst|Add0~5 ) # (GND)))))
// \timer_inst|Add0~7  = CARRY((\timer_inst|counter [3] & (!\timer_inst|always0~0_combout  & !\timer_inst|Add0~5 )) # (!\timer_inst|counter [3] & ((!\timer_inst|Add0~5 ) # (!\timer_inst|always0~0_combout ))))

	.dataa(\timer_inst|counter [3]),
	.datab(\timer_inst|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~5 ),
	.combout(\timer_inst|Add0~6_combout ),
	.cout(\timer_inst|Add0~7 ));
// synopsys translate_off
defparam \timer_inst|Add0~6 .lut_mask = 16'h9617;
defparam \timer_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneive_lcell_comb \timer_inst|counter~5 (
// Equation(s):
// \timer_inst|counter~5_combout  = (\timer_inst|counter~1_combout  & (\CPU_inst|shift_merge0|LBD_reg [3])) # (!\timer_inst|counter~1_combout  & ((\timer_inst|Add0~6_combout )))

	.dataa(\timer_inst|counter~1_combout ),
	.datab(\CPU_inst|shift_merge0|LBD_reg [3]),
	.datac(\timer_inst|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\timer_inst|counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~5 .lut_mask = 16'hD8D8;
defparam \timer_inst|counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N27
dffeas \timer_inst|counter[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[3] .is_wysiwyg = "true";
defparam \timer_inst|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneive_lcell_comb \timer_inst|Add0~8 (
// Equation(s):
// \timer_inst|Add0~8_combout  = ((\timer_inst|counter [4] $ (\timer_inst|always0~0_combout  $ (!\timer_inst|Add0~7 )))) # (GND)
// \timer_inst|Add0~9  = CARRY((\timer_inst|counter [4] & ((\timer_inst|always0~0_combout ) # (!\timer_inst|Add0~7 ))) # (!\timer_inst|counter [4] & (\timer_inst|always0~0_combout  & !\timer_inst|Add0~7 )))

	.dataa(\timer_inst|counter [4]),
	.datab(\timer_inst|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~7 ),
	.combout(\timer_inst|Add0~8_combout ),
	.cout(\timer_inst|Add0~9 ));
// synopsys translate_off
defparam \timer_inst|Add0~8 .lut_mask = 16'h698E;
defparam \timer_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \timer_inst|counter~6 (
// Equation(s):
// \timer_inst|counter~6_combout  = (\timer_inst|counter~1_combout  & ((\CPU_inst|shift_merge0|LBD_reg [4]))) # (!\timer_inst|counter~1_combout  & (\timer_inst|Add0~8_combout ))

	.dataa(\timer_inst|counter~1_combout ),
	.datab(gnd),
	.datac(\timer_inst|Add0~8_combout ),
	.datad(\CPU_inst|shift_merge0|LBD_reg [4]),
	.cin(gnd),
	.combout(\timer_inst|counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~6 .lut_mask = 16'hFA50;
defparam \timer_inst|counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N31
dffeas \timer_inst|counter[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[4] .is_wysiwyg = "true";
defparam \timer_inst|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneive_lcell_comb \timer_inst|Add0~10 (
// Equation(s):
// \timer_inst|Add0~10_combout  = (\timer_inst|counter [5] & ((\timer_inst|always0~0_combout  & (\timer_inst|Add0~9  & VCC)) # (!\timer_inst|always0~0_combout  & (!\timer_inst|Add0~9 )))) # (!\timer_inst|counter [5] & ((\timer_inst|always0~0_combout  & 
// (!\timer_inst|Add0~9 )) # (!\timer_inst|always0~0_combout  & ((\timer_inst|Add0~9 ) # (GND)))))
// \timer_inst|Add0~11  = CARRY((\timer_inst|counter [5] & (!\timer_inst|always0~0_combout  & !\timer_inst|Add0~9 )) # (!\timer_inst|counter [5] & ((!\timer_inst|Add0~9 ) # (!\timer_inst|always0~0_combout ))))

	.dataa(\timer_inst|counter [5]),
	.datab(\timer_inst|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~9 ),
	.combout(\timer_inst|Add0~10_combout ),
	.cout(\timer_inst|Add0~11 ));
// synopsys translate_off
defparam \timer_inst|Add0~10 .lut_mask = 16'h9617;
defparam \timer_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb \timer_inst|counter~7 (
// Equation(s):
// \timer_inst|counter~7_combout  = (\timer_inst|counter~1_combout  & (\CPU_inst|shift_merge0|LBD_reg [5])) # (!\timer_inst|counter~1_combout  & ((\timer_inst|Add0~10_combout )))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [5]),
	.datab(gnd),
	.datac(\timer_inst|counter~1_combout ),
	.datad(\timer_inst|Add0~10_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~7 .lut_mask = 16'hAFA0;
defparam \timer_inst|counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N23
dffeas \timer_inst|counter[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[5] .is_wysiwyg = "true";
defparam \timer_inst|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneive_lcell_comb \timer_inst|Add0~12 (
// Equation(s):
// \timer_inst|Add0~12_combout  = ((\timer_inst|always0~0_combout  $ (\timer_inst|counter [6] $ (!\timer_inst|Add0~11 )))) # (GND)
// \timer_inst|Add0~13  = CARRY((\timer_inst|always0~0_combout  & ((\timer_inst|counter [6]) # (!\timer_inst|Add0~11 ))) # (!\timer_inst|always0~0_combout  & (\timer_inst|counter [6] & !\timer_inst|Add0~11 )))

	.dataa(\timer_inst|always0~0_combout ),
	.datab(\timer_inst|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~11 ),
	.combout(\timer_inst|Add0~12_combout ),
	.cout(\timer_inst|Add0~13 ));
// synopsys translate_off
defparam \timer_inst|Add0~12 .lut_mask = 16'h698E;
defparam \timer_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneive_lcell_comb \timer_inst|counter~8 (
// Equation(s):
// \timer_inst|counter~8_combout  = (\timer_inst|counter~1_combout  & (\CPU_inst|shift_merge0|LBD_reg [6])) # (!\timer_inst|counter~1_combout  & ((\timer_inst|Add0~12_combout )))

	.dataa(gnd),
	.datab(\timer_inst|counter~1_combout ),
	.datac(\CPU_inst|shift_merge0|LBD_reg [6]),
	.datad(\timer_inst|Add0~12_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~8 .lut_mask = 16'hF3C0;
defparam \timer_inst|counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N7
dffeas \timer_inst|counter[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[6] .is_wysiwyg = "true";
defparam \timer_inst|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneive_lcell_comb \timer_inst|WideOr2~0 (
// Equation(s):
// \timer_inst|WideOr2~0_combout  = (\timer_inst|counter [2]) # ((\timer_inst|counter [1]) # ((\timer_inst|counter [3]) # (\timer_inst|counter [0])))

	.dataa(\timer_inst|counter [2]),
	.datab(\timer_inst|counter [1]),
	.datac(\timer_inst|counter [3]),
	.datad(\timer_inst|counter [0]),
	.cin(gnd),
	.combout(\timer_inst|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|WideOr2~0 .lut_mask = 16'hFFFE;
defparam \timer_inst|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneive_lcell_comb \timer_inst|WideOr2~1 (
// Equation(s):
// \timer_inst|WideOr2~1_combout  = (\timer_inst|counter [4]) # (\timer_inst|counter [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\timer_inst|counter [4]),
	.datad(\timer_inst|counter [5]),
	.cin(gnd),
	.combout(\timer_inst|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|WideOr2~1 .lut_mask = 16'hFFF0;
defparam \timer_inst|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneive_lcell_comb \timer_inst|Add0~14 (
// Equation(s):
// \timer_inst|Add0~14_combout  = (\timer_inst|always0~0_combout  & ((\timer_inst|counter [7] & (\timer_inst|Add0~13  & VCC)) # (!\timer_inst|counter [7] & (!\timer_inst|Add0~13 )))) # (!\timer_inst|always0~0_combout  & ((\timer_inst|counter [7] & 
// (!\timer_inst|Add0~13 )) # (!\timer_inst|counter [7] & ((\timer_inst|Add0~13 ) # (GND)))))
// \timer_inst|Add0~15  = CARRY((\timer_inst|always0~0_combout  & (!\timer_inst|counter [7] & !\timer_inst|Add0~13 )) # (!\timer_inst|always0~0_combout  & ((!\timer_inst|Add0~13 ) # (!\timer_inst|counter [7]))))

	.dataa(\timer_inst|always0~0_combout ),
	.datab(\timer_inst|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~13 ),
	.combout(\timer_inst|Add0~14_combout ),
	.cout(\timer_inst|Add0~15 ));
// synopsys translate_off
defparam \timer_inst|Add0~14 .lut_mask = 16'h9617;
defparam \timer_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneive_lcell_comb \timer_inst|counter~9 (
// Equation(s):
// \timer_inst|counter~9_combout  = (\timer_inst|counter~1_combout  & ((\CPU_inst|shift_merge0|LBD_reg [7]))) # (!\timer_inst|counter~1_combout  & (\timer_inst|Add0~14_combout ))

	.dataa(gnd),
	.datab(\timer_inst|counter~1_combout ),
	.datac(\timer_inst|Add0~14_combout ),
	.datad(\CPU_inst|shift_merge0|LBD_reg [7]),
	.cin(gnd),
	.combout(\timer_inst|counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~9 .lut_mask = 16'hFC30;
defparam \timer_inst|counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N3
dffeas \timer_inst|counter[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[7] .is_wysiwyg = "true";
defparam \timer_inst|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \timer_inst|WideOr2 (
// Equation(s):
// \timer_inst|WideOr2~combout  = (\timer_inst|counter [6]) # ((\timer_inst|WideOr2~0_combout ) # ((\timer_inst|WideOr2~1_combout ) # (\timer_inst|counter [7])))

	.dataa(\timer_inst|counter [6]),
	.datab(\timer_inst|WideOr2~0_combout ),
	.datac(\timer_inst|WideOr2~1_combout ),
	.datad(\timer_inst|counter [7]),
	.cin(gnd),
	.combout(\timer_inst|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|WideOr2 .lut_mask = 16'hFFFE;
defparam \timer_inst|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb \timer_inst|counter~0 (
// Equation(s):
// \timer_inst|counter~0_combout  = (!\CPU_inst|n_LB_w6~q  & (\timer_en~combout  & \CPU_inst|WC6~q ))

	.dataa(gnd),
	.datab(\CPU_inst|n_LB_w6~q ),
	.datac(\timer_en~combout ),
	.datad(\CPU_inst|WC6~q ),
	.cin(gnd),
	.combout(\timer_inst|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~0 .lut_mask = 16'h3000;
defparam \timer_inst|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \timer_inst|Mux0~0 (
// Equation(s):
// \timer_inst|Mux0~0_combout  = (\timer_inst|always0~0_combout  & (((!\timer_inst|counter~0_combout ) # (!\CPU_inst|reg_file0|ivr_reg [1])) # (!\CPU_inst|reg_file0|ivr_reg [0]))) # (!\timer_inst|always0~0_combout  & (!\CPU_inst|reg_file0|ivr_reg [0] & 
// (!\CPU_inst|reg_file0|ivr_reg [1] & \timer_inst|counter~0_combout )))

	.dataa(\timer_inst|always0~0_combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\CPU_inst|reg_file0|ivr_reg [1]),
	.datad(\timer_inst|counter~0_combout ),
	.cin(gnd),
	.combout(\timer_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux0~0 .lut_mask = 16'h2BAA;
defparam \timer_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N27
dffeas \timer_inst|count_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|count_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|count_active .is_wysiwyg = "true";
defparam \timer_inst|count_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \timer_inst|counter~10 (
// Equation(s):
// \timer_inst|counter~10_combout  = (\timer_en~combout  & (!\CPU_inst|reg_file0|ivr_reg [0] & (\CPU_inst|reg_file0|ivr_reg [1] & \IO_wren~combout )))

	.dataa(\timer_en~combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\CPU_inst|reg_file0|ivr_reg [1]),
	.datad(\IO_wren~combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~10 .lut_mask = 16'h2000;
defparam \timer_inst|counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \timer_inst|counter~19 (
// Equation(s):
// \timer_inst|counter~19_combout  = (\timer_en~combout  & (\CPU_inst|reg_file0|ivr_reg [0] & (!\CPU_inst|reg_file0|ivr_reg [1] & \IO_wren~combout )))

	.dataa(\timer_en~combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\CPU_inst|reg_file0|ivr_reg [1]),
	.datad(\IO_wren~combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~19_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~19 .lut_mask = 16'h0800;
defparam \timer_inst|counter~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \timer_inst|Add0~16 (
// Equation(s):
// \timer_inst|Add0~16_combout  = ((\timer_inst|always0~0_combout  $ (\timer_inst|counter [8] $ (!\timer_inst|Add0~15 )))) # (GND)
// \timer_inst|Add0~17  = CARRY((\timer_inst|always0~0_combout  & ((\timer_inst|counter [8]) # (!\timer_inst|Add0~15 ))) # (!\timer_inst|always0~0_combout  & (\timer_inst|counter [8] & !\timer_inst|Add0~15 )))

	.dataa(\timer_inst|always0~0_combout ),
	.datab(\timer_inst|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~15 ),
	.combout(\timer_inst|Add0~16_combout ),
	.cout(\timer_inst|Add0~17 ));
// synopsys translate_off
defparam \timer_inst|Add0~16 .lut_mask = 16'h698E;
defparam \timer_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneive_lcell_comb \timer_inst|counter~20 (
// Equation(s):
// \timer_inst|counter~20_combout  = (\timer_inst|counter~19_combout  & (\CPU_inst|shift_merge0|LBD_reg [0])) # (!\timer_inst|counter~19_combout  & ((\timer_inst|Add0~16_combout )))

	.dataa(\timer_inst|counter~19_combout ),
	.datab(\CPU_inst|shift_merge0|LBD_reg [0]),
	.datac(gnd),
	.datad(\timer_inst|Add0~16_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~20_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~20 .lut_mask = 16'hDD88;
defparam \timer_inst|counter~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N19
dffeas \timer_inst|counter[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[8] .is_wysiwyg = "true";
defparam \timer_inst|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneive_lcell_comb \timer_inst|Add0~18 (
// Equation(s):
// \timer_inst|Add0~18_combout  = (\timer_inst|always0~0_combout  & ((\timer_inst|counter [9] & (\timer_inst|Add0~17  & VCC)) # (!\timer_inst|counter [9] & (!\timer_inst|Add0~17 )))) # (!\timer_inst|always0~0_combout  & ((\timer_inst|counter [9] & 
// (!\timer_inst|Add0~17 )) # (!\timer_inst|counter [9] & ((\timer_inst|Add0~17 ) # (GND)))))
// \timer_inst|Add0~19  = CARRY((\timer_inst|always0~0_combout  & (!\timer_inst|counter [9] & !\timer_inst|Add0~17 )) # (!\timer_inst|always0~0_combout  & ((!\timer_inst|Add0~17 ) # (!\timer_inst|counter [9]))))

	.dataa(\timer_inst|always0~0_combout ),
	.datab(\timer_inst|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~17 ),
	.combout(\timer_inst|Add0~18_combout ),
	.cout(\timer_inst|Add0~19 ));
// synopsys translate_off
defparam \timer_inst|Add0~18 .lut_mask = 16'h9617;
defparam \timer_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneive_lcell_comb \timer_inst|counter~21 (
// Equation(s):
// \timer_inst|counter~21_combout  = (\timer_inst|counter~19_combout  & (\CPU_inst|shift_merge0|LBD_reg [1])) # (!\timer_inst|counter~19_combout  & ((\timer_inst|Add0~18_combout )))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [1]),
	.datab(gnd),
	.datac(\timer_inst|Add0~18_combout ),
	.datad(\timer_inst|counter~19_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~21_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~21 .lut_mask = 16'hAAF0;
defparam \timer_inst|counter~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N7
dffeas \timer_inst|counter[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[9] .is_wysiwyg = "true";
defparam \timer_inst|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneive_lcell_comb \timer_inst|Add0~20 (
// Equation(s):
// \timer_inst|Add0~20_combout  = ((\timer_inst|always0~0_combout  $ (\timer_inst|counter [10] $ (!\timer_inst|Add0~19 )))) # (GND)
// \timer_inst|Add0~21  = CARRY((\timer_inst|always0~0_combout  & ((\timer_inst|counter [10]) # (!\timer_inst|Add0~19 ))) # (!\timer_inst|always0~0_combout  & (\timer_inst|counter [10] & !\timer_inst|Add0~19 )))

	.dataa(\timer_inst|always0~0_combout ),
	.datab(\timer_inst|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~19 ),
	.combout(\timer_inst|Add0~20_combout ),
	.cout(\timer_inst|Add0~21 ));
// synopsys translate_off
defparam \timer_inst|Add0~20 .lut_mask = 16'h698E;
defparam \timer_inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneive_lcell_comb \timer_inst|counter~22 (
// Equation(s):
// \timer_inst|counter~22_combout  = (\timer_inst|counter~19_combout  & (\CPU_inst|shift_merge0|LBD_reg [2])) # (!\timer_inst|counter~19_combout  & ((\timer_inst|Add0~20_combout )))

	.dataa(\timer_inst|counter~19_combout ),
	.datab(\CPU_inst|shift_merge0|LBD_reg [2]),
	.datac(gnd),
	.datad(\timer_inst|Add0~20_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~22_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~22 .lut_mask = 16'hDD88;
defparam \timer_inst|counter~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N23
dffeas \timer_inst|counter[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[10] .is_wysiwyg = "true";
defparam \timer_inst|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneive_lcell_comb \timer_inst|Add0~22 (
// Equation(s):
// \timer_inst|Add0~22_combout  = (\timer_inst|always0~0_combout  & ((\timer_inst|counter [11] & (\timer_inst|Add0~21  & VCC)) # (!\timer_inst|counter [11] & (!\timer_inst|Add0~21 )))) # (!\timer_inst|always0~0_combout  & ((\timer_inst|counter [11] & 
// (!\timer_inst|Add0~21 )) # (!\timer_inst|counter [11] & ((\timer_inst|Add0~21 ) # (GND)))))
// \timer_inst|Add0~23  = CARRY((\timer_inst|always0~0_combout  & (!\timer_inst|counter [11] & !\timer_inst|Add0~21 )) # (!\timer_inst|always0~0_combout  & ((!\timer_inst|Add0~21 ) # (!\timer_inst|counter [11]))))

	.dataa(\timer_inst|always0~0_combout ),
	.datab(\timer_inst|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~21 ),
	.combout(\timer_inst|Add0~22_combout ),
	.cout(\timer_inst|Add0~23 ));
// synopsys translate_off
defparam \timer_inst|Add0~22 .lut_mask = 16'h9617;
defparam \timer_inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneive_lcell_comb \timer_inst|counter~23 (
// Equation(s):
// \timer_inst|counter~23_combout  = (\timer_inst|counter~19_combout  & (\CPU_inst|shift_merge0|LBD_reg [3])) # (!\timer_inst|counter~19_combout  & ((\timer_inst|Add0~22_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|LBD_reg [3]),
	.datac(\timer_inst|Add0~22_combout ),
	.datad(\timer_inst|counter~19_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~23_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~23 .lut_mask = 16'hCCF0;
defparam \timer_inst|counter~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N15
dffeas \timer_inst|counter[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[11] .is_wysiwyg = "true";
defparam \timer_inst|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneive_lcell_comb \timer_inst|Add0~24 (
// Equation(s):
// \timer_inst|Add0~24_combout  = ((\timer_inst|always0~0_combout  $ (\timer_inst|counter [12] $ (!\timer_inst|Add0~23 )))) # (GND)
// \timer_inst|Add0~25  = CARRY((\timer_inst|always0~0_combout  & ((\timer_inst|counter [12]) # (!\timer_inst|Add0~23 ))) # (!\timer_inst|always0~0_combout  & (\timer_inst|counter [12] & !\timer_inst|Add0~23 )))

	.dataa(\timer_inst|always0~0_combout ),
	.datab(\timer_inst|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~23 ),
	.combout(\timer_inst|Add0~24_combout ),
	.cout(\timer_inst|Add0~25 ));
// synopsys translate_off
defparam \timer_inst|Add0~24 .lut_mask = 16'h698E;
defparam \timer_inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneive_lcell_comb \timer_inst|counter~24 (
// Equation(s):
// \timer_inst|counter~24_combout  = (\timer_inst|counter~19_combout  & (\CPU_inst|shift_merge0|LBD_reg [4])) # (!\timer_inst|counter~19_combout  & ((\timer_inst|Add0~24_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|LBD_reg [4]),
	.datac(\timer_inst|Add0~24_combout ),
	.datad(\timer_inst|counter~19_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~24_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~24 .lut_mask = 16'hCCF0;
defparam \timer_inst|counter~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N15
dffeas \timer_inst|counter[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[12] .is_wysiwyg = "true";
defparam \timer_inst|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneive_lcell_comb \timer_inst|Add0~26 (
// Equation(s):
// \timer_inst|Add0~26_combout  = (\timer_inst|always0~0_combout  & ((\timer_inst|counter [13] & (\timer_inst|Add0~25  & VCC)) # (!\timer_inst|counter [13] & (!\timer_inst|Add0~25 )))) # (!\timer_inst|always0~0_combout  & ((\timer_inst|counter [13] & 
// (!\timer_inst|Add0~25 )) # (!\timer_inst|counter [13] & ((\timer_inst|Add0~25 ) # (GND)))))
// \timer_inst|Add0~27  = CARRY((\timer_inst|always0~0_combout  & (!\timer_inst|counter [13] & !\timer_inst|Add0~25 )) # (!\timer_inst|always0~0_combout  & ((!\timer_inst|Add0~25 ) # (!\timer_inst|counter [13]))))

	.dataa(\timer_inst|always0~0_combout ),
	.datab(\timer_inst|counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~25 ),
	.combout(\timer_inst|Add0~26_combout ),
	.cout(\timer_inst|Add0~27 ));
// synopsys translate_off
defparam \timer_inst|Add0~26 .lut_mask = 16'h9617;
defparam \timer_inst|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \timer_inst|counter~25 (
// Equation(s):
// \timer_inst|counter~25_combout  = (\timer_inst|counter~19_combout  & (\CPU_inst|shift_merge0|LBD_reg [5])) # (!\timer_inst|counter~19_combout  & ((\timer_inst|Add0~26_combout )))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [5]),
	.datab(\timer_inst|counter~19_combout ),
	.datac(gnd),
	.datad(\timer_inst|Add0~26_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~25_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~25 .lut_mask = 16'hBB88;
defparam \timer_inst|counter~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N25
dffeas \timer_inst|counter[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[13] .is_wysiwyg = "true";
defparam \timer_inst|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneive_lcell_comb \timer_inst|Add0~28 (
// Equation(s):
// \timer_inst|Add0~28_combout  = ((\timer_inst|always0~0_combout  $ (\timer_inst|counter [14] $ (!\timer_inst|Add0~27 )))) # (GND)
// \timer_inst|Add0~29  = CARRY((\timer_inst|always0~0_combout  & ((\timer_inst|counter [14]) # (!\timer_inst|Add0~27 ))) # (!\timer_inst|always0~0_combout  & (\timer_inst|counter [14] & !\timer_inst|Add0~27 )))

	.dataa(\timer_inst|always0~0_combout ),
	.datab(\timer_inst|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~27 ),
	.combout(\timer_inst|Add0~28_combout ),
	.cout(\timer_inst|Add0~29 ));
// synopsys translate_off
defparam \timer_inst|Add0~28 .lut_mask = 16'h698E;
defparam \timer_inst|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \timer_inst|counter~26 (
// Equation(s):
// \timer_inst|counter~26_combout  = (\timer_inst|counter~19_combout  & ((\CPU_inst|shift_merge0|LBD_reg [6]))) # (!\timer_inst|counter~19_combout  & (\timer_inst|Add0~28_combout ))

	.dataa(gnd),
	.datab(\timer_inst|counter~19_combout ),
	.datac(\timer_inst|Add0~28_combout ),
	.datad(\CPU_inst|shift_merge0|LBD_reg [6]),
	.cin(gnd),
	.combout(\timer_inst|counter~26_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~26 .lut_mask = 16'hFC30;
defparam \timer_inst|counter~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N29
dffeas \timer_inst|counter[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[14] .is_wysiwyg = "true";
defparam \timer_inst|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneive_lcell_comb \timer_inst|Add0~30 (
// Equation(s):
// \timer_inst|Add0~30_combout  = (\timer_inst|always0~0_combout  & ((\timer_inst|counter [15] & (\timer_inst|Add0~29  & VCC)) # (!\timer_inst|counter [15] & (!\timer_inst|Add0~29 )))) # (!\timer_inst|always0~0_combout  & ((\timer_inst|counter [15] & 
// (!\timer_inst|Add0~29 )) # (!\timer_inst|counter [15] & ((\timer_inst|Add0~29 ) # (GND)))))
// \timer_inst|Add0~31  = CARRY((\timer_inst|always0~0_combout  & (!\timer_inst|counter [15] & !\timer_inst|Add0~29 )) # (!\timer_inst|always0~0_combout  & ((!\timer_inst|Add0~29 ) # (!\timer_inst|counter [15]))))

	.dataa(\timer_inst|always0~0_combout ),
	.datab(\timer_inst|counter [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~29 ),
	.combout(\timer_inst|Add0~30_combout ),
	.cout(\timer_inst|Add0~31 ));
// synopsys translate_off
defparam \timer_inst|Add0~30 .lut_mask = 16'h9617;
defparam \timer_inst|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb \timer_inst|counter~27 (
// Equation(s):
// \timer_inst|counter~27_combout  = (\timer_inst|counter~19_combout  & ((\CPU_inst|shift_merge0|LBD_reg [7]))) # (!\timer_inst|counter~19_combout  & (\timer_inst|Add0~30_combout ))

	.dataa(gnd),
	.datab(\timer_inst|counter~19_combout ),
	.datac(\timer_inst|Add0~30_combout ),
	.datad(\CPU_inst|shift_merge0|LBD_reg [7]),
	.cin(gnd),
	.combout(\timer_inst|counter~27_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~27 .lut_mask = 16'hFC30;
defparam \timer_inst|counter~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N19
dffeas \timer_inst|counter[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[15] .is_wysiwyg = "true";
defparam \timer_inst|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneive_lcell_comb \timer_inst|Add0~32 (
// Equation(s):
// \timer_inst|Add0~32_combout  = ((\timer_inst|always0~0_combout  $ (\timer_inst|counter [16] $ (!\timer_inst|Add0~31 )))) # (GND)
// \timer_inst|Add0~33  = CARRY((\timer_inst|always0~0_combout  & ((\timer_inst|counter [16]) # (!\timer_inst|Add0~31 ))) # (!\timer_inst|always0~0_combout  & (\timer_inst|counter [16] & !\timer_inst|Add0~31 )))

	.dataa(\timer_inst|always0~0_combout ),
	.datab(\timer_inst|counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~31 ),
	.combout(\timer_inst|Add0~32_combout ),
	.cout(\timer_inst|Add0~33 ));
// synopsys translate_off
defparam \timer_inst|Add0~32 .lut_mask = 16'h698E;
defparam \timer_inst|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneive_lcell_comb \timer_inst|counter~11 (
// Equation(s):
// \timer_inst|counter~11_combout  = (\timer_inst|counter~10_combout  & (\CPU_inst|shift_merge0|LBD_reg [0])) # (!\timer_inst|counter~10_combout  & ((\timer_inst|Add0~32_combout )))

	.dataa(\timer_inst|counter~10_combout ),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [0]),
	.datad(\timer_inst|Add0~32_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~11_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~11 .lut_mask = 16'hF5A0;
defparam \timer_inst|counter~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N25
dffeas \timer_inst|counter[16] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[16] .is_wysiwyg = "true";
defparam \timer_inst|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneive_lcell_comb \timer_inst|Add0~34 (
// Equation(s):
// \timer_inst|Add0~34_combout  = (\timer_inst|always0~0_combout  & ((\timer_inst|counter [17] & (\timer_inst|Add0~33  & VCC)) # (!\timer_inst|counter [17] & (!\timer_inst|Add0~33 )))) # (!\timer_inst|always0~0_combout  & ((\timer_inst|counter [17] & 
// (!\timer_inst|Add0~33 )) # (!\timer_inst|counter [17] & ((\timer_inst|Add0~33 ) # (GND)))))
// \timer_inst|Add0~35  = CARRY((\timer_inst|always0~0_combout  & (!\timer_inst|counter [17] & !\timer_inst|Add0~33 )) # (!\timer_inst|always0~0_combout  & ((!\timer_inst|Add0~33 ) # (!\timer_inst|counter [17]))))

	.dataa(\timer_inst|always0~0_combout ),
	.datab(\timer_inst|counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~33 ),
	.combout(\timer_inst|Add0~34_combout ),
	.cout(\timer_inst|Add0~35 ));
// synopsys translate_off
defparam \timer_inst|Add0~34 .lut_mask = 16'h9617;
defparam \timer_inst|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneive_lcell_comb \timer_inst|counter~12 (
// Equation(s):
// \timer_inst|counter~12_combout  = (\timer_inst|counter~10_combout  & (\CPU_inst|shift_merge0|LBD_reg [1])) # (!\timer_inst|counter~10_combout  & ((\timer_inst|Add0~34_combout )))

	.dataa(\timer_inst|counter~10_combout ),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [1]),
	.datad(\timer_inst|Add0~34_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~12_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~12 .lut_mask = 16'hF5A0;
defparam \timer_inst|counter~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N27
dffeas \timer_inst|counter[17] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[17] .is_wysiwyg = "true";
defparam \timer_inst|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneive_lcell_comb \timer_inst|Add0~36 (
// Equation(s):
// \timer_inst|Add0~36_combout  = ((\timer_inst|always0~0_combout  $ (\timer_inst|counter [18] $ (!\timer_inst|Add0~35 )))) # (GND)
// \timer_inst|Add0~37  = CARRY((\timer_inst|always0~0_combout  & ((\timer_inst|counter [18]) # (!\timer_inst|Add0~35 ))) # (!\timer_inst|always0~0_combout  & (\timer_inst|counter [18] & !\timer_inst|Add0~35 )))

	.dataa(\timer_inst|always0~0_combout ),
	.datab(\timer_inst|counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~35 ),
	.combout(\timer_inst|Add0~36_combout ),
	.cout(\timer_inst|Add0~37 ));
// synopsys translate_off
defparam \timer_inst|Add0~36 .lut_mask = 16'h698E;
defparam \timer_inst|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \timer_inst|counter~13 (
// Equation(s):
// \timer_inst|counter~13_combout  = (\timer_inst|counter~10_combout  & ((\CPU_inst|shift_merge0|LBD_reg [2]))) # (!\timer_inst|counter~10_combout  & (\timer_inst|Add0~36_combout ))

	.dataa(gnd),
	.datab(\timer_inst|counter~10_combout ),
	.datac(\timer_inst|Add0~36_combout ),
	.datad(\CPU_inst|shift_merge0|LBD_reg [2]),
	.cin(gnd),
	.combout(\timer_inst|counter~13_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~13 .lut_mask = 16'hFC30;
defparam \timer_inst|counter~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N5
dffeas \timer_inst|counter[18] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[18] .is_wysiwyg = "true";
defparam \timer_inst|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneive_lcell_comb \timer_inst|WideOr0~0 (
// Equation(s):
// \timer_inst|WideOr0~0_combout  = (\timer_inst|counter [19]) # ((\timer_inst|counter [17]) # ((\timer_inst|counter [18]) # (\timer_inst|counter [16])))

	.dataa(\timer_inst|counter [19]),
	.datab(\timer_inst|counter [17]),
	.datac(\timer_inst|counter [18]),
	.datad(\timer_inst|counter [16]),
	.cin(gnd),
	.combout(\timer_inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \timer_inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cycloneive_lcell_comb \timer_inst|Add0~38 (
// Equation(s):
// \timer_inst|Add0~38_combout  = (\timer_inst|always0~0_combout  & ((\timer_inst|counter [19] & (\timer_inst|Add0~37  & VCC)) # (!\timer_inst|counter [19] & (!\timer_inst|Add0~37 )))) # (!\timer_inst|always0~0_combout  & ((\timer_inst|counter [19] & 
// (!\timer_inst|Add0~37 )) # (!\timer_inst|counter [19] & ((\timer_inst|Add0~37 ) # (GND)))))
// \timer_inst|Add0~39  = CARRY((\timer_inst|always0~0_combout  & (!\timer_inst|counter [19] & !\timer_inst|Add0~37 )) # (!\timer_inst|always0~0_combout  & ((!\timer_inst|Add0~37 ) # (!\timer_inst|counter [19]))))

	.dataa(\timer_inst|always0~0_combout ),
	.datab(\timer_inst|counter [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~37 ),
	.combout(\timer_inst|Add0~38_combout ),
	.cout(\timer_inst|Add0~39 ));
// synopsys translate_off
defparam \timer_inst|Add0~38 .lut_mask = 16'h9617;
defparam \timer_inst|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneive_lcell_comb \timer_inst|Add0~40 (
// Equation(s):
// \timer_inst|Add0~40_combout  = ((\timer_inst|always0~0_combout  $ (\timer_inst|counter [20] $ (!\timer_inst|Add0~39 )))) # (GND)
// \timer_inst|Add0~41  = CARRY((\timer_inst|always0~0_combout  & ((\timer_inst|counter [20]) # (!\timer_inst|Add0~39 ))) # (!\timer_inst|always0~0_combout  & (\timer_inst|counter [20] & !\timer_inst|Add0~39 )))

	.dataa(\timer_inst|always0~0_combout ),
	.datab(\timer_inst|counter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~39 ),
	.combout(\timer_inst|Add0~40_combout ),
	.cout(\timer_inst|Add0~41 ));
// synopsys translate_off
defparam \timer_inst|Add0~40 .lut_mask = 16'h698E;
defparam \timer_inst|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \timer_inst|counter~15 (
// Equation(s):
// \timer_inst|counter~15_combout  = (\timer_inst|counter~10_combout  & (\CPU_inst|shift_merge0|LBD_reg [4])) # (!\timer_inst|counter~10_combout  & ((\timer_inst|Add0~40_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|LBD_reg [4]),
	.datac(\timer_inst|Add0~40_combout ),
	.datad(\timer_inst|counter~10_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~15_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~15 .lut_mask = 16'hCCF0;
defparam \timer_inst|counter~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N13
dffeas \timer_inst|counter[20] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[20] .is_wysiwyg = "true";
defparam \timer_inst|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneive_lcell_comb \timer_inst|Add0~42 (
// Equation(s):
// \timer_inst|Add0~42_combout  = (\timer_inst|always0~0_combout  & ((\timer_inst|counter [21] & (\timer_inst|Add0~41  & VCC)) # (!\timer_inst|counter [21] & (!\timer_inst|Add0~41 )))) # (!\timer_inst|always0~0_combout  & ((\timer_inst|counter [21] & 
// (!\timer_inst|Add0~41 )) # (!\timer_inst|counter [21] & ((\timer_inst|Add0~41 ) # (GND)))))
// \timer_inst|Add0~43  = CARRY((\timer_inst|always0~0_combout  & (!\timer_inst|counter [21] & !\timer_inst|Add0~41 )) # (!\timer_inst|always0~0_combout  & ((!\timer_inst|Add0~41 ) # (!\timer_inst|counter [21]))))

	.dataa(\timer_inst|always0~0_combout ),
	.datab(\timer_inst|counter [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~41 ),
	.combout(\timer_inst|Add0~42_combout ),
	.cout(\timer_inst|Add0~43 ));
// synopsys translate_off
defparam \timer_inst|Add0~42 .lut_mask = 16'h9617;
defparam \timer_inst|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \timer_inst|counter~16 (
// Equation(s):
// \timer_inst|counter~16_combout  = (\timer_inst|counter~10_combout  & (\CPU_inst|shift_merge0|LBD_reg [5])) # (!\timer_inst|counter~10_combout  & ((\timer_inst|Add0~42_combout )))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [5]),
	.datab(\timer_inst|Add0~42_combout ),
	.datac(gnd),
	.datad(\timer_inst|counter~10_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~16_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~16 .lut_mask = 16'hAACC;
defparam \timer_inst|counter~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N11
dffeas \timer_inst|counter[21] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[21] .is_wysiwyg = "true";
defparam \timer_inst|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneive_lcell_comb \timer_inst|Add0~44 (
// Equation(s):
// \timer_inst|Add0~44_combout  = ((\timer_inst|always0~0_combout  $ (\timer_inst|counter [22] $ (!\timer_inst|Add0~43 )))) # (GND)
// \timer_inst|Add0~45  = CARRY((\timer_inst|always0~0_combout  & ((\timer_inst|counter [22]) # (!\timer_inst|Add0~43 ))) # (!\timer_inst|always0~0_combout  & (\timer_inst|counter [22] & !\timer_inst|Add0~43 )))

	.dataa(\timer_inst|always0~0_combout ),
	.datab(\timer_inst|counter [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~43 ),
	.combout(\timer_inst|Add0~44_combout ),
	.cout(\timer_inst|Add0~45 ));
// synopsys translate_off
defparam \timer_inst|Add0~44 .lut_mask = 16'h698E;
defparam \timer_inst|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \timer_inst|counter~17 (
// Equation(s):
// \timer_inst|counter~17_combout  = (\timer_inst|counter~10_combout  & ((\CPU_inst|shift_merge0|LBD_reg [6]))) # (!\timer_inst|counter~10_combout  & (\timer_inst|Add0~44_combout ))

	.dataa(gnd),
	.datab(\timer_inst|counter~10_combout ),
	.datac(\timer_inst|Add0~44_combout ),
	.datad(\CPU_inst|shift_merge0|LBD_reg [6]),
	.cin(gnd),
	.combout(\timer_inst|counter~17_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~17 .lut_mask = 16'hFC30;
defparam \timer_inst|counter~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N19
dffeas \timer_inst|counter[22] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[22] .is_wysiwyg = "true";
defparam \timer_inst|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneive_lcell_comb \timer_inst|Add0~46 (
// Equation(s):
// \timer_inst|Add0~46_combout  = \timer_inst|always0~0_combout  $ (\timer_inst|counter [23] $ (\timer_inst|Add0~45 ))

	.dataa(\timer_inst|always0~0_combout ),
	.datab(\timer_inst|counter [23]),
	.datac(gnd),
	.datad(gnd),
	.cin(\timer_inst|Add0~45 ),
	.combout(\timer_inst|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Add0~46 .lut_mask = 16'h9696;
defparam \timer_inst|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneive_lcell_comb \timer_inst|counter~18 (
// Equation(s):
// \timer_inst|counter~18_combout  = (\timer_inst|counter~10_combout  & (\CPU_inst|shift_merge0|LBD_reg [7])) # (!\timer_inst|counter~10_combout  & ((\timer_inst|Add0~46_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|LBD_reg [7]),
	.datac(\timer_inst|Add0~46_combout ),
	.datad(\timer_inst|counter~10_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~18_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~18 .lut_mask = 16'hCCF0;
defparam \timer_inst|counter~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N29
dffeas \timer_inst|counter[23] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[23] .is_wysiwyg = "true";
defparam \timer_inst|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \timer_inst|WideOr0~1 (
// Equation(s):
// \timer_inst|WideOr0~1_combout  = (\timer_inst|counter [21]) # (\timer_inst|counter [20])

	.dataa(\timer_inst|counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(\timer_inst|counter [20]),
	.cin(gnd),
	.combout(\timer_inst|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|WideOr0~1 .lut_mask = 16'hFFAA;
defparam \timer_inst|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneive_lcell_comb \timer_inst|WideOr0 (
// Equation(s):
// \timer_inst|WideOr0~combout  = (\timer_inst|WideOr0~0_combout ) # ((\timer_inst|counter [23]) # ((\timer_inst|WideOr0~1_combout ) # (\timer_inst|counter [22])))

	.dataa(\timer_inst|WideOr0~0_combout ),
	.datab(\timer_inst|counter [23]),
	.datac(\timer_inst|WideOr0~1_combout ),
	.datad(\timer_inst|counter [22]),
	.cin(gnd),
	.combout(\timer_inst|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|WideOr0 .lut_mask = 16'hFFFE;
defparam \timer_inst|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneive_lcell_comb \timer_inst|WideOr1~0 (
// Equation(s):
// \timer_inst|WideOr1~0_combout  = (\timer_inst|counter [9]) # ((\timer_inst|counter [11]) # ((\timer_inst|counter [10]) # (\timer_inst|counter [8])))

	.dataa(\timer_inst|counter [9]),
	.datab(\timer_inst|counter [11]),
	.datac(\timer_inst|counter [10]),
	.datad(\timer_inst|counter [8]),
	.cin(gnd),
	.combout(\timer_inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|WideOr1~0 .lut_mask = 16'hFFFE;
defparam \timer_inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \timer_inst|WideOr1~1 (
// Equation(s):
// \timer_inst|WideOr1~1_combout  = (\timer_inst|counter [12]) # (\timer_inst|counter [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\timer_inst|counter [12]),
	.datad(\timer_inst|counter [13]),
	.cin(gnd),
	.combout(\timer_inst|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|WideOr1~1 .lut_mask = 16'hFFF0;
defparam \timer_inst|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \timer_inst|WideOr1 (
// Equation(s):
// \timer_inst|WideOr1~combout  = (\timer_inst|WideOr1~0_combout ) # ((\timer_inst|counter [14]) # ((\timer_inst|WideOr1~1_combout ) # (\timer_inst|counter [15])))

	.dataa(\timer_inst|WideOr1~0_combout ),
	.datab(\timer_inst|counter [14]),
	.datac(\timer_inst|WideOr1~1_combout ),
	.datad(\timer_inst|counter [15]),
	.cin(gnd),
	.combout(\timer_inst|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|WideOr1 .lut_mask = 16'hFFFE;
defparam \timer_inst|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneive_lcell_comb \timer_inst|always0~0 (
// Equation(s):
// \timer_inst|always0~0_combout  = (\timer_inst|count_active~q  & ((\timer_inst|WideOr2~combout ) # ((\timer_inst|WideOr0~combout ) # (\timer_inst|WideOr1~combout ))))

	.dataa(\timer_inst|WideOr2~combout ),
	.datab(\timer_inst|count_active~q ),
	.datac(\timer_inst|WideOr0~combout ),
	.datad(\timer_inst|WideOr1~combout ),
	.cin(gnd),
	.combout(\timer_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|always0~0 .lut_mask = 16'hCCC8;
defparam \timer_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneive_lcell_comb \timer_inst|counter~14 (
// Equation(s):
// \timer_inst|counter~14_combout  = (\timer_inst|counter~10_combout  & (\CPU_inst|shift_merge0|LBD_reg [3])) # (!\timer_inst|counter~10_combout  & ((\timer_inst|Add0~38_combout )))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [3]),
	.datab(gnd),
	.datac(\timer_inst|Add0~38_combout ),
	.datad(\timer_inst|counter~10_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~14_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~14 .lut_mask = 16'hAAF0;
defparam \timer_inst|counter~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N31
dffeas \timer_inst|counter[19] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|counter~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[19] .is_wysiwyg = "true";
defparam \timer_inst|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \timer_inst|WideOr3 (
// Equation(s):
// \timer_inst|WideOr3~combout  = (\timer_inst|WideOr1~combout ) # ((\timer_inst|WideOr2~combout ) # (\timer_inst|WideOr0~combout ))

	.dataa(gnd),
	.datab(\timer_inst|WideOr1~combout ),
	.datac(\timer_inst|WideOr2~combout ),
	.datad(\timer_inst|WideOr0~combout ),
	.cin(gnd),
	.combout(\timer_inst|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|WideOr3 .lut_mask = 16'hFFFC;
defparam \timer_inst|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneive_lcell_comb \timer_inst|Mux5~0 (
// Equation(s):
// \timer_inst|Mux5~0_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\timer_inst|counter [11]) # ((\CPU_inst|reg_file0|ivr_reg [1])))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (((\timer_inst|counter [3] & !\CPU_inst|reg_file0|ivr_reg [1]))))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(\timer_inst|counter [11]),
	.datac(\timer_inst|counter [3]),
	.datad(\CPU_inst|reg_file0|ivr_reg [1]),
	.cin(gnd),
	.combout(\timer_inst|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux5~0 .lut_mask = 16'hAAD8;
defparam \timer_inst|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \timer_inst|Mux5~1 (
// Equation(s):
// \timer_inst|Mux5~1_combout  = (\CPU_inst|reg_file0|ivr_reg [1] & ((\timer_inst|Mux5~0_combout  & ((\timer_inst|WideOr3~combout ))) # (!\timer_inst|Mux5~0_combout  & (\timer_inst|counter [19])))) # (!\CPU_inst|reg_file0|ivr_reg [1] & 
// (((\timer_inst|Mux5~0_combout ))))

	.dataa(\timer_inst|counter [19]),
	.datab(\CPU_inst|reg_file0|ivr_reg [1]),
	.datac(\timer_inst|WideOr3~combout ),
	.datad(\timer_inst|Mux5~0_combout ),
	.cin(gnd),
	.combout(\timer_inst|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux5~1 .lut_mask = 16'hF388;
defparam \timer_inst|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N24
cycloneive_lcell_comb \IO_ren~2 (
// Equation(s):
// \IO_ren~2_combout  = (\CPU_inst|decode_unit0|RC_reg~q  & (!\CPU_inst|SC5~q  & (\IO_ren~0_combout  & !\CPU_inst|decode_unit0|PC_I_field_reg [11])))

	.dataa(\CPU_inst|decode_unit0|RC_reg~q ),
	.datab(\CPU_inst|SC5~q ),
	.datac(\IO_ren~0_combout ),
	.datad(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.cin(gnd),
	.combout(\IO_ren~2_combout ),
	.cout());
// synopsys translate_off
defparam \IO_ren~2 .lut_mask = 16'h0020;
defparam \IO_ren~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \timer_inst|to_cpu[7]~0 (
// Equation(s):
// \timer_inst|to_cpu[7]~0_combout  = (!\rst~q  & (\timer_en~combout  & \IO_ren~2_combout ))

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(\timer_en~combout ),
	.datad(\IO_ren~2_combout ),
	.cin(gnd),
	.combout(\timer_inst|to_cpu[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|to_cpu[7]~0 .lut_mask = 16'h5000;
defparam \timer_inst|to_cpu[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N17
dffeas \timer_inst|to_cpu[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer_inst|to_cpu[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|to_cpu [3]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|to_cpu[3] .is_wysiwyg = "true";
defparam \timer_inst|to_cpu[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N30
cycloneive_lcell_comb \prev_timer_en~feeder (
// Equation(s):
// \prev_timer_en~feeder_combout  = \timer_en~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\timer_en~combout ),
	.cin(gnd),
	.combout(\prev_timer_en~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prev_timer_en~feeder .lut_mask = 16'hFF00;
defparam \prev_timer_en~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N31
dffeas prev_timer_en(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\prev_timer_en~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prev_timer_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam prev_timer_en.is_wysiwyg = "true";
defparam prev_timer_en.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N22
cycloneive_lcell_comb \serial_inst|rx_queue|read_addr~0 (
// Equation(s):
// \serial_inst|rx_queue|read_addr~0_combout  = \serial_inst|rx_queue|read_addr [0] $ (((!\CPU_inst|reg_file0|ivr_reg [0] & (\IO_ren~2_combout  & \WideAnd1~combout ))))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(\IO_ren~2_combout ),
	.datac(\serial_inst|rx_queue|read_addr [0]),
	.datad(\WideAnd1~combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|read_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|read_addr~0 .lut_mask = 16'hB4F0;
defparam \serial_inst|rx_queue|read_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N23
dffeas \serial_inst|rx_queue|read_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|read_addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|read_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|read_addr[0] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|read_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N2
cycloneive_lcell_comb \serial_inst|data_read (
// Equation(s):
// \serial_inst|data_read~combout  = (\IO_ren~2_combout  & (!\CPU_inst|reg_file0|ivr_reg [0] & \WideAnd1~combout ))

	.dataa(\IO_ren~2_combout ),
	.datab(gnd),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\WideAnd1~combout ),
	.cin(gnd),
	.combout(\serial_inst|data_read~combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|data_read .lut_mask = 16'h0A00;
defparam \serial_inst|data_read .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N16
cycloneive_lcell_comb \serial_inst|rx_queue|read_addr~1 (
// Equation(s):
// \serial_inst|rx_queue|read_addr~1_combout  = \serial_inst|rx_queue|read_addr [1] $ (((\serial_inst|rx_queue|read_addr [0] & \serial_inst|data_read~combout )))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|read_addr [1]),
	.datad(\serial_inst|data_read~combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|read_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|read_addr~1 .lut_mask = 16'h5AF0;
defparam \serial_inst|rx_queue|read_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N17
dffeas \serial_inst|rx_queue|read_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|read_addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|read_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|read_addr[1] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|read_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N24
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~4 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~4_combout  = (!\rst~q  & (\serial_inst|UART_inst|rx_frame [4] & \serial_inst|UART_inst|rx_active~q ))

	.dataa(\rst~q ),
	.datab(\serial_inst|UART_inst|rx_frame [4]),
	.datac(\serial_inst|UART_inst|rx_active~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~4_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~4 .lut_mask = 16'h4040;
defparam \serial_inst|UART_inst|rx_frame~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N22
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~14 (
// Equation(s):
// \serial_inst|UART_inst|Add0~14_combout  = (\serial_inst|UART_inst|rx_timer [7] & (!\serial_inst|UART_inst|Add0~13 )) # (!\serial_inst|UART_inst|rx_timer [7] & ((\serial_inst|UART_inst|Add0~13 ) # (GND)))
// \serial_inst|UART_inst|Add0~15  = CARRY((!\serial_inst|UART_inst|Add0~13 ) # (!\serial_inst|UART_inst|rx_timer [7]))

	.dataa(\serial_inst|UART_inst|rx_timer [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add0~13 ),
	.combout(\serial_inst|UART_inst|Add0~14_combout ),
	.cout(\serial_inst|UART_inst|Add0~15 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~14 .lut_mask = 16'h5A5F;
defparam \serial_inst|UART_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N24
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~16 (
// Equation(s):
// \serial_inst|UART_inst|Add0~16_combout  = \serial_inst|UART_inst|rx_timer [8] $ (!\serial_inst|UART_inst|Add0~15 )

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|rx_timer [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(\serial_inst|UART_inst|Add0~15 ),
	.combout(\serial_inst|UART_inst|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~16 .lut_mask = 16'hC3C3;
defparam \serial_inst|UART_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N8
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~0 (
// Equation(s):
// \serial_inst|UART_inst|Add0~0_combout  = \serial_inst|UART_inst|rx_timer [0] $ (VCC)
// \serial_inst|UART_inst|Add0~1  = CARRY(\serial_inst|UART_inst|rx_timer [0])

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|rx_timer [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Add0~0_combout ),
	.cout(\serial_inst|UART_inst|Add0~1 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~0 .lut_mask = 16'h33CC;
defparam \serial_inst|UART_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N10
cycloneive_lcell_comb \serial_inst|UART_inst|rx_timer~1 (
// Equation(s):
// \serial_inst|UART_inst|rx_timer~1_combout  = (\serial_inst|UART_inst|Add0~0_combout  & (((!\serial_inst|UART_inst|Equal1~0_combout ) # (!\serial_inst|UART_inst|Equal1~1_combout )) # (!\serial_inst|UART_inst|rx_timer [8])))

	.dataa(\serial_inst|UART_inst|Add0~0_combout ),
	.datab(\serial_inst|UART_inst|rx_timer [8]),
	.datac(\serial_inst|UART_inst|Equal1~1_combout ),
	.datad(\serial_inst|UART_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_timer~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer~1 .lut_mask = 16'h2AAA;
defparam \serial_inst|UART_inst|rx_timer~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N26
cycloneive_lcell_comb \serial_inst|UART_inst|rx_timer[0]~feeder (
// Equation(s):
// \serial_inst|UART_inst|rx_timer[0]~feeder_combout  = \serial_inst|UART_inst|rx_timer~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_timer~1_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_timer[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[0]~feeder .lut_mask = 16'hFF00;
defparam \serial_inst|UART_inst|rx_timer[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N27
dffeas \serial_inst|UART_inst|rx_timer[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_timer[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(!\serial_inst|UART_inst|rx_active~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[0] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N10
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~2 (
// Equation(s):
// \serial_inst|UART_inst|Add0~2_combout  = (\serial_inst|UART_inst|rx_timer [1] & (!\serial_inst|UART_inst|Add0~1 )) # (!\serial_inst|UART_inst|rx_timer [1] & ((\serial_inst|UART_inst|Add0~1 ) # (GND)))
// \serial_inst|UART_inst|Add0~3  = CARRY((!\serial_inst|UART_inst|Add0~1 ) # (!\serial_inst|UART_inst|rx_timer [1]))

	.dataa(\serial_inst|UART_inst|rx_timer [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add0~1 ),
	.combout(\serial_inst|UART_inst|Add0~2_combout ),
	.cout(\serial_inst|UART_inst|Add0~3 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~2 .lut_mask = 16'h5A5F;
defparam \serial_inst|UART_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N0
cycloneive_lcell_comb \serial_inst|UART_inst|rx_timer~0 (
// Equation(s):
// \serial_inst|UART_inst|rx_timer~0_combout  = (\serial_inst|UART_inst|Add0~2_combout  & (((!\serial_inst|UART_inst|Equal1~0_combout ) # (!\serial_inst|UART_inst|Equal1~1_combout )) # (!\serial_inst|UART_inst|rx_timer [8])))

	.dataa(\serial_inst|UART_inst|Add0~2_combout ),
	.datab(\serial_inst|UART_inst|rx_timer [8]),
	.datac(\serial_inst|UART_inst|Equal1~1_combout ),
	.datad(\serial_inst|UART_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_timer~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer~0 .lut_mask = 16'h2AAA;
defparam \serial_inst|UART_inst|rx_timer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N6
cycloneive_lcell_comb \serial_inst|UART_inst|rx_timer[1]~feeder (
// Equation(s):
// \serial_inst|UART_inst|rx_timer[1]~feeder_combout  = \serial_inst|UART_inst|rx_timer~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_timer~0_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_timer[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[1]~feeder .lut_mask = 16'hFF00;
defparam \serial_inst|UART_inst|rx_timer[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N16
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N7
dffeas \serial_inst|UART_inst|rx_timer[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_timer[1]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(!\serial_inst|UART_inst|rx_active~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[1] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N12
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~4 (
// Equation(s):
// \serial_inst|UART_inst|Add0~4_combout  = (\serial_inst|UART_inst|rx_timer [2] & (\serial_inst|UART_inst|Add0~3  $ (GND))) # (!\serial_inst|UART_inst|rx_timer [2] & (!\serial_inst|UART_inst|Add0~3  & VCC))
// \serial_inst|UART_inst|Add0~5  = CARRY((\serial_inst|UART_inst|rx_timer [2] & !\serial_inst|UART_inst|Add0~3 ))

	.dataa(\serial_inst|UART_inst|rx_timer [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add0~3 ),
	.combout(\serial_inst|UART_inst|Add0~4_combout ),
	.cout(\serial_inst|UART_inst|Add0~5 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~4 .lut_mask = 16'hA50A;
defparam \serial_inst|UART_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y12_N13
dffeas \serial_inst|UART_inst|rx_timer[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|Add0~4_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(!\serial_inst|UART_inst|rx_active~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[2] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N14
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~6 (
// Equation(s):
// \serial_inst|UART_inst|Add0~6_combout  = (\serial_inst|UART_inst|rx_timer [3] & (!\serial_inst|UART_inst|Add0~5 )) # (!\serial_inst|UART_inst|rx_timer [3] & ((\serial_inst|UART_inst|Add0~5 ) # (GND)))
// \serial_inst|UART_inst|Add0~7  = CARRY((!\serial_inst|UART_inst|Add0~5 ) # (!\serial_inst|UART_inst|rx_timer [3]))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|rx_timer [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add0~5 ),
	.combout(\serial_inst|UART_inst|Add0~6_combout ),
	.cout(\serial_inst|UART_inst|Add0~7 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~6 .lut_mask = 16'h3C3F;
defparam \serial_inst|UART_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y12_N15
dffeas \serial_inst|UART_inst|rx_timer[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(!\serial_inst|UART_inst|rx_active~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[3] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N28
cycloneive_lcell_comb \serial_inst|UART_inst|Equal1~0 (
// Equation(s):
// \serial_inst|UART_inst|Equal1~0_combout  = (\serial_inst|UART_inst|rx_timer [1] & (!\serial_inst|UART_inst|rx_timer [0] & (!\serial_inst|UART_inst|rx_timer [3] & !\serial_inst|UART_inst|rx_timer [2])))

	.dataa(\serial_inst|UART_inst|rx_timer [1]),
	.datab(\serial_inst|UART_inst|rx_timer [0]),
	.datac(\serial_inst|UART_inst|rx_timer [3]),
	.datad(\serial_inst|UART_inst|rx_timer [2]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Equal1~0 .lut_mask = 16'h0002;
defparam \serial_inst|UART_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N4
cycloneive_lcell_comb \serial_inst|UART_inst|rx_timer~2 (
// Equation(s):
// \serial_inst|UART_inst|rx_timer~2_combout  = (\serial_inst|UART_inst|Add0~16_combout  & (((!\serial_inst|UART_inst|Equal1~0_combout ) # (!\serial_inst|UART_inst|rx_timer [8])) # (!\serial_inst|UART_inst|Equal1~1_combout )))

	.dataa(\serial_inst|UART_inst|Equal1~1_combout ),
	.datab(\serial_inst|UART_inst|Add0~16_combout ),
	.datac(\serial_inst|UART_inst|rx_timer [8]),
	.datad(\serial_inst|UART_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_timer~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer~2 .lut_mask = 16'h4CCC;
defparam \serial_inst|UART_inst|rx_timer~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N5
dffeas \serial_inst|UART_inst|rx_timer[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_timer~2_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(!\serial_inst|UART_inst|rx_active~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[8] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N16
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~8 (
// Equation(s):
// \serial_inst|UART_inst|Add0~8_combout  = (\serial_inst|UART_inst|rx_timer [4] & (\serial_inst|UART_inst|Add0~7  $ (GND))) # (!\serial_inst|UART_inst|rx_timer [4] & (!\serial_inst|UART_inst|Add0~7  & VCC))
// \serial_inst|UART_inst|Add0~9  = CARRY((\serial_inst|UART_inst|rx_timer [4] & !\serial_inst|UART_inst|Add0~7 ))

	.dataa(\serial_inst|UART_inst|rx_timer [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add0~7 ),
	.combout(\serial_inst|UART_inst|Add0~8_combout ),
	.cout(\serial_inst|UART_inst|Add0~9 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~8 .lut_mask = 16'hA50A;
defparam \serial_inst|UART_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N16
cycloneive_lcell_comb \serial_inst|UART_inst|rx_timer~3 (
// Equation(s):
// \serial_inst|UART_inst|rx_timer~3_combout  = (\serial_inst|UART_inst|Add0~8_combout  & (((!\serial_inst|UART_inst|Equal1~0_combout ) # (!\serial_inst|UART_inst|rx_timer [8])) # (!\serial_inst|UART_inst|Equal1~1_combout )))

	.dataa(\serial_inst|UART_inst|Equal1~1_combout ),
	.datab(\serial_inst|UART_inst|rx_timer [8]),
	.datac(\serial_inst|UART_inst|Add0~8_combout ),
	.datad(\serial_inst|UART_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_timer~3_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer~3 .lut_mask = 16'h70F0;
defparam \serial_inst|UART_inst|rx_timer~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N6
cycloneive_lcell_comb \serial_inst|UART_inst|rx_timer[4]~feeder (
// Equation(s):
// \serial_inst|UART_inst|rx_timer[4]~feeder_combout  = \serial_inst|UART_inst|rx_timer~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_timer~3_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_timer[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[4]~feeder .lut_mask = 16'hFF00;
defparam \serial_inst|UART_inst|rx_timer[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N7
dffeas \serial_inst|UART_inst|rx_timer[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_timer[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(!\serial_inst|UART_inst|rx_active~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[4] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N18
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~10 (
// Equation(s):
// \serial_inst|UART_inst|Add0~10_combout  = (\serial_inst|UART_inst|rx_timer [5] & (!\serial_inst|UART_inst|Add0~9 )) # (!\serial_inst|UART_inst|rx_timer [5] & ((\serial_inst|UART_inst|Add0~9 ) # (GND)))
// \serial_inst|UART_inst|Add0~11  = CARRY((!\serial_inst|UART_inst|Add0~9 ) # (!\serial_inst|UART_inst|rx_timer [5]))

	.dataa(\serial_inst|UART_inst|rx_timer [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add0~9 ),
	.combout(\serial_inst|UART_inst|Add0~10_combout ),
	.cout(\serial_inst|UART_inst|Add0~11 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~10 .lut_mask = 16'h5A5F;
defparam \serial_inst|UART_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N2
cycloneive_lcell_comb \serial_inst|UART_inst|rx_timer~4 (
// Equation(s):
// \serial_inst|UART_inst|rx_timer~4_combout  = (\serial_inst|UART_inst|Add0~10_combout  & (((!\serial_inst|UART_inst|Equal1~0_combout ) # (!\serial_inst|UART_inst|rx_timer [8])) # (!\serial_inst|UART_inst|Equal1~1_combout )))

	.dataa(\serial_inst|UART_inst|Equal1~1_combout ),
	.datab(\serial_inst|UART_inst|Add0~10_combout ),
	.datac(\serial_inst|UART_inst|rx_timer [8]),
	.datad(\serial_inst|UART_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_timer~4_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer~4 .lut_mask = 16'h4CCC;
defparam \serial_inst|UART_inst|rx_timer~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N30
cycloneive_lcell_comb \serial_inst|UART_inst|rx_timer[5]~feeder (
// Equation(s):
// \serial_inst|UART_inst|rx_timer[5]~feeder_combout  = \serial_inst|UART_inst|rx_timer~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_timer~4_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_timer[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[5]~feeder .lut_mask = 16'hFF00;
defparam \serial_inst|UART_inst|rx_timer[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N31
dffeas \serial_inst|UART_inst|rx_timer[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_timer[5]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(!\serial_inst|UART_inst|rx_active~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[5] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N20
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~12 (
// Equation(s):
// \serial_inst|UART_inst|Add0~12_combout  = (\serial_inst|UART_inst|rx_timer [6] & (\serial_inst|UART_inst|Add0~11  $ (GND))) # (!\serial_inst|UART_inst|rx_timer [6] & (!\serial_inst|UART_inst|Add0~11  & VCC))
// \serial_inst|UART_inst|Add0~13  = CARRY((\serial_inst|UART_inst|rx_timer [6] & !\serial_inst|UART_inst|Add0~11 ))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|rx_timer [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add0~11 ),
	.combout(\serial_inst|UART_inst|Add0~12_combout ),
	.cout(\serial_inst|UART_inst|Add0~13 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~12 .lut_mask = 16'hC30C;
defparam \serial_inst|UART_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y12_N21
dffeas \serial_inst|UART_inst|rx_timer[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(!\serial_inst|UART_inst|rx_active~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[6] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N0
cycloneive_lcell_comb \serial_inst|UART_inst|rx_timer~5 (
// Equation(s):
// \serial_inst|UART_inst|rx_timer~5_combout  = (\serial_inst|UART_inst|Add0~14_combout  & (((!\serial_inst|UART_inst|Equal1~0_combout ) # (!\serial_inst|UART_inst|rx_timer [8])) # (!\serial_inst|UART_inst|Equal1~1_combout )))

	.dataa(\serial_inst|UART_inst|Equal1~1_combout ),
	.datab(\serial_inst|UART_inst|Add0~14_combout ),
	.datac(\serial_inst|UART_inst|rx_timer [8]),
	.datad(\serial_inst|UART_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_timer~5_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer~5 .lut_mask = 16'h4CCC;
defparam \serial_inst|UART_inst|rx_timer~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N2
cycloneive_lcell_comb \serial_inst|UART_inst|rx_timer[7]~feeder (
// Equation(s):
// \serial_inst|UART_inst|rx_timer[7]~feeder_combout  = \serial_inst|UART_inst|rx_timer~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_timer~5_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_timer[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[7]~feeder .lut_mask = 16'hFF00;
defparam \serial_inst|UART_inst|rx_timer[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N3
dffeas \serial_inst|UART_inst|rx_timer[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_timer[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(!\serial_inst|UART_inst|rx_active~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[7] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N26
cycloneive_lcell_comb \serial_inst|UART_inst|Equal1~1 (
// Equation(s):
// \serial_inst|UART_inst|Equal1~1_combout  = (\serial_inst|UART_inst|rx_timer [7] & (!\serial_inst|UART_inst|rx_timer [6] & (\serial_inst|UART_inst|rx_timer [5] & \serial_inst|UART_inst|rx_timer [4])))

	.dataa(\serial_inst|UART_inst|rx_timer [7]),
	.datab(\serial_inst|UART_inst|rx_timer [6]),
	.datac(\serial_inst|UART_inst|rx_timer [5]),
	.datad(\serial_inst|UART_inst|rx_timer [4]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Equal1~1 .lut_mask = 16'h2000;
defparam \serial_inst|UART_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N28
cycloneive_lcell_comb \serial_inst|UART_inst|rx_ready~1 (
// Equation(s):
// \serial_inst|UART_inst|rx_ready~1_combout  = (!\rst~q  & \serial_inst|UART_inst|rx_active~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|rx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_ready~1 .lut_mask = 16'h0F00;
defparam \serial_inst|UART_inst|rx_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N18
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~1 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~1_combout  = ((\serial_inst|UART_inst|Equal1~1_combout  & (\serial_inst|UART_inst|Equal1~0_combout  & \serial_inst|UART_inst|rx_timer [8]))) # (!\serial_inst|UART_inst|rx_ready~1_combout )

	.dataa(\serial_inst|UART_inst|Equal1~1_combout ),
	.datab(\serial_inst|UART_inst|Equal1~0_combout ),
	.datac(\serial_inst|UART_inst|rx_timer [8]),
	.datad(\serial_inst|UART_inst|rx_ready~1_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~1 .lut_mask = 16'h80FF;
defparam \serial_inst|UART_inst|rx_frame~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N25
dffeas \serial_inst|UART_inst|rx_frame[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[3] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N16
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~3 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~3_combout  = (!\rst~q  & (\serial_inst|UART_inst|rx_frame [3] & \serial_inst|UART_inst|rx_active~q ))

	.dataa(\rst~q ),
	.datab(\serial_inst|UART_inst|rx_frame [3]),
	.datac(\serial_inst|UART_inst|rx_active~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~3_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~3 .lut_mask = 16'h4040;
defparam \serial_inst|UART_inst|rx_frame~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N17
dffeas \serial_inst|UART_inst|rx_frame[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[2] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N2
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~2 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~2_combout  = (!\rst~q  & (\serial_inst|UART_inst|rx_frame [2] & \serial_inst|UART_inst|rx_active~q ))

	.dataa(\rst~q ),
	.datab(\serial_inst|UART_inst|rx_frame [2]),
	.datac(\serial_inst|UART_inst|rx_active~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~2 .lut_mask = 16'h4040;
defparam \serial_inst|UART_inst|rx_frame~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N3
dffeas \serial_inst|UART_inst|rx_frame[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[1] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N14
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~0 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~0_combout  = (!\rst~q  & (\serial_inst|UART_inst|rx_frame [1] & \serial_inst|UART_inst|rx_active~q ))

	.dataa(\rst~q ),
	.datab(\serial_inst|UART_inst|rx_frame [1]),
	.datac(\serial_inst|UART_inst|rx_active~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~0 .lut_mask = 16'h4040;
defparam \serial_inst|UART_inst|rx_frame~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N15
dffeas \serial_inst|UART_inst|rx_frame[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[0] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N22
cycloneive_io_ibuf \RXD~input (
	.i(RXD),
	.ibar(gnd),
	.o(\RXD~input_o ));
// synopsys translate_off
defparam \RXD~input .bus_hold = "false";
defparam \RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N18
cycloneive_lcell_comb \serial_inst|UART_inst|rx_s~0 (
// Equation(s):
// \serial_inst|UART_inst|rx_s~0_combout  = !\RXD~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RXD~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_s~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_s~0 .lut_mask = 16'h0F0F;
defparam \serial_inst|UART_inst|rx_s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N19
dffeas \serial_inst|UART_inst|rx_s (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_s~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_s .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_s .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N4
cycloneive_lcell_comb \serial_inst|UART_inst|rx_active~0 (
// Equation(s):
// \serial_inst|UART_inst|rx_active~0_combout  = (\serial_inst|UART_inst|rx_active~q  & (!\serial_inst|UART_inst|rx_frame [0])) # (!\serial_inst|UART_inst|rx_active~q  & ((\serial_inst|UART_inst|rx_s~q )))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|rx_frame [0]),
	.datac(\serial_inst|UART_inst|rx_active~q ),
	.datad(\serial_inst|UART_inst|rx_s~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_active~0 .lut_mask = 16'h3F30;
defparam \serial_inst|UART_inst|rx_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N5
dffeas \serial_inst|UART_inst|rx_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_active~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_active .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N30
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~10 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~10_combout  = (!\rst~q  & (\serial_inst|UART_inst|rx_active~q  & \serial_inst|UART_inst|rx_s~q ))

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|rx_active~q ),
	.datad(\serial_inst|UART_inst|rx_s~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~10_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~10 .lut_mask = 16'h5000;
defparam \serial_inst|UART_inst|rx_frame~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N31
dffeas \serial_inst|UART_inst|rx_frame[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [9]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[9] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N6
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~5 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~5_combout  = (!\rst~q  & (\serial_inst|UART_inst|rx_active~q  & \serial_inst|UART_inst|rx_frame [9]))

	.dataa(\rst~q ),
	.datab(\serial_inst|UART_inst|rx_active~q ),
	.datac(\serial_inst|UART_inst|rx_frame [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~5_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~5 .lut_mask = 16'h4040;
defparam \serial_inst|UART_inst|rx_frame~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N7
dffeas \serial_inst|UART_inst|rx_frame[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [8]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[8] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N22
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~8 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~8_combout  = (!\rst~q  & (\serial_inst|UART_inst|rx_active~q  & \serial_inst|UART_inst|rx_frame [8]))

	.dataa(\rst~q ),
	.datab(\serial_inst|UART_inst|rx_active~q ),
	.datac(\serial_inst|UART_inst|rx_frame [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~8_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~8 .lut_mask = 16'h4040;
defparam \serial_inst|UART_inst|rx_frame~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N23
dffeas \serial_inst|UART_inst|rx_frame[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[7] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N26
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~9 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~9_combout  = (!\rst~q  & (\serial_inst|UART_inst|rx_active~q  & \serial_inst|UART_inst|rx_frame [7]))

	.dataa(\rst~q ),
	.datab(\serial_inst|UART_inst|rx_active~q ),
	.datac(\serial_inst|UART_inst|rx_frame [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~9_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~9 .lut_mask = 16'h4040;
defparam \serial_inst|UART_inst|rx_frame~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N27
dffeas \serial_inst|UART_inst|rx_frame[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[6] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N28
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~6 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~6_combout  = (!\rst~q  & (\serial_inst|UART_inst|rx_active~q  & \serial_inst|UART_inst|rx_frame [6]))

	.dataa(\rst~q ),
	.datab(\serial_inst|UART_inst|rx_active~q ),
	.datac(\serial_inst|UART_inst|rx_frame [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~6_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~6 .lut_mask = 16'h4040;
defparam \serial_inst|UART_inst|rx_frame~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N29
dffeas \serial_inst|UART_inst|rx_frame[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[5] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N18
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~7 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~7_combout  = (!\rst~q  & (\serial_inst|UART_inst|rx_frame [5] & \serial_inst|UART_inst|rx_active~q ))

	.dataa(\rst~q ),
	.datab(\serial_inst|UART_inst|rx_frame [5]),
	.datac(\serial_inst|UART_inst|rx_active~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~7_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~7 .lut_mask = 16'h4040;
defparam \serial_inst|UART_inst|rx_frame~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N19
dffeas \serial_inst|UART_inst|rx_frame[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[4] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N20
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data~6 (
// Equation(s):
// \serial_inst|UART_inst|rx_data~6_combout  = (!\rst~q  & !\serial_inst|UART_inst|rx_frame [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|rx_frame [4]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data~6 .lut_mask = 16'h000F;
defparam \serial_inst|UART_inst|rx_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N20
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data~1 (
// Equation(s):
// \serial_inst|UART_inst|rx_data~1_combout  = (\rst~q ) # ((\serial_inst|UART_inst|rx_active~q  & \serial_inst|UART_inst|rx_frame [0]))

	.dataa(\rst~q ),
	.datab(\serial_inst|UART_inst|rx_active~q ),
	.datac(\serial_inst|UART_inst|rx_frame [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data~1 .lut_mask = 16'hEAEA;
defparam \serial_inst|UART_inst|rx_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N21
dffeas \serial_inst|UART_inst|rx_data[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_data~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[3] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N4
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~19feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~19feeder_combout  = \serial_inst|UART_inst|rx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|rx_data [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~19feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~19feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|rx_queue|queue_mem~19feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N10
cycloneive_lcell_comb \serial_inst|UART_inst|rx_ready~0 (
// Equation(s):
// \serial_inst|UART_inst|rx_ready~0_combout  = (!\rst~q  & (\serial_inst|UART_inst|rx_active~q  & \serial_inst|UART_inst|rx_frame [0]))

	.dataa(\rst~q ),
	.datab(\serial_inst|UART_inst|rx_active~q ),
	.datac(\serial_inst|UART_inst|rx_frame [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_ready~0 .lut_mask = 16'h4040;
defparam \serial_inst|UART_inst|rx_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N11
dffeas \serial_inst|UART_inst|rx_ready (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_ready .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N2
cycloneive_lcell_comb \serial_inst|rx_queue|Add0~1 (
// Equation(s):
// \serial_inst|rx_queue|Add0~1_combout  = \serial_inst|UART_inst|rx_ready~q  $ (\serial_inst|rx_queue|write_addr [0])

	.dataa(\serial_inst|UART_inst|rx_ready~q ),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|write_addr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|Add0~1 .lut_mask = 16'h5A5A;
defparam \serial_inst|rx_queue|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N3
dffeas \serial_inst|rx_queue|write_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|write_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|write_addr[0] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|write_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N10
cycloneive_lcell_comb \serial_inst|rx_queue|Add0~0 (
// Equation(s):
// \serial_inst|rx_queue|Add0~0_combout  = \serial_inst|rx_queue|write_addr [1] $ (((\serial_inst|UART_inst|rx_ready~q  & \serial_inst|rx_queue|write_addr [0])))

	.dataa(\serial_inst|UART_inst|rx_ready~q ),
	.datab(\serial_inst|rx_queue|write_addr [0]),
	.datac(\serial_inst|rx_queue|write_addr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|Add0~0 .lut_mask = 16'h7878;
defparam \serial_inst|rx_queue|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N11
dffeas \serial_inst|rx_queue|write_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|write_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|write_addr[1] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|write_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N22
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~106 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~106_combout  = (\serial_inst|UART_inst|rx_ready~q  & (!\rst~q  & !\serial_inst|rx_queue|write_addr [0]))

	.dataa(\serial_inst|UART_inst|rx_ready~q ),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\serial_inst|rx_queue|write_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~106_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~106 .lut_mask = 16'h000A;
defparam \serial_inst|rx_queue|queue_mem~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N12
cycloneive_lcell_comb \serial_inst|rx_queue|Add0~2 (
// Equation(s):
// \serial_inst|rx_queue|Add0~2_combout  = \serial_inst|rx_queue|write_addr [2] $ (((\serial_inst|UART_inst|rx_ready~q  & (\serial_inst|rx_queue|write_addr [0] & \serial_inst|rx_queue|write_addr [1]))))

	.dataa(\serial_inst|UART_inst|rx_ready~q ),
	.datab(\serial_inst|rx_queue|write_addr [0]),
	.datac(\serial_inst|rx_queue|write_addr [2]),
	.datad(\serial_inst|rx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|Add0~2 .lut_mask = 16'h78F0;
defparam \serial_inst|rx_queue|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N13
dffeas \serial_inst|rx_queue|write_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|write_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|write_addr[2] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|write_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N20
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~110 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~110_combout  = (\serial_inst|rx_queue|write_addr [1] & (\serial_inst|rx_queue|queue_mem~106_combout  & !\serial_inst|rx_queue|write_addr [2]))

	.dataa(\serial_inst|rx_queue|write_addr [1]),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|queue_mem~106_combout ),
	.datad(\serial_inst|rx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~110_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~110 .lut_mask = 16'h00A0;
defparam \serial_inst|rx_queue|queue_mem~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N5
dffeas \serial_inst|rx_queue|queue_mem~19 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~19feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~19 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N14
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~104 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~104_combout  = (\serial_inst|UART_inst|rx_ready~q  & (!\rst~q  & \serial_inst|rx_queue|write_addr [0]))

	.dataa(\serial_inst|UART_inst|rx_ready~q ),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\serial_inst|rx_queue|write_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~104_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~104 .lut_mask = 16'h0A00;
defparam \serial_inst|rx_queue|queue_mem~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N6
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~113 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~113_combout  = (\serial_inst|rx_queue|write_addr [1] & (\serial_inst|rx_queue|queue_mem~104_combout  & !\serial_inst|rx_queue|write_addr [2]))

	.dataa(\serial_inst|rx_queue|write_addr [1]),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|queue_mem~104_combout ),
	.datad(\serial_inst|rx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~113_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~113 .lut_mask = 16'h00A0;
defparam \serial_inst|rx_queue|queue_mem~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N29
dffeas \serial_inst|rx_queue|queue_mem~27 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~27 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N28
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~112 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~112_combout  = (!\serial_inst|rx_queue|write_addr [1] & (\serial_inst|rx_queue|queue_mem~106_combout  & !\serial_inst|rx_queue|write_addr [2]))

	.dataa(\serial_inst|rx_queue|write_addr [1]),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|queue_mem~106_combout ),
	.datad(\serial_inst|rx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~112_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~112 .lut_mask = 16'h0050;
defparam \serial_inst|rx_queue|queue_mem~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N5
dffeas \serial_inst|rx_queue|queue_mem~3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~3 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N24
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~111 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~111_combout  = (!\serial_inst|rx_queue|write_addr [1] & (\serial_inst|rx_queue|queue_mem~104_combout  & !\serial_inst|rx_queue|write_addr [2]))

	.dataa(\serial_inst|rx_queue|write_addr [1]),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|queue_mem~104_combout ),
	.datad(\serial_inst|rx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~111_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~111 .lut_mask = 16'h0050;
defparam \serial_inst|rx_queue|queue_mem~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N25
dffeas \serial_inst|rx_queue|queue_mem~11 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~11 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N4
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~91 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~91_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1]) # ((\serial_inst|rx_queue|queue_mem~11_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (!\serial_inst|rx_queue|read_addr [1] & 
// (\serial_inst|rx_queue|queue_mem~3_q )))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|read_addr [1]),
	.datac(\serial_inst|rx_queue|queue_mem~3_q ),
	.datad(\serial_inst|rx_queue|queue_mem~11_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~91_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~91 .lut_mask = 16'hBA98;
defparam \serial_inst|rx_queue|queue_mem~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N28
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~92 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~92_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~91_combout  & ((\serial_inst|rx_queue|queue_mem~27_q ))) # (!\serial_inst|rx_queue|queue_mem~91_combout  & 
// (\serial_inst|rx_queue|queue_mem~19_q )))) # (!\serial_inst|rx_queue|read_addr [1] & (((\serial_inst|rx_queue|queue_mem~91_combout ))))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|queue_mem~19_q ),
	.datac(\serial_inst|rx_queue|queue_mem~27_q ),
	.datad(\serial_inst|rx_queue|queue_mem~91_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~92_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~92 .lut_mask = 16'hF588;
defparam \serial_inst|rx_queue|queue_mem~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N6
cycloneive_lcell_comb \serial_inst|rx_queue|read_addr~2 (
// Equation(s):
// \serial_inst|rx_queue|read_addr~2_combout  = \serial_inst|rx_queue|read_addr [2] $ (((\serial_inst|rx_queue|read_addr [0] & (\serial_inst|rx_queue|read_addr [1] & \serial_inst|data_read~combout ))))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|read_addr [1]),
	.datac(\serial_inst|rx_queue|read_addr [2]),
	.datad(\serial_inst|data_read~combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|read_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|read_addr~2 .lut_mask = 16'h78F0;
defparam \serial_inst|rx_queue|read_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N7
dffeas \serial_inst|rx_queue|read_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|read_addr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|read_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|read_addr[2] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|read_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N8
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~105 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~105_combout  = (!\serial_inst|rx_queue|write_addr [1] & (\serial_inst|rx_queue|queue_mem~104_combout  & \serial_inst|rx_queue|write_addr [2]))

	.dataa(\serial_inst|rx_queue|write_addr [1]),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|queue_mem~104_combout ),
	.datad(\serial_inst|rx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~105_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~105 .lut_mask = 16'h5000;
defparam \serial_inst|rx_queue|queue_mem~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N7
dffeas \serial_inst|rx_queue|queue_mem~43 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~43 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N26
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~109 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~109_combout  = (\serial_inst|rx_queue|write_addr [1] & (\serial_inst|rx_queue|queue_mem~104_combout  & \serial_inst|rx_queue|write_addr [2]))

	.dataa(\serial_inst|rx_queue|write_addr [1]),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|queue_mem~104_combout ),
	.datad(\serial_inst|rx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~109_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~109 .lut_mask = 16'hA000;
defparam \serial_inst|rx_queue|queue_mem~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N29
dffeas \serial_inst|rx_queue|queue_mem~59 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~59 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N4
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~107 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~107_combout  = (\serial_inst|rx_queue|write_addr [1] & (\serial_inst|rx_queue|queue_mem~106_combout  & \serial_inst|rx_queue|write_addr [2]))

	.dataa(\serial_inst|rx_queue|write_addr [1]),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|queue_mem~106_combout ),
	.datad(\serial_inst|rx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~107_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~107 .lut_mask = 16'hA000;
defparam \serial_inst|rx_queue|queue_mem~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N9
dffeas \serial_inst|rx_queue|queue_mem~51 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~51 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N30
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~108 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~108_combout  = (!\serial_inst|rx_queue|write_addr [1] & (\serial_inst|rx_queue|queue_mem~106_combout  & \serial_inst|rx_queue|write_addr [2]))

	.dataa(\serial_inst|rx_queue|write_addr [1]),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|queue_mem~106_combout ),
	.datad(\serial_inst|rx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~108_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~108 .lut_mask = 16'h5000;
defparam \serial_inst|rx_queue|queue_mem~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N23
dffeas \serial_inst|rx_queue|queue_mem~35 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~35 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N22
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~89 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~89_combout  = (\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|read_addr [1])))) # (!\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1] & (\serial_inst|rx_queue|queue_mem~51_q )) # 
// (!\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~35_q )))))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|queue_mem~51_q ),
	.datac(\serial_inst|rx_queue|queue_mem~35_q ),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~89_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~89 .lut_mask = 16'hEE50;
defparam \serial_inst|rx_queue|queue_mem~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N28
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~90 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~90_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~89_combout  & ((\serial_inst|rx_queue|queue_mem~59_q ))) # (!\serial_inst|rx_queue|queue_mem~89_combout  & 
// (\serial_inst|rx_queue|queue_mem~43_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|queue_mem~89_combout ))))

	.dataa(\serial_inst|rx_queue|queue_mem~43_q ),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~59_q ),
	.datad(\serial_inst|rx_queue|queue_mem~89_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~90_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~90 .lut_mask = 16'hF388;
defparam \serial_inst|rx_queue|queue_mem~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N16
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~93 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~93_combout  = (\serial_inst|rx_queue|read_addr [2] & ((\serial_inst|rx_queue|queue_mem~90_combout ))) # (!\serial_inst|rx_queue|read_addr [2] & (\serial_inst|rx_queue|queue_mem~92_combout ))

	.dataa(\serial_inst|rx_queue|queue_mem~92_combout ),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|read_addr [2]),
	.datad(\serial_inst|rx_queue|queue_mem~90_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~93_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~93 .lut_mask = 16'hFA0A;
defparam \serial_inst|rx_queue|queue_mem~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N17
dffeas \serial_inst|rx_queue|dout[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|dout[3] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N0
cycloneive_lcell_comb \serial_inst|rx_queue|empty~0 (
// Equation(s):
// \serial_inst|rx_queue|empty~0_combout  = (\serial_inst|rx_queue|write_addr [1] & (\serial_inst|rx_queue|read_addr [1] & (\serial_inst|rx_queue|write_addr [0] $ (!\serial_inst|rx_queue|read_addr [0])))) # (!\serial_inst|rx_queue|write_addr [1] & 
// (!\serial_inst|rx_queue|read_addr [1] & (\serial_inst|rx_queue|write_addr [0] $ (!\serial_inst|rx_queue|read_addr [0]))))

	.dataa(\serial_inst|rx_queue|write_addr [1]),
	.datab(\serial_inst|rx_queue|write_addr [0]),
	.datac(\serial_inst|rx_queue|read_addr [0]),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|empty~0 .lut_mask = 16'h8241;
defparam \serial_inst|rx_queue|empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N30
cycloneive_lcell_comb \serial_inst|rx_queue|empty~1 (
// Equation(s):
// \serial_inst|rx_queue|empty~1_combout  = (\serial_inst|rx_queue|empty~0_combout  & (\serial_inst|rx_queue|read_addr [2] $ (!\serial_inst|rx_queue|write_addr [2])))

	.dataa(\serial_inst|rx_queue|read_addr [2]),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|empty~0_combout ),
	.datad(\serial_inst|rx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|empty~1 .lut_mask = 16'hA050;
defparam \serial_inst|rx_queue|empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N1
dffeas \serial_inst|rx_queue|prev_push (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_ready~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|prev_push~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|prev_push .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|prev_push .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N0
cycloneive_lcell_comb \serial_inst|rx_queue|prev_pop~feeder (
// Equation(s):
// \serial_inst|rx_queue|prev_pop~feeder_combout  = \serial_inst|data_read~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|data_read~combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|prev_pop~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|prev_pop~feeder .lut_mask = 16'hFF00;
defparam \serial_inst|rx_queue|prev_pop~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N1
dffeas \serial_inst|rx_queue|prev_pop (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|prev_pop~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|prev_pop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|prev_pop .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|prev_pop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
cycloneive_lcell_comb \serial_inst|rx_queue|empty~2 (
// Equation(s):
// \serial_inst|rx_queue|empty~2_combout  = (!\serial_inst|rx_queue|prev_push~q  & \serial_inst|rx_queue|prev_pop~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|prev_push~q ),
	.datad(\serial_inst|rx_queue|prev_pop~q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|empty~2 .lut_mask = 16'h0F00;
defparam \serial_inst|rx_queue|empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N14
cycloneive_lcell_comb \serial_inst|rx_queue|empty~3 (
// Equation(s):
// \serial_inst|rx_queue|empty~3_combout  = (!\rst~q  & (((\serial_inst|rx_queue|empty~q  & !\serial_inst|rx_queue|empty~2_combout )) # (!\serial_inst|rx_queue|empty~1_combout )))

	.dataa(\serial_inst|rx_queue|empty~1_combout ),
	.datab(\rst~q ),
	.datac(\serial_inst|rx_queue|empty~q ),
	.datad(\serial_inst|rx_queue|empty~2_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|empty~3_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|empty~3 .lut_mask = 16'h1131;
defparam \serial_inst|rx_queue|empty~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N15
dffeas \serial_inst|rx_queue|empty (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|empty~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|empty .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N10
cycloneive_lcell_comb \serial_inst|to_CPU~5 (
// Equation(s):
// \serial_inst|to_CPU~5_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\serial_inst|rx_queue|empty~q ))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\serial_inst|rx_queue|dout [3]))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|dout [3]),
	.datad(\serial_inst|rx_queue|empty~q ),
	.cin(gnd),
	.combout(\serial_inst|to_CPU~5_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|to_CPU~5 .lut_mask = 16'hFA50;
defparam \serial_inst|to_CPU~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N11
dffeas \serial_inst|to_CPU[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|to_CPU~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|to_CPU [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|to_CPU[3] .is_wysiwyg = "true";
defparam \serial_inst|to_CPU[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N22
cycloneive_lcell_comb \to_CPU_left[3]~16 (
// Equation(s):
// \to_CPU_left[3]~16_combout  = (\prev_serial_en~q  & ((\serial_inst|to_CPU [3]) # ((\timer_inst|to_cpu [3] & \prev_timer_en~q )))) # (!\prev_serial_en~q  & (\timer_inst|to_cpu [3] & (\prev_timer_en~q )))

	.dataa(\prev_serial_en~q ),
	.datab(\timer_inst|to_cpu [3]),
	.datac(\prev_timer_en~q ),
	.datad(\serial_inst|to_CPU [3]),
	.cin(gnd),
	.combout(\to_CPU_left[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[3]~16 .lut_mask = 16'hEAC0;
defparam \to_CPU_left[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneive_lcell_comb \WideAnd1~0 (
// Equation(s):
// \WideAnd1~0_combout  = (\CPU_inst|reg_file0|ivl_reg [0] & (\CPU_inst|reg_file0|ivl_reg [1] & (\CPU_inst|reg_file0|ivl_reg [2] & \CPU_inst|reg_file0|ivl_reg [3])))

	.dataa(\CPU_inst|reg_file0|ivl_reg [0]),
	.datab(\CPU_inst|reg_file0|ivl_reg [1]),
	.datac(\CPU_inst|reg_file0|ivl_reg [2]),
	.datad(\CPU_inst|reg_file0|ivl_reg [3]),
	.cin(gnd),
	.combout(\WideAnd1~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideAnd1~0 .lut_mask = 16'h8000;
defparam \WideAnd1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
cycloneive_lcell_comb \WideAnd1~3 (
// Equation(s):
// \WideAnd1~3_combout  = (\CPU_inst|reg_file0|ivr_reg [2] & (\CPU_inst|reg_file0|ivr_reg [5] & \CPU_inst|reg_file0|ivr_reg [3]))

	.dataa(gnd),
	.datab(\CPU_inst|reg_file0|ivr_reg [2]),
	.datac(\CPU_inst|reg_file0|ivr_reg [5]),
	.datad(\CPU_inst|reg_file0|ivr_reg [3]),
	.cin(gnd),
	.combout(\WideAnd1~3_combout ),
	.cout());
// synopsys translate_off
defparam \WideAnd1~3 .lut_mask = 16'hC000;
defparam \WideAnd1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneive_lcell_comb \WideAnd1~2 (
// Equation(s):
// \WideAnd1~2_combout  = (\CPU_inst|reg_file0|ivr_reg [6] & \CPU_inst|reg_file0|ivr_reg [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|reg_file0|ivr_reg [6]),
	.datad(\CPU_inst|reg_file0|ivr_reg [7]),
	.cin(gnd),
	.combout(\WideAnd1~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideAnd1~2 .lut_mask = 16'hF000;
defparam \WideAnd1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
cycloneive_lcell_comb \WideAnd1~4 (
// Equation(s):
// \WideAnd1~4_combout  = (\WideAnd1~1_combout  & (\WideAnd1~0_combout  & (\WideAnd1~3_combout  & \WideAnd1~2_combout )))

	.dataa(\WideAnd1~1_combout ),
	.datab(\WideAnd1~0_combout ),
	.datac(\WideAnd1~3_combout ),
	.datad(\WideAnd1~2_combout ),
	.cin(gnd),
	.combout(\WideAnd1~4_combout ),
	.cout());
// synopsys translate_off
defparam \WideAnd1~4 .lut_mask = 16'h8000;
defparam \WideAnd1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
cycloneive_lcell_comb intcon_en(
// Equation(s):
// \intcon_en~combout  = (!\CPU_inst|reg_file0|ivr_reg [4] & (\CPU_inst|reg_file0|ivr_reg [1] & \WideAnd1~4_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|reg_file0|ivr_reg [4]),
	.datac(\CPU_inst|reg_file0|ivr_reg [1]),
	.datad(\WideAnd1~4_combout ),
	.cin(gnd),
	.combout(\intcon_en~combout ),
	.cout());
// synopsys translate_off
defparam intcon_en.lut_mask = 16'h3000;
defparam intcon_en.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
cycloneive_lcell_comb \prev_intcon_en~feeder (
// Equation(s):
// \prev_intcon_en~feeder_combout  = \intcon_en~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\intcon_en~combout ),
	.cin(gnd),
	.combout(\prev_intcon_en~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prev_intcon_en~feeder .lut_mask = 16'hFF00;
defparam \prev_intcon_en~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N21
dffeas prev_intcon_en(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\prev_intcon_en~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prev_intcon_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam prev_intcon_en.is_wysiwyg = "true";
defparam prev_intcon_en.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cycloneive_lcell_comb \intcon_inst|control~7 (
// Equation(s):
// \intcon_inst|control~7_combout  = (!\rst~q  & \CPU_inst|shift_merge0|LBD_reg [3])

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\intcon_inst|control~7_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|control~7 .lut_mask = 16'h5050;
defparam \intcon_inst|control~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
cycloneive_lcell_comb \intcon_inst|control~1 (
// Equation(s):
// \intcon_inst|control~1_combout  = (\rst~q ) # ((\IO_wren~combout  & (\CPU_inst|reg_file0|ivr_reg [0] & \intcon_en~combout )))

	.dataa(\rst~q ),
	.datab(\IO_wren~combout ),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\intcon_en~combout ),
	.cin(gnd),
	.combout(\intcon_inst|control~1_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|control~1 .lut_mask = 16'hEAAA;
defparam \intcon_inst|control~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N21
dffeas \intcon_inst|control[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|control~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|control~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|control [3]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|control[3] .is_wysiwyg = "true";
defparam \intcon_inst|control[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
cycloneive_lcell_comb \intcon_inst|control~8 (
// Equation(s):
// \intcon_inst|control~8_combout  = (!\rst~q  & \CPU_inst|shift_merge0|LBD_reg [0])

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [0]),
	.cin(gnd),
	.combout(\intcon_inst|control~8_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|control~8 .lut_mask = 16'h5500;
defparam \intcon_inst|control~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N5
dffeas \intcon_inst|control[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|control~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|control~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|control [0]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|control[0] .is_wysiwyg = "true";
defparam \intcon_inst|control[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
cycloneive_lcell_comb \intcon_inst|prev_in~6 (
// Equation(s):
// \intcon_inst|prev_in~6_combout  = (\serial_inst|UART_inst|rx_ready~q  & ((\intcon_inst|control [0]) # (\intcon_inst|prev_in [3])))

	.dataa(\serial_inst|UART_inst|rx_ready~q ),
	.datab(\intcon_inst|control [0]),
	.datac(\intcon_inst|prev_in [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\intcon_inst|prev_in~6_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|prev_in~6 .lut_mask = 16'hA8A8;
defparam \intcon_inst|prev_in~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N25
dffeas \intcon_inst|prev_in[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|prev_in~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|prev_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|prev_in[3] .is_wysiwyg = "true";
defparam \intcon_inst|prev_in[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cycloneive_lcell_comb \intcon_inst|status~13 (
// Equation(s):
// \intcon_inst|status~13_combout  = (\intcon_inst|status [3]) # ((\serial_inst|UART_inst|rx_ready~q  & (\intcon_inst|control [0] & !\intcon_inst|prev_in [3])))

	.dataa(\serial_inst|UART_inst|rx_ready~q ),
	.datab(\intcon_inst|status [3]),
	.datac(\intcon_inst|control [0]),
	.datad(\intcon_inst|prev_in [3]),
	.cin(gnd),
	.combout(\intcon_inst|status~13_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~13 .lut_mask = 16'hCCEC;
defparam \intcon_inst|status~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneive_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = (!\CPU_inst|reg_file0|ivr_reg [0] & (!\CPU_inst|n_LB_w6~q  & \CPU_inst|WC6~q ))

	.dataa(gnd),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\CPU_inst|n_LB_w6~q ),
	.datad(\CPU_inst|WC6~q ),
	.cin(gnd),
	.combout(\always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \always1~0 .lut_mask = 16'h0300;
defparam \always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
cycloneive_lcell_comb \intcon_inst|status~14 (
// Equation(s):
// \intcon_inst|status~14_combout  = (\intcon_en~combout  & ((\always1~0_combout  & ((\CPU_inst|shift_merge0|LBD_reg [3]))) # (!\always1~0_combout  & (\intcon_inst|status~13_combout )))) # (!\intcon_en~combout  & (\intcon_inst|status~13_combout ))

	.dataa(\intcon_en~combout ),
	.datab(\intcon_inst|status~13_combout ),
	.datac(\CPU_inst|shift_merge0|LBD_reg [3]),
	.datad(\always1~0_combout ),
	.cin(gnd),
	.combout(\intcon_inst|status~14_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~14 .lut_mask = 16'hE4CC;
defparam \intcon_inst|status~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N19
dffeas \intcon_inst|status[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|status~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|status [3]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|status[3] .is_wysiwyg = "true";
defparam \intcon_inst|status[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneive_lcell_comb \intcon_inst|to_cpu~6 (
// Equation(s):
// \intcon_inst|to_cpu~6_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & (\intcon_inst|control [3])) # (!\CPU_inst|reg_file0|ivr_reg [0] & ((\intcon_inst|status [3])))

	.dataa(gnd),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\intcon_inst|control [3]),
	.datad(\intcon_inst|status [3]),
	.cin(gnd),
	.combout(\intcon_inst|to_cpu~6_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|to_cpu~6 .lut_mask = 16'hF3C0;
defparam \intcon_inst|to_cpu~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneive_lcell_comb \intcon_inst|to_cpu[7]~1 (
// Equation(s):
// \intcon_inst|to_cpu[7]~1_combout  = (!\rst~q  & (\WideAnd1~4_combout  & (\CPU_inst|reg_file0|ivr_reg [1] & !\CPU_inst|reg_file0|ivr_reg [4])))

	.dataa(\rst~q ),
	.datab(\WideAnd1~4_combout ),
	.datac(\CPU_inst|reg_file0|ivr_reg [1]),
	.datad(\CPU_inst|reg_file0|ivr_reg [4]),
	.cin(gnd),
	.combout(\intcon_inst|to_cpu[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|to_cpu[7]~1 .lut_mask = 16'h0040;
defparam \intcon_inst|to_cpu[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N23
dffeas \intcon_inst|to_cpu[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|to_cpu~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|to_cpu[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|to_cpu [3]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|to_cpu[3] .is_wysiwyg = "true";
defparam \intcon_inst|to_cpu[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneive_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (!\CPU_inst|reg_file0|ivl_reg [4] & (!\CPU_inst|reg_file0|ivl_reg [6] & (!\CPU_inst|reg_file0|ivl_reg [7] & !\CPU_inst|reg_file0|ivl_reg [5])))

	.dataa(\CPU_inst|reg_file0|ivl_reg [4]),
	.datab(\CPU_inst|reg_file0|ivl_reg [6]),
	.datac(\CPU_inst|reg_file0|ivl_reg [7]),
	.datad(\CPU_inst|reg_file0|ivl_reg [5]),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = 16'h0001;
defparam \WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N9
dffeas prev_VGA_en(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prev_VGA_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam prev_VGA_en.is_wysiwyg = "true";
defparam prev_VGA_en.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
cycloneive_lcell_comb \keyboard_en~0 (
// Equation(s):
// \keyboard_en~0_combout  = (!\CPU_inst|reg_file0|ivr_reg [1] & \CPU_inst|reg_file0|ivr_reg [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|reg_file0|ivr_reg [1]),
	.datad(\CPU_inst|reg_file0|ivr_reg [2]),
	.cin(gnd),
	.combout(\keyboard_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_en~0 .lut_mask = 16'h0F00;
defparam \keyboard_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N26
cycloneive_lcell_comb keyboard_en(
// Equation(s):
// \keyboard_en~combout  = (\WideAnd1~5_combout  & (!\CPU_inst|reg_file0|ivr_reg [3] & (\CPU_inst|reg_file0|ivr_reg [4] & \keyboard_en~0_combout )))

	.dataa(\WideAnd1~5_combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [3]),
	.datac(\CPU_inst|reg_file0|ivr_reg [4]),
	.datad(\keyboard_en~0_combout ),
	.cin(gnd),
	.combout(\keyboard_en~combout ),
	.cout());
// synopsys translate_off
defparam keyboard_en.lut_mask = 16'h2000;
defparam keyboard_en.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \prev_keyboard_en~feeder (
// Equation(s):
// \prev_keyboard_en~feeder_combout  = \keyboard_en~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard_en~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prev_keyboard_en~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prev_keyboard_en~feeder .lut_mask = 16'hF0F0;
defparam \prev_keyboard_en~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N31
dffeas prev_keyboard_en(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\prev_keyboard_en~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prev_keyboard_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam prev_keyboard_en.is_wysiwyg = "true";
defparam prev_keyboard_en.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N8
cycloneive_io_ibuf \ps2_data_d~input (
	.i(ps2_data_d),
	.ibar(gnd),
	.o(\ps2_data_d~input_o ));
// synopsys translate_off
defparam \ps2_data_d~input .bus_hold = "false";
defparam \ps2_data_d~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y18_N13
dffeas \keyboard_inst|ps2_host_inst|ps2_data_s (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ps2_data_d~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|ps2_data_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|ps2_data_s .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|ps2_data_s .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N1
cycloneive_io_ibuf \ps2_clk_d~input (
	.i(ps2_clk_d),
	.ibar(gnd),
	.o(\ps2_clk_d~input_o ));
// synopsys translate_off
defparam \ps2_clk_d~input .bus_hold = "false";
defparam \ps2_clk_d~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|ps2_clk_s~feeder (
// Equation(s):
// \keyboard_inst|ps2_host_inst|ps2_clk_s~feeder_combout  = \ps2_clk_d~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ps2_clk_d~input_o ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|ps2_clk_s~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|ps2_clk_s~feeder .lut_mask = 16'hFF00;
defparam \keyboard_inst|ps2_host_inst|ps2_clk_s~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N29
dffeas \keyboard_inst|ps2_host_inst|ps2_clk_s (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|ps2_clk_s~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|ps2_clk_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|ps2_clk_s .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|ps2_clk_s .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneive_lcell_comb \keyboard_inst|data_write (
// Equation(s):
// \keyboard_inst|data_write~combout  = (\keyboard_en~combout  & (!\CPU_inst|reg_file0|ivr_reg [0] & (\CPU_inst|WC6~q  & !\CPU_inst|n_LB_w6~q )))

	.dataa(\keyboard_en~combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\CPU_inst|WC6~q ),
	.datad(\CPU_inst|n_LB_w6~q ),
	.cin(gnd),
	.combout(\keyboard_inst|data_write~combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|data_write .lut_mask = 16'h0020;
defparam \keyboard_inst|data_write .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \keyboard_inst|tx_queue|prev_push~feeder (
// Equation(s):
// \keyboard_inst|tx_queue|prev_push~feeder_combout  = \keyboard_inst|data_write~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard_inst|data_write~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|prev_push~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|prev_push~feeder .lut_mask = 16'hF0F0;
defparam \keyboard_inst|tx_queue|prev_push~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N19
dffeas \keyboard_inst|tx_queue|prev_push (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|prev_push~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|prev_push~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|prev_push .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|prev_push .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cycloneive_lcell_comb \keyboard_inst|tx_queue|empty~2 (
// Equation(s):
// \keyboard_inst|tx_queue|empty~2_combout  = (\keyboard_inst|ps2_host_inst|prev_tx_req~q  & !\keyboard_inst|tx_queue|prev_push~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datad(\keyboard_inst|tx_queue|prev_push~q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|empty~2 .lut_mask = 16'h00F0;
defparam \keyboard_inst|tx_queue|empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneive_lcell_comb \keyboard_inst|tx_queue|write_addr~0 (
// Equation(s):
// \keyboard_inst|tx_queue|write_addr~0_combout  = \keyboard_inst|tx_queue|write_addr [0] $ (((\keyboard_en~combout  & (!\CPU_inst|reg_file0|ivr_reg [0] & \IO_wren~combout ))))

	.dataa(\keyboard_en~combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\keyboard_inst|tx_queue|write_addr [0]),
	.datad(\IO_wren~combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|write_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|write_addr~0 .lut_mask = 16'hD2F0;
defparam \keyboard_inst|tx_queue|write_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N7
dffeas \keyboard_inst|tx_queue|write_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|write_addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|write_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|write_addr[0] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|write_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N6
cycloneive_lcell_comb \keyboard_inst|tx_queue|write_addr~1 (
// Equation(s):
// \keyboard_inst|tx_queue|write_addr~1_combout  = \keyboard_inst|tx_queue|write_addr [1] $ (((\always1~0_combout  & (\keyboard_en~combout  & \keyboard_inst|tx_queue|write_addr [0]))))

	.dataa(\always1~0_combout ),
	.datab(\keyboard_en~combout ),
	.datac(\keyboard_inst|tx_queue|write_addr [1]),
	.datad(\keyboard_inst|tx_queue|write_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|write_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|write_addr~1 .lut_mask = 16'h78F0;
defparam \keyboard_inst|tx_queue|write_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N7
dffeas \keyboard_inst|tx_queue|write_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|write_addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|write_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|write_addr[1] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|write_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneive_lcell_comb \keyboard_inst|tx_queue|write_addr~2 (
// Equation(s):
// \keyboard_inst|tx_queue|write_addr~2_combout  = \keyboard_inst|tx_queue|write_addr [2] $ (((\keyboard_inst|tx_queue|write_addr [1] & (\keyboard_inst|data_write~combout  & \keyboard_inst|tx_queue|write_addr [0]))))

	.dataa(\keyboard_inst|tx_queue|write_addr [1]),
	.datab(\keyboard_inst|data_write~combout ),
	.datac(\keyboard_inst|tx_queue|write_addr [2]),
	.datad(\keyboard_inst|tx_queue|write_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|write_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|write_addr~2 .lut_mask = 16'h78F0;
defparam \keyboard_inst|tx_queue|write_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N13
dffeas \keyboard_inst|tx_queue|write_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|write_addr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|write_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|write_addr[2] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|write_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
cycloneive_lcell_comb \keyboard_inst|tx_active~0 (
// Equation(s):
// \keyboard_inst|tx_active~0_combout  = (!\keyboard_inst|ps2_host_inst|tx_ready~q  & ((\keyboard_inst|tx_queue|empty~q ) # (\keyboard_inst|tx_active~q )))

	.dataa(\keyboard_inst|tx_queue|empty~q ),
	.datab(gnd),
	.datac(\keyboard_inst|tx_active~q ),
	.datad(\keyboard_inst|ps2_host_inst|tx_ready~q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_active~0 .lut_mask = 16'h00FA;
defparam \keyboard_inst|tx_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N23
dffeas \keyboard_inst|tx_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_active~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_active .is_wysiwyg = "true";
defparam \keyboard_inst|tx_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneive_lcell_comb \keyboard_inst|tx_queue|read_addr~1 (
// Equation(s):
// \keyboard_inst|tx_queue|read_addr~1_combout  = \keyboard_inst|tx_queue|read_addr [0] $ (((\keyboard_inst|tx_queue|empty~q  & !\keyboard_inst|tx_active~q )))

	.dataa(\keyboard_inst|tx_queue|empty~q ),
	.datab(gnd),
	.datac(\keyboard_inst|tx_queue|read_addr [0]),
	.datad(\keyboard_inst|tx_active~q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|read_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|read_addr~1 .lut_mask = 16'hF05A;
defparam \keyboard_inst|tx_queue|read_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N13
dffeas \keyboard_inst|tx_queue|read_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|read_addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|read_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|read_addr[0] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|read_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneive_lcell_comb \keyboard_inst|tx_queue|read_addr~0 (
// Equation(s):
// \keyboard_inst|tx_queue|read_addr~0_combout  = \keyboard_inst|tx_queue|read_addr [1] $ (((\keyboard_inst|tx_queue|empty~q  & (\keyboard_inst|tx_queue|read_addr [0] & !\keyboard_inst|tx_active~q ))))

	.dataa(\keyboard_inst|tx_queue|empty~q ),
	.datab(\keyboard_inst|tx_queue|read_addr [0]),
	.datac(\keyboard_inst|tx_queue|read_addr [1]),
	.datad(\keyboard_inst|tx_active~q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|read_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|read_addr~0 .lut_mask = 16'hF078;
defparam \keyboard_inst|tx_queue|read_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N7
dffeas \keyboard_inst|tx_queue|read_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|read_addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|read_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|read_addr[1] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|read_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneive_lcell_comb \keyboard_inst|tx_queue|read_addr~2 (
// Equation(s):
// \keyboard_inst|tx_queue|read_addr~2_combout  = \keyboard_inst|tx_queue|read_addr [2] $ (((\keyboard_inst|tx_queue|read_addr [0] & (\keyboard_inst|tx_req~combout  & \keyboard_inst|tx_queue|read_addr [1]))))

	.dataa(\keyboard_inst|tx_queue|read_addr [0]),
	.datab(\keyboard_inst|tx_req~combout ),
	.datac(\keyboard_inst|tx_queue|read_addr [2]),
	.datad(\keyboard_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|read_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|read_addr~2 .lut_mask = 16'h78F0;
defparam \keyboard_inst|tx_queue|read_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N9
dffeas \keyboard_inst|tx_queue|read_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|read_addr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|read_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|read_addr[2] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|read_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
cycloneive_lcell_comb \keyboard_inst|tx_queue|empty~0 (
// Equation(s):
// \keyboard_inst|tx_queue|empty~0_combout  = (\keyboard_inst|tx_queue|write_addr [1] & (\keyboard_inst|tx_queue|read_addr [1] & (\keyboard_inst|tx_queue|read_addr [0] $ (!\keyboard_inst|tx_queue|write_addr [0])))) # (!\keyboard_inst|tx_queue|write_addr [1] 
// & (!\keyboard_inst|tx_queue|read_addr [1] & (\keyboard_inst|tx_queue|read_addr [0] $ (!\keyboard_inst|tx_queue|write_addr [0]))))

	.dataa(\keyboard_inst|tx_queue|write_addr [1]),
	.datab(\keyboard_inst|tx_queue|read_addr [1]),
	.datac(\keyboard_inst|tx_queue|read_addr [0]),
	.datad(\keyboard_inst|tx_queue|write_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|empty~0 .lut_mask = 16'h9009;
defparam \keyboard_inst|tx_queue|empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
cycloneive_lcell_comb \keyboard_inst|tx_queue|empty~1 (
// Equation(s):
// \keyboard_inst|tx_queue|empty~1_combout  = (\keyboard_inst|tx_queue|empty~0_combout  & (\keyboard_inst|tx_queue|write_addr [2] $ (!\keyboard_inst|tx_queue|read_addr [2])))

	.dataa(\keyboard_inst|tx_queue|write_addr [2]),
	.datab(gnd),
	.datac(\keyboard_inst|tx_queue|read_addr [2]),
	.datad(\keyboard_inst|tx_queue|empty~0_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|empty~1 .lut_mask = 16'hA500;
defparam \keyboard_inst|tx_queue|empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \keyboard_inst|tx_queue|empty~3 (
// Equation(s):
// \keyboard_inst|tx_queue|empty~3_combout  = (!\rst~q  & (((!\keyboard_inst|tx_queue|empty~2_combout  & \keyboard_inst|tx_queue|empty~q )) # (!\keyboard_inst|tx_queue|empty~1_combout )))

	.dataa(\keyboard_inst|tx_queue|empty~2_combout ),
	.datab(\rst~q ),
	.datac(\keyboard_inst|tx_queue|empty~q ),
	.datad(\keyboard_inst|tx_queue|empty~1_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|empty~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|empty~3 .lut_mask = 16'h1033;
defparam \keyboard_inst|tx_queue|empty~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N1
dffeas \keyboard_inst|tx_queue|empty (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|empty~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|empty .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cycloneive_lcell_comb \keyboard_inst|tx_req (
// Equation(s):
// \keyboard_inst|tx_req~combout  = (\keyboard_inst|tx_queue|empty~q  & !\keyboard_inst|tx_active~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard_inst|tx_queue|empty~q ),
	.datad(\keyboard_inst|tx_active~q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_req~combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_req .lut_mask = 16'h00F0;
defparam \keyboard_inst|tx_req .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|prev_tx_req~feeder (
// Equation(s):
// \keyboard_inst|ps2_host_inst|prev_tx_req~feeder_combout  = \keyboard_inst|tx_req~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard_inst|tx_req~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|prev_tx_req~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|prev_tx_req~feeder .lut_mask = 16'hF0F0;
defparam \keyboard_inst|ps2_host_inst|prev_tx_req~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N31
dffeas \keyboard_inst|ps2_host_inst|prev_tx_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|prev_tx_req~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|prev_tx_req .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|prev_tx_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N0
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~0 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~0_combout  = \keyboard_inst|ps2_host_inst|timer [0] $ (VCC)
// \keyboard_inst|ps2_host_inst|Add0~1  = CARRY(\keyboard_inst|ps2_host_inst|timer [0])

	.dataa(\keyboard_inst|ps2_host_inst|timer [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Add0~0_combout ),
	.cout(\keyboard_inst|ps2_host_inst|Add0~1 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~0 .lut_mask = 16'h55AA;
defparam \keyboard_inst|ps2_host_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N2
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~2 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~2_combout  = (\keyboard_inst|ps2_host_inst|prev_tx_req~q  & (\keyboard_inst|ps2_host_inst|Add0~0_combout  & (\keyboard_inst|ps2_host_inst|Equal0~3_combout ))) # (!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & 
// ((\keyboard_inst|tx_req~combout ) # ((\keyboard_inst|ps2_host_inst|Add0~0_combout  & \keyboard_inst|ps2_host_inst|Equal0~3_combout ))))

	.dataa(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datab(\keyboard_inst|ps2_host_inst|Add0~0_combout ),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\keyboard_inst|tx_req~combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~2 .lut_mask = 16'hD5C0;
defparam \keyboard_inst|ps2_host_inst|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N3
dffeas \keyboard_inst|ps2_host_inst|timer[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[0] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N2
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~3 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~3_combout  = (\keyboard_inst|ps2_host_inst|timer [1] & (\keyboard_inst|ps2_host_inst|Add0~1  & VCC)) # (!\keyboard_inst|ps2_host_inst|timer [1] & (!\keyboard_inst|ps2_host_inst|Add0~1 ))
// \keyboard_inst|ps2_host_inst|Add0~4  = CARRY((!\keyboard_inst|ps2_host_inst|timer [1] & !\keyboard_inst|ps2_host_inst|Add0~1 ))

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|timer [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|ps2_host_inst|Add0~1 ),
	.combout(\keyboard_inst|ps2_host_inst|Add0~3_combout ),
	.cout(\keyboard_inst|ps2_host_inst|Add0~4 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~3 .lut_mask = 16'hC303;
defparam \keyboard_inst|ps2_host_inst|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N26
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~5 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~5_combout  = (\keyboard_inst|ps2_host_inst|Equal0~3_combout  & ((\keyboard_inst|ps2_host_inst|Add0~3_combout ) # ((!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & \keyboard_inst|tx_req~combout )))) # 
// (!\keyboard_inst|ps2_host_inst|Equal0~3_combout  & (((!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & \keyboard_inst|tx_req~combout ))))

	.dataa(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datab(\keyboard_inst|ps2_host_inst|Add0~3_combout ),
	.datac(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datad(\keyboard_inst|tx_req~combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~5 .lut_mask = 16'h8F88;
defparam \keyboard_inst|ps2_host_inst|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N27
dffeas \keyboard_inst|ps2_host_inst|timer[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|Add0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[1] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N4
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~6 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~6_combout  = (\keyboard_inst|ps2_host_inst|timer [2] & ((GND) # (!\keyboard_inst|ps2_host_inst|Add0~4 ))) # (!\keyboard_inst|ps2_host_inst|timer [2] & (\keyboard_inst|ps2_host_inst|Add0~4  $ (GND)))
// \keyboard_inst|ps2_host_inst|Add0~7  = CARRY((\keyboard_inst|ps2_host_inst|timer [2]) # (!\keyboard_inst|ps2_host_inst|Add0~4 ))

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|timer [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|ps2_host_inst|Add0~4 ),
	.combout(\keyboard_inst|ps2_host_inst|Add0~6_combout ),
	.cout(\keyboard_inst|ps2_host_inst|Add0~7 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~6 .lut_mask = 16'h3CCF;
defparam \keyboard_inst|ps2_host_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N14
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~8 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~8_combout  = (\keyboard_inst|ps2_host_inst|Equal0~3_combout  & ((\keyboard_inst|ps2_host_inst|Add0~6_combout ) # ((!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & \keyboard_inst|tx_req~combout )))) # 
// (!\keyboard_inst|ps2_host_inst|Equal0~3_combout  & (((!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & \keyboard_inst|tx_req~combout ))))

	.dataa(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datab(\keyboard_inst|ps2_host_inst|Add0~6_combout ),
	.datac(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datad(\keyboard_inst|tx_req~combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~8 .lut_mask = 16'h8F88;
defparam \keyboard_inst|ps2_host_inst|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N15
dffeas \keyboard_inst|ps2_host_inst|timer[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[2] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N6
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~9 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~9_combout  = (\keyboard_inst|ps2_host_inst|timer [3] & (\keyboard_inst|ps2_host_inst|Add0~7  & VCC)) # (!\keyboard_inst|ps2_host_inst|timer [3] & (!\keyboard_inst|ps2_host_inst|Add0~7 ))
// \keyboard_inst|ps2_host_inst|Add0~10  = CARRY((!\keyboard_inst|ps2_host_inst|timer [3] & !\keyboard_inst|ps2_host_inst|Add0~7 ))

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|timer [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|ps2_host_inst|Add0~7 ),
	.combout(\keyboard_inst|ps2_host_inst|Add0~9_combout ),
	.cout(\keyboard_inst|ps2_host_inst|Add0~10 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~9 .lut_mask = 16'hC303;
defparam \keyboard_inst|ps2_host_inst|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N28
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~11 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~11_combout  = (\keyboard_inst|ps2_host_inst|Equal0~3_combout  & ((\keyboard_inst|ps2_host_inst|Add0~9_combout ) # ((!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & \keyboard_inst|tx_req~combout )))) # 
// (!\keyboard_inst|ps2_host_inst|Equal0~3_combout  & (!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & (\keyboard_inst|tx_req~combout )))

	.dataa(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datab(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datac(\keyboard_inst|tx_req~combout ),
	.datad(\keyboard_inst|ps2_host_inst|Add0~9_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~11 .lut_mask = 16'hBA30;
defparam \keyboard_inst|ps2_host_inst|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N29
dffeas \keyboard_inst|ps2_host_inst|timer[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|Add0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[3] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N8
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~12 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~12_combout  = (\keyboard_inst|ps2_host_inst|timer [4] & ((GND) # (!\keyboard_inst|ps2_host_inst|Add0~10 ))) # (!\keyboard_inst|ps2_host_inst|timer [4] & (\keyboard_inst|ps2_host_inst|Add0~10  $ (GND)))
// \keyboard_inst|ps2_host_inst|Add0~13  = CARRY((\keyboard_inst|ps2_host_inst|timer [4]) # (!\keyboard_inst|ps2_host_inst|Add0~10 ))

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|timer [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|ps2_host_inst|Add0~10 ),
	.combout(\keyboard_inst|ps2_host_inst|Add0~12_combout ),
	.cout(\keyboard_inst|ps2_host_inst|Add0~13 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~12 .lut_mask = 16'h3CCF;
defparam \keyboard_inst|ps2_host_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N18
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~14 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~14_combout  = (\keyboard_inst|ps2_host_inst|Equal0~3_combout  & ((\keyboard_inst|ps2_host_inst|Add0~12_combout ) # ((!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & \keyboard_inst|tx_req~combout )))) # 
// (!\keyboard_inst|ps2_host_inst|Equal0~3_combout  & (((!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & \keyboard_inst|tx_req~combout ))))

	.dataa(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datab(\keyboard_inst|ps2_host_inst|Add0~12_combout ),
	.datac(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datad(\keyboard_inst|tx_req~combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~14 .lut_mask = 16'h8F88;
defparam \keyboard_inst|ps2_host_inst|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N19
dffeas \keyboard_inst|ps2_host_inst|timer[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[4] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N10
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~15 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~15_combout  = (\keyboard_inst|ps2_host_inst|timer [5] & (\keyboard_inst|ps2_host_inst|Add0~13  & VCC)) # (!\keyboard_inst|ps2_host_inst|timer [5] & (!\keyboard_inst|ps2_host_inst|Add0~13 ))
// \keyboard_inst|ps2_host_inst|Add0~16  = CARRY((!\keyboard_inst|ps2_host_inst|timer [5] & !\keyboard_inst|ps2_host_inst|Add0~13 ))

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|timer [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|ps2_host_inst|Add0~13 ),
	.combout(\keyboard_inst|ps2_host_inst|Add0~15_combout ),
	.cout(\keyboard_inst|ps2_host_inst|Add0~16 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~15 .lut_mask = 16'hC303;
defparam \keyboard_inst|ps2_host_inst|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N16
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~17 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~17_combout  = (\keyboard_inst|ps2_host_inst|Equal0~3_combout  & ((\keyboard_inst|ps2_host_inst|Add0~15_combout ) # ((!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & \keyboard_inst|tx_req~combout )))) # 
// (!\keyboard_inst|ps2_host_inst|Equal0~3_combout  & (((!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & \keyboard_inst|tx_req~combout ))))

	.dataa(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datab(\keyboard_inst|ps2_host_inst|Add0~15_combout ),
	.datac(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datad(\keyboard_inst|tx_req~combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~17 .lut_mask = 16'h8F88;
defparam \keyboard_inst|ps2_host_inst|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N17
dffeas \keyboard_inst|ps2_host_inst|timer[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|Add0~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[5] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N12
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~18 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~18_combout  = (\keyboard_inst|ps2_host_inst|timer [6] & ((GND) # (!\keyboard_inst|ps2_host_inst|Add0~16 ))) # (!\keyboard_inst|ps2_host_inst|timer [6] & (\keyboard_inst|ps2_host_inst|Add0~16  $ (GND)))
// \keyboard_inst|ps2_host_inst|Add0~19  = CARRY((\keyboard_inst|ps2_host_inst|timer [6]) # (!\keyboard_inst|ps2_host_inst|Add0~16 ))

	.dataa(\keyboard_inst|ps2_host_inst|timer [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|ps2_host_inst|Add0~16 ),
	.combout(\keyboard_inst|ps2_host_inst|Add0~18_combout ),
	.cout(\keyboard_inst|ps2_host_inst|Add0~19 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~18 .lut_mask = 16'h5AAF;
defparam \keyboard_inst|ps2_host_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N30
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~20 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~20_combout  = (\keyboard_inst|ps2_host_inst|Equal0~3_combout  & ((\keyboard_inst|ps2_host_inst|Add0~18_combout ) # ((!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & \keyboard_inst|tx_req~combout )))) # 
// (!\keyboard_inst|ps2_host_inst|Equal0~3_combout  & (!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & (\keyboard_inst|tx_req~combout )))

	.dataa(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datab(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datac(\keyboard_inst|tx_req~combout ),
	.datad(\keyboard_inst|ps2_host_inst|Add0~18_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~20 .lut_mask = 16'hBA30;
defparam \keyboard_inst|ps2_host_inst|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N31
dffeas \keyboard_inst|ps2_host_inst|timer[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[6] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N14
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~21 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~21_combout  = (\keyboard_inst|ps2_host_inst|timer [7] & (\keyboard_inst|ps2_host_inst|Add0~19  & VCC)) # (!\keyboard_inst|ps2_host_inst|timer [7] & (!\keyboard_inst|ps2_host_inst|Add0~19 ))
// \keyboard_inst|ps2_host_inst|Add0~22  = CARRY((!\keyboard_inst|ps2_host_inst|timer [7] & !\keyboard_inst|ps2_host_inst|Add0~19 ))

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|timer [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|ps2_host_inst|Add0~19 ),
	.combout(\keyboard_inst|ps2_host_inst|Add0~21_combout ),
	.cout(\keyboard_inst|ps2_host_inst|Add0~22 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~21 .lut_mask = 16'hC303;
defparam \keyboard_inst|ps2_host_inst|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N8
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~23 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~23_combout  = (\keyboard_inst|ps2_host_inst|prev_tx_req~q  & (\keyboard_inst|ps2_host_inst|Add0~21_combout  & (\keyboard_inst|ps2_host_inst|Equal0~3_combout ))) # (!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & 
// ((\keyboard_inst|tx_req~combout ) # ((\keyboard_inst|ps2_host_inst|Add0~21_combout  & \keyboard_inst|ps2_host_inst|Equal0~3_combout ))))

	.dataa(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datab(\keyboard_inst|ps2_host_inst|Add0~21_combout ),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\keyboard_inst|tx_req~combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~23 .lut_mask = 16'hD5C0;
defparam \keyboard_inst|ps2_host_inst|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N9
dffeas \keyboard_inst|ps2_host_inst|timer[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|Add0~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[7] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N16
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~24 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~24_combout  = (\keyboard_inst|ps2_host_inst|timer [8] & ((GND) # (!\keyboard_inst|ps2_host_inst|Add0~22 ))) # (!\keyboard_inst|ps2_host_inst|timer [8] & (\keyboard_inst|ps2_host_inst|Add0~22  $ (GND)))
// \keyboard_inst|ps2_host_inst|Add0~25  = CARRY((\keyboard_inst|ps2_host_inst|timer [8]) # (!\keyboard_inst|ps2_host_inst|Add0~22 ))

	.dataa(\keyboard_inst|ps2_host_inst|timer [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|ps2_host_inst|Add0~22 ),
	.combout(\keyboard_inst|ps2_host_inst|Add0~24_combout ),
	.cout(\keyboard_inst|ps2_host_inst|Add0~25 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~24 .lut_mask = 16'h5AAF;
defparam \keyboard_inst|ps2_host_inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N20
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~26 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~26_combout  = (\keyboard_inst|ps2_host_inst|prev_tx_req~q  & (\keyboard_inst|ps2_host_inst|Add0~24_combout  & (\keyboard_inst|ps2_host_inst|Equal0~3_combout ))) # (!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & 
// ((\keyboard_inst|tx_req~combout ) # ((\keyboard_inst|ps2_host_inst|Add0~24_combout  & \keyboard_inst|ps2_host_inst|Equal0~3_combout ))))

	.dataa(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datab(\keyboard_inst|ps2_host_inst|Add0~24_combout ),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\keyboard_inst|tx_req~combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~26 .lut_mask = 16'hD5C0;
defparam \keyboard_inst|ps2_host_inst|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N21
dffeas \keyboard_inst|ps2_host_inst|timer[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[8] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N18
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~27 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~27_combout  = (\keyboard_inst|ps2_host_inst|timer [9] & (\keyboard_inst|ps2_host_inst|Add0~25  & VCC)) # (!\keyboard_inst|ps2_host_inst|timer [9] & (!\keyboard_inst|ps2_host_inst|Add0~25 ))
// \keyboard_inst|ps2_host_inst|Add0~28  = CARRY((!\keyboard_inst|ps2_host_inst|timer [9] & !\keyboard_inst|ps2_host_inst|Add0~25 ))

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|timer [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|ps2_host_inst|Add0~25 ),
	.combout(\keyboard_inst|ps2_host_inst|Add0~27_combout ),
	.cout(\keyboard_inst|ps2_host_inst|Add0~28 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~27 .lut_mask = 16'hC303;
defparam \keyboard_inst|ps2_host_inst|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N28
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~29 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~29_combout  = (\keyboard_inst|ps2_host_inst|prev_tx_req~q  & (\keyboard_inst|ps2_host_inst|Add0~27_combout  & (\keyboard_inst|ps2_host_inst|Equal0~3_combout ))) # (!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & 
// ((\keyboard_inst|tx_req~combout ) # ((\keyboard_inst|ps2_host_inst|Add0~27_combout  & \keyboard_inst|ps2_host_inst|Equal0~3_combout ))))

	.dataa(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datab(\keyboard_inst|ps2_host_inst|Add0~27_combout ),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\keyboard_inst|tx_req~combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~29 .lut_mask = 16'hD5C0;
defparam \keyboard_inst|ps2_host_inst|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N29
dffeas \keyboard_inst|ps2_host_inst|timer[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|Add0~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[9] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N20
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~30 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~30_combout  = (\keyboard_inst|ps2_host_inst|timer [10] & ((GND) # (!\keyboard_inst|ps2_host_inst|Add0~28 ))) # (!\keyboard_inst|ps2_host_inst|timer [10] & (\keyboard_inst|ps2_host_inst|Add0~28  $ (GND)))
// \keyboard_inst|ps2_host_inst|Add0~31  = CARRY((\keyboard_inst|ps2_host_inst|timer [10]) # (!\keyboard_inst|ps2_host_inst|Add0~28 ))

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|timer [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|ps2_host_inst|Add0~28 ),
	.combout(\keyboard_inst|ps2_host_inst|Add0~30_combout ),
	.cout(\keyboard_inst|ps2_host_inst|Add0~31 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~30 .lut_mask = 16'h3CCF;
defparam \keyboard_inst|ps2_host_inst|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N22
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~32 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~32_combout  = (\keyboard_inst|ps2_host_inst|prev_tx_req~q  & (\keyboard_inst|ps2_host_inst|Add0~30_combout  & (\keyboard_inst|ps2_host_inst|Equal0~3_combout ))) # (!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & 
// ((\keyboard_inst|tx_req~combout ) # ((\keyboard_inst|ps2_host_inst|Add0~30_combout  & \keyboard_inst|ps2_host_inst|Equal0~3_combout ))))

	.dataa(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datab(\keyboard_inst|ps2_host_inst|Add0~30_combout ),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\keyboard_inst|tx_req~combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~32 .lut_mask = 16'hD5C0;
defparam \keyboard_inst|ps2_host_inst|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N23
dffeas \keyboard_inst|ps2_host_inst|timer[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[10] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N22
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~33 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~33_combout  = (\keyboard_inst|ps2_host_inst|timer [11] & (\keyboard_inst|ps2_host_inst|Add0~31  & VCC)) # (!\keyboard_inst|ps2_host_inst|timer [11] & (!\keyboard_inst|ps2_host_inst|Add0~31 ))
// \keyboard_inst|ps2_host_inst|Add0~34  = CARRY((!\keyboard_inst|ps2_host_inst|timer [11] & !\keyboard_inst|ps2_host_inst|Add0~31 ))

	.dataa(\keyboard_inst|ps2_host_inst|timer [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|ps2_host_inst|Add0~31 ),
	.combout(\keyboard_inst|ps2_host_inst|Add0~33_combout ),
	.cout(\keyboard_inst|ps2_host_inst|Add0~34 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~33 .lut_mask = 16'hA505;
defparam \keyboard_inst|ps2_host_inst|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N4
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~35 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~35_combout  = (\keyboard_inst|ps2_host_inst|prev_tx_req~q  & (\keyboard_inst|ps2_host_inst|Add0~33_combout  & (\keyboard_inst|ps2_host_inst|Equal0~3_combout ))) # (!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & 
// ((\keyboard_inst|tx_req~combout ) # ((\keyboard_inst|ps2_host_inst|Add0~33_combout  & \keyboard_inst|ps2_host_inst|Equal0~3_combout ))))

	.dataa(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datab(\keyboard_inst|ps2_host_inst|Add0~33_combout ),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\keyboard_inst|tx_req~combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~35 .lut_mask = 16'hD5C0;
defparam \keyboard_inst|ps2_host_inst|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N5
dffeas \keyboard_inst|ps2_host_inst|timer[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|Add0~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[11] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N12
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Equal0~2 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Equal0~2_combout  = (!\keyboard_inst|ps2_host_inst|timer [10] & (!\keyboard_inst|ps2_host_inst|timer [9] & (!\keyboard_inst|ps2_host_inst|timer [11] & !\keyboard_inst|ps2_host_inst|timer [8])))

	.dataa(\keyboard_inst|ps2_host_inst|timer [10]),
	.datab(\keyboard_inst|ps2_host_inst|timer [9]),
	.datac(\keyboard_inst|ps2_host_inst|timer [11]),
	.datad(\keyboard_inst|ps2_host_inst|timer [8]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Equal0~2 .lut_mask = 16'h0001;
defparam \keyboard_inst|ps2_host_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N24
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Equal0~1 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Equal0~1_combout  = (!\keyboard_inst|ps2_host_inst|timer [5] & (!\keyboard_inst|ps2_host_inst|timer [6] & (!\keyboard_inst|ps2_host_inst|timer [7] & !\keyboard_inst|ps2_host_inst|timer [4])))

	.dataa(\keyboard_inst|ps2_host_inst|timer [5]),
	.datab(\keyboard_inst|ps2_host_inst|timer [6]),
	.datac(\keyboard_inst|ps2_host_inst|timer [7]),
	.datad(\keyboard_inst|ps2_host_inst|timer [4]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \keyboard_inst|ps2_host_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N24
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~36 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~36_combout  = \keyboard_inst|ps2_host_inst|timer [12] $ (\keyboard_inst|ps2_host_inst|Add0~34 )

	.dataa(\keyboard_inst|ps2_host_inst|timer [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\keyboard_inst|ps2_host_inst|Add0~34 ),
	.combout(\keyboard_inst|ps2_host_inst|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~36 .lut_mask = 16'h5A5A;
defparam \keyboard_inst|ps2_host_inst|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N26
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~38 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~38_combout  = (\keyboard_inst|ps2_host_inst|Equal0~3_combout  & ((\keyboard_inst|ps2_host_inst|Add0~36_combout ) # ((!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & \keyboard_inst|tx_req~combout )))) # 
// (!\keyboard_inst|ps2_host_inst|Equal0~3_combout  & (!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & (\keyboard_inst|tx_req~combout )))

	.dataa(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datab(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datac(\keyboard_inst|tx_req~combout ),
	.datad(\keyboard_inst|ps2_host_inst|Add0~36_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~38 .lut_mask = 16'hBA30;
defparam \keyboard_inst|ps2_host_inst|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N27
dffeas \keyboard_inst|ps2_host_inst|timer[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[12] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N10
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Equal0~0 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Equal0~0_combout  = (!\keyboard_inst|ps2_host_inst|timer [1] & (!\keyboard_inst|ps2_host_inst|timer [3] & (!\keyboard_inst|ps2_host_inst|timer [2] & !\keyboard_inst|ps2_host_inst|timer [0])))

	.dataa(\keyboard_inst|ps2_host_inst|timer [1]),
	.datab(\keyboard_inst|ps2_host_inst|timer [3]),
	.datac(\keyboard_inst|ps2_host_inst|timer [2]),
	.datad(\keyboard_inst|ps2_host_inst|timer [0]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \keyboard_inst|ps2_host_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N30
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Equal0~3 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Equal0~3_combout  = (((\keyboard_inst|ps2_host_inst|timer [12]) # (!\keyboard_inst|ps2_host_inst|Equal0~0_combout )) # (!\keyboard_inst|ps2_host_inst|Equal0~1_combout )) # (!\keyboard_inst|ps2_host_inst|Equal0~2_combout )

	.dataa(\keyboard_inst|ps2_host_inst|Equal0~2_combout ),
	.datab(\keyboard_inst|ps2_host_inst|Equal0~1_combout ),
	.datac(\keyboard_inst|ps2_host_inst|timer [12]),
	.datad(\keyboard_inst|ps2_host_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Equal0~3 .lut_mask = 16'hF7FF;
defparam \keyboard_inst|ps2_host_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~74 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~74_combout  = (\keyboard_inst|tx_queue|write_addr [0] & (\keyboard_en~combout  & (\always1~0_combout  & !\rst~q )))

	.dataa(\keyboard_inst|tx_queue|write_addr [0]),
	.datab(\keyboard_en~combout ),
	.datac(\always1~0_combout ),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~74_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~74 .lut_mask = 16'h0080;
defparam \keyboard_inst|tx_queue|queue_mem~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~75 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~75_combout  = (\keyboard_inst|tx_queue|queue_mem~74_combout  & (\keyboard_inst|tx_queue|write_addr [2] & !\keyboard_inst|tx_queue|write_addr [1]))

	.dataa(\keyboard_inst|tx_queue|queue_mem~74_combout ),
	.datab(\keyboard_inst|tx_queue|write_addr [2]),
	.datac(gnd),
	.datad(\keyboard_inst|tx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~75_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~75 .lut_mask = 16'h0088;
defparam \keyboard_inst|tx_queue|queue_mem~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N5
dffeas \keyboard_inst|tx_queue|queue_mem~40 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~40 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~79 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~79_combout  = (\keyboard_inst|tx_queue|queue_mem~74_combout  & (\keyboard_inst|tx_queue|write_addr [2] & \keyboard_inst|tx_queue|write_addr [1]))

	.dataa(\keyboard_inst|tx_queue|queue_mem~74_combout ),
	.datab(\keyboard_inst|tx_queue|write_addr [2]),
	.datac(gnd),
	.datad(\keyboard_inst|tx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~79_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~79 .lut_mask = 16'h8800;
defparam \keyboard_inst|tx_queue|queue_mem~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N9
dffeas \keyboard_inst|tx_queue|queue_mem~56 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~56 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~76 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~76_combout  = (!\keyboard_inst|tx_queue|write_addr [0] & (\keyboard_en~combout  & (\always1~0_combout  & !\rst~q )))

	.dataa(\keyboard_inst|tx_queue|write_addr [0]),
	.datab(\keyboard_en~combout ),
	.datac(\always1~0_combout ),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~76_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~76 .lut_mask = 16'h0040;
defparam \keyboard_inst|tx_queue|queue_mem~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~77 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~77_combout  = (\keyboard_inst|tx_queue|queue_mem~76_combout  & (\keyboard_inst|tx_queue|write_addr [1] & \keyboard_inst|tx_queue|write_addr [2]))

	.dataa(\keyboard_inst|tx_queue|queue_mem~76_combout ),
	.datab(\keyboard_inst|tx_queue|write_addr [1]),
	.datac(gnd),
	.datad(\keyboard_inst|tx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~77_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~77 .lut_mask = 16'h8800;
defparam \keyboard_inst|tx_queue|queue_mem~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N31
dffeas \keyboard_inst|tx_queue|queue_mem~48 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~48 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~78 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~78_combout  = (\keyboard_inst|tx_queue|queue_mem~76_combout  & (!\keyboard_inst|tx_queue|write_addr [1] & \keyboard_inst|tx_queue|write_addr [2]))

	.dataa(\keyboard_inst|tx_queue|queue_mem~76_combout ),
	.datab(\keyboard_inst|tx_queue|write_addr [1]),
	.datac(gnd),
	.datad(\keyboard_inst|tx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~78_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~78 .lut_mask = 16'h2200;
defparam \keyboard_inst|tx_queue|queue_mem~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N5
dffeas \keyboard_inst|tx_queue|queue_mem~32 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~32 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~64 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~64_combout  = (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|queue_mem~48_q ) # ((\keyboard_inst|tx_queue|read_addr [0])))) # (!\keyboard_inst|tx_queue|read_addr [1] & 
// (((\keyboard_inst|tx_queue|queue_mem~32_q  & !\keyboard_inst|tx_queue|read_addr [0]))))

	.dataa(\keyboard_inst|tx_queue|queue_mem~48_q ),
	.datab(\keyboard_inst|tx_queue|read_addr [1]),
	.datac(\keyboard_inst|tx_queue|queue_mem~32_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~64_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~64 .lut_mask = 16'hCCB8;
defparam \keyboard_inst|tx_queue|queue_mem~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~65 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~65_combout  = (\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~64_combout  & ((\keyboard_inst|tx_queue|queue_mem~56_q ))) # (!\keyboard_inst|tx_queue|queue_mem~64_combout  & 
// (\keyboard_inst|tx_queue|queue_mem~40_q )))) # (!\keyboard_inst|tx_queue|read_addr [0] & (((\keyboard_inst|tx_queue|queue_mem~64_combout ))))

	.dataa(\keyboard_inst|tx_queue|read_addr [0]),
	.datab(\keyboard_inst|tx_queue|queue_mem~40_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~56_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~64_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~65_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~65 .lut_mask = 16'hF588;
defparam \keyboard_inst|tx_queue|queue_mem~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~8feeder (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~8feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~8feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~8feeder .lut_mask = 16'hF0F0;
defparam \keyboard_inst|tx_queue|queue_mem~8feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~81 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~81_combout  = (!\keyboard_inst|tx_queue|write_addr [2] & (!\keyboard_inst|tx_queue|write_addr [1] & \keyboard_inst|tx_queue|queue_mem~74_combout ))

	.dataa(\keyboard_inst|tx_queue|write_addr [2]),
	.datab(\keyboard_inst|tx_queue|write_addr [1]),
	.datac(gnd),
	.datad(\keyboard_inst|tx_queue|queue_mem~74_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~81_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~81 .lut_mask = 16'h1100;
defparam \keyboard_inst|tx_queue|queue_mem~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N31
dffeas \keyboard_inst|tx_queue|queue_mem~8 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|tx_queue|queue_mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~8 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~82 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~82_combout  = (!\keyboard_inst|tx_queue|write_addr [2] & (!\keyboard_inst|tx_queue|write_addr [1] & \keyboard_inst|tx_queue|queue_mem~76_combout ))

	.dataa(\keyboard_inst|tx_queue|write_addr [2]),
	.datab(\keyboard_inst|tx_queue|write_addr [1]),
	.datac(gnd),
	.datad(\keyboard_inst|tx_queue|queue_mem~76_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~82_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~82 .lut_mask = 16'h1100;
defparam \keyboard_inst|tx_queue|queue_mem~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N13
dffeas \keyboard_inst|tx_queue|queue_mem~0 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~0 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~66 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~66_combout  = (\keyboard_inst|tx_queue|read_addr [1] & (((\keyboard_inst|tx_queue|read_addr [0])))) # (!\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|read_addr [0] & 
// (\keyboard_inst|tx_queue|queue_mem~8_q )) # (!\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~0_q )))))

	.dataa(\keyboard_inst|tx_queue|queue_mem~8_q ),
	.datab(\keyboard_inst|tx_queue|read_addr [1]),
	.datac(\keyboard_inst|tx_queue|queue_mem~0_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~66_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~66 .lut_mask = 16'hEE30;
defparam \keyboard_inst|tx_queue|queue_mem~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~16feeder (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~16feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~16feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~16feeder .lut_mask = 16'hF0F0;
defparam \keyboard_inst|tx_queue|queue_mem~16feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~80 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~80_combout  = (!\keyboard_inst|tx_queue|write_addr [2] & (\keyboard_inst|tx_queue|queue_mem~76_combout  & \keyboard_inst|tx_queue|write_addr [1]))

	.dataa(\keyboard_inst|tx_queue|write_addr [2]),
	.datab(\keyboard_inst|tx_queue|queue_mem~76_combout ),
	.datac(gnd),
	.datad(\keyboard_inst|tx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~80_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~80 .lut_mask = 16'h4400;
defparam \keyboard_inst|tx_queue|queue_mem~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N1
dffeas \keyboard_inst|tx_queue|queue_mem~16 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~16feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|tx_queue|queue_mem~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~16 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~83 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~83_combout  = (!\keyboard_inst|tx_queue|write_addr [2] & (\keyboard_inst|tx_queue|queue_mem~74_combout  & \keyboard_inst|tx_queue|write_addr [1]))

	.dataa(\keyboard_inst|tx_queue|write_addr [2]),
	.datab(\keyboard_inst|tx_queue|queue_mem~74_combout ),
	.datac(gnd),
	.datad(\keyboard_inst|tx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~83_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~83 .lut_mask = 16'h4400;
defparam \keyboard_inst|tx_queue|queue_mem~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N21
dffeas \keyboard_inst|tx_queue|queue_mem~24 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~24 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~67 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~67_combout  = (\keyboard_inst|tx_queue|queue_mem~66_combout  & (((\keyboard_inst|tx_queue|queue_mem~24_q ) # (!\keyboard_inst|tx_queue|read_addr [1])))) # (!\keyboard_inst|tx_queue|queue_mem~66_combout  & 
// (\keyboard_inst|tx_queue|queue_mem~16_q  & ((\keyboard_inst|tx_queue|read_addr [1]))))

	.dataa(\keyboard_inst|tx_queue|queue_mem~66_combout ),
	.datab(\keyboard_inst|tx_queue|queue_mem~16_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~24_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~67_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~67 .lut_mask = 16'hE4AA;
defparam \keyboard_inst|tx_queue|queue_mem~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~68 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~68_combout  = (\keyboard_inst|tx_queue|read_addr [2] & (\keyboard_inst|tx_queue|queue_mem~65_combout )) # (!\keyboard_inst|tx_queue|read_addr [2] & ((\keyboard_inst|tx_queue|queue_mem~67_combout )))

	.dataa(gnd),
	.datab(\keyboard_inst|tx_queue|read_addr [2]),
	.datac(\keyboard_inst|tx_queue|queue_mem~65_combout ),
	.datad(\keyboard_inst|tx_queue|queue_mem~67_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~68_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~68 .lut_mask = 16'hF3C0;
defparam \keyboard_inst|tx_queue|queue_mem~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N15
dffeas \keyboard_inst|tx_queue|dout[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|dout[0] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~17feeder (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~17feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~17feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~17feeder .lut_mask = 16'hF0F0;
defparam \keyboard_inst|tx_queue|queue_mem~17feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N17
dffeas \keyboard_inst|tx_queue|queue_mem~17 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|tx_queue|queue_mem~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~17 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N19
dffeas \keyboard_inst|tx_queue|queue_mem~25 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~25 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~9feeder (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~9feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~9feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~9feeder .lut_mask = 16'hF0F0;
defparam \keyboard_inst|tx_queue|queue_mem~9feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N9
dffeas \keyboard_inst|tx_queue|queue_mem~9 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~9feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|tx_queue|queue_mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~9 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~9 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N3
dffeas \keyboard_inst|tx_queue|queue_mem~1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~1 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~71 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~71_combout  = (\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~9_q ) # ((\keyboard_inst|tx_queue|read_addr [1])))) # (!\keyboard_inst|tx_queue|read_addr [0] & 
// (((\keyboard_inst|tx_queue|queue_mem~1_q  & !\keyboard_inst|tx_queue|read_addr [1]))))

	.dataa(\keyboard_inst|tx_queue|read_addr [0]),
	.datab(\keyboard_inst|tx_queue|queue_mem~9_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~1_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~71_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~71 .lut_mask = 16'hAAD8;
defparam \keyboard_inst|tx_queue|queue_mem~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~72 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~72_combout  = (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|queue_mem~71_combout  & ((\keyboard_inst|tx_queue|queue_mem~25_q ))) # (!\keyboard_inst|tx_queue|queue_mem~71_combout  & 
// (\keyboard_inst|tx_queue|queue_mem~17_q )))) # (!\keyboard_inst|tx_queue|read_addr [1] & (((\keyboard_inst|tx_queue|queue_mem~71_combout ))))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|queue_mem~17_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~25_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~71_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~72_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~72 .lut_mask = 16'hF588;
defparam \keyboard_inst|tx_queue|queue_mem~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N31
dffeas \keyboard_inst|tx_queue|queue_mem~41 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~41 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N23
dffeas \keyboard_inst|tx_queue|queue_mem~57 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~57 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N9
dffeas \keyboard_inst|tx_queue|queue_mem~49 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~49 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N19
dffeas \keyboard_inst|tx_queue|queue_mem~33 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~33 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~69 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~69_combout  = (\keyboard_inst|tx_queue|read_addr [0] & (((\keyboard_inst|tx_queue|read_addr [1])))) # (!\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|read_addr [1] & 
// (\keyboard_inst|tx_queue|queue_mem~49_q )) # (!\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|queue_mem~33_q )))))

	.dataa(\keyboard_inst|tx_queue|read_addr [0]),
	.datab(\keyboard_inst|tx_queue|queue_mem~49_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~33_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~69_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~69 .lut_mask = 16'hEE50;
defparam \keyboard_inst|tx_queue|queue_mem~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~70 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~70_combout  = (\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~69_combout  & ((\keyboard_inst|tx_queue|queue_mem~57_q ))) # (!\keyboard_inst|tx_queue|queue_mem~69_combout  & 
// (\keyboard_inst|tx_queue|queue_mem~41_q )))) # (!\keyboard_inst|tx_queue|read_addr [0] & (((\keyboard_inst|tx_queue|queue_mem~69_combout ))))

	.dataa(\keyboard_inst|tx_queue|queue_mem~41_q ),
	.datab(\keyboard_inst|tx_queue|read_addr [0]),
	.datac(\keyboard_inst|tx_queue|queue_mem~57_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~69_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~70_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~70 .lut_mask = 16'hF388;
defparam \keyboard_inst|tx_queue|queue_mem~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~73 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~73_combout  = (\keyboard_inst|tx_queue|read_addr [2] & ((\keyboard_inst|tx_queue|queue_mem~70_combout ))) # (!\keyboard_inst|tx_queue|read_addr [2] & (\keyboard_inst|tx_queue|queue_mem~72_combout ))

	.dataa(gnd),
	.datab(\keyboard_inst|tx_queue|read_addr [2]),
	.datac(\keyboard_inst|tx_queue|queue_mem~72_combout ),
	.datad(\keyboard_inst|tx_queue|queue_mem~70_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~73_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~73 .lut_mask = 16'hFC30;
defparam \keyboard_inst|tx_queue|queue_mem~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N23
dffeas \keyboard_inst|tx_queue|dout[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|dout[1] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|dout[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N31
dffeas \keyboard_inst|tx_queue|queue_mem~18 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~18 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N9
dffeas \keyboard_inst|tx_queue|queue_mem~26 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~26 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~10feeder (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~10feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~10feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~10feeder .lut_mask = 16'hF0F0;
defparam \keyboard_inst|tx_queue|queue_mem~10feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N29
dffeas \keyboard_inst|tx_queue|queue_mem~10 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~10feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|tx_queue|queue_mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~10 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N23
dffeas \keyboard_inst|tx_queue|queue_mem~2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~2 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~86 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~86_combout  = (\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~10_q ) # ((\keyboard_inst|tx_queue|read_addr [1])))) # (!\keyboard_inst|tx_queue|read_addr [0] & 
// (((\keyboard_inst|tx_queue|queue_mem~2_q  & !\keyboard_inst|tx_queue|read_addr [1]))))

	.dataa(\keyboard_inst|tx_queue|read_addr [0]),
	.datab(\keyboard_inst|tx_queue|queue_mem~10_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~2_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~86_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~86 .lut_mask = 16'hAAD8;
defparam \keyboard_inst|tx_queue|queue_mem~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~87 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~87_combout  = (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|queue_mem~86_combout  & ((\keyboard_inst|tx_queue|queue_mem~26_q ))) # (!\keyboard_inst|tx_queue|queue_mem~86_combout  & 
// (\keyboard_inst|tx_queue|queue_mem~18_q )))) # (!\keyboard_inst|tx_queue|read_addr [1] & (((\keyboard_inst|tx_queue|queue_mem~86_combout ))))

	.dataa(\keyboard_inst|tx_queue|queue_mem~18_q ),
	.datab(\keyboard_inst|tx_queue|read_addr [1]),
	.datac(\keyboard_inst|tx_queue|queue_mem~26_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~86_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~87_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~87 .lut_mask = 16'hF388;
defparam \keyboard_inst|tx_queue|queue_mem~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N21
dffeas \keyboard_inst|tx_queue|queue_mem~42 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~42 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N13
dffeas \keyboard_inst|tx_queue|queue_mem~58 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~58 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N21
dffeas \keyboard_inst|tx_queue|queue_mem~50 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~50 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N25
dffeas \keyboard_inst|tx_queue|queue_mem~34 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~34 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~84 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~84_combout  = (\keyboard_inst|tx_queue|read_addr [0] & (((\keyboard_inst|tx_queue|read_addr [1])))) # (!\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|read_addr [1] & 
// (\keyboard_inst|tx_queue|queue_mem~50_q )) # (!\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|queue_mem~34_q )))))

	.dataa(\keyboard_inst|tx_queue|read_addr [0]),
	.datab(\keyboard_inst|tx_queue|queue_mem~50_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~34_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~84_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~84 .lut_mask = 16'hEE50;
defparam \keyboard_inst|tx_queue|queue_mem~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~85 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~85_combout  = (\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~84_combout  & ((\keyboard_inst|tx_queue|queue_mem~58_q ))) # (!\keyboard_inst|tx_queue|queue_mem~84_combout  & 
// (\keyboard_inst|tx_queue|queue_mem~42_q )))) # (!\keyboard_inst|tx_queue|read_addr [0] & (((\keyboard_inst|tx_queue|queue_mem~84_combout ))))

	.dataa(\keyboard_inst|tx_queue|read_addr [0]),
	.datab(\keyboard_inst|tx_queue|queue_mem~42_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~58_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~84_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~85_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~85 .lut_mask = 16'hF588;
defparam \keyboard_inst|tx_queue|queue_mem~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~88 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~88_combout  = (\keyboard_inst|tx_queue|read_addr [2] & ((\keyboard_inst|tx_queue|queue_mem~85_combout ))) # (!\keyboard_inst|tx_queue|read_addr [2] & (\keyboard_inst|tx_queue|queue_mem~87_combout ))

	.dataa(gnd),
	.datab(\keyboard_inst|tx_queue|read_addr [2]),
	.datac(\keyboard_inst|tx_queue|queue_mem~87_combout ),
	.datad(\keyboard_inst|tx_queue|queue_mem~85_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~88_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~88 .lut_mask = 16'hFC30;
defparam \keyboard_inst|tx_queue|queue_mem~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N13
dffeas \keyboard_inst|tx_queue|dout[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|dout[2] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|dout[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N17
dffeas \keyboard_inst|tx_queue|queue_mem~35 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~35 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N3
dffeas \keyboard_inst|tx_queue|queue_mem~51 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~51 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~89 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~89_combout  = (\keyboard_inst|tx_queue|read_addr [0] & (\keyboard_inst|tx_queue|read_addr [1])) # (!\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|read_addr [1] & 
// ((\keyboard_inst|tx_queue|queue_mem~51_q ))) # (!\keyboard_inst|tx_queue|read_addr [1] & (\keyboard_inst|tx_queue|queue_mem~35_q ))))

	.dataa(\keyboard_inst|tx_queue|read_addr [0]),
	.datab(\keyboard_inst|tx_queue|read_addr [1]),
	.datac(\keyboard_inst|tx_queue|queue_mem~35_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~51_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~89_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~89 .lut_mask = 16'hDC98;
defparam \keyboard_inst|tx_queue|queue_mem~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N29
dffeas \keyboard_inst|tx_queue|queue_mem~59 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~59 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N11
dffeas \keyboard_inst|tx_queue|queue_mem~43 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~43 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~90 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~90_combout  = (\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~89_combout  & (\keyboard_inst|tx_queue|queue_mem~59_q )) # (!\keyboard_inst|tx_queue|queue_mem~89_combout  & 
// ((\keyboard_inst|tx_queue|queue_mem~43_q ))))) # (!\keyboard_inst|tx_queue|read_addr [0] & (\keyboard_inst|tx_queue|queue_mem~89_combout ))

	.dataa(\keyboard_inst|tx_queue|read_addr [0]),
	.datab(\keyboard_inst|tx_queue|queue_mem~89_combout ),
	.datac(\keyboard_inst|tx_queue|queue_mem~59_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~43_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~90_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~90 .lut_mask = 16'hE6C4;
defparam \keyboard_inst|tx_queue|queue_mem~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~19feeder (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~19feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~19feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~19feeder .lut_mask = 16'hF0F0;
defparam \keyboard_inst|tx_queue|queue_mem~19feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N11
dffeas \keyboard_inst|tx_queue|queue_mem~19 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~19feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|tx_queue|queue_mem~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~19 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~11feeder (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~11feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~11feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~11feeder .lut_mask = 16'hF0F0;
defparam \keyboard_inst|tx_queue|queue_mem~11feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N1
dffeas \keyboard_inst|tx_queue|queue_mem~11 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~11feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|tx_queue|queue_mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~11 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N21
dffeas \keyboard_inst|tx_queue|queue_mem~3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~3 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~91 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~91_combout  = (\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~11_q ) # ((\keyboard_inst|tx_queue|read_addr [1])))) # (!\keyboard_inst|tx_queue|read_addr [0] & 
// (((\keyboard_inst|tx_queue|queue_mem~3_q  & !\keyboard_inst|tx_queue|read_addr [1]))))

	.dataa(\keyboard_inst|tx_queue|read_addr [0]),
	.datab(\keyboard_inst|tx_queue|queue_mem~11_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~3_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~91_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~91 .lut_mask = 16'hAAD8;
defparam \keyboard_inst|tx_queue|queue_mem~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N27
dffeas \keyboard_inst|tx_queue|queue_mem~27 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~27 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~92 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~92_combout  = (\keyboard_inst|tx_queue|queue_mem~91_combout  & (((\keyboard_inst|tx_queue|queue_mem~27_q ) # (!\keyboard_inst|tx_queue|read_addr [1])))) # (!\keyboard_inst|tx_queue|queue_mem~91_combout  & 
// (\keyboard_inst|tx_queue|queue_mem~19_q  & ((\keyboard_inst|tx_queue|read_addr [1]))))

	.dataa(\keyboard_inst|tx_queue|queue_mem~19_q ),
	.datab(\keyboard_inst|tx_queue|queue_mem~91_combout ),
	.datac(\keyboard_inst|tx_queue|queue_mem~27_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~92_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~92 .lut_mask = 16'hE2CC;
defparam \keyboard_inst|tx_queue|queue_mem~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~93 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~93_combout  = (\keyboard_inst|tx_queue|read_addr [2] & (\keyboard_inst|tx_queue|queue_mem~90_combout )) # (!\keyboard_inst|tx_queue|read_addr [2] & ((\keyboard_inst|tx_queue|queue_mem~92_combout )))

	.dataa(\keyboard_inst|tx_queue|queue_mem~90_combout ),
	.datab(\keyboard_inst|tx_queue|queue_mem~92_combout ),
	.datac(gnd),
	.datad(\keyboard_inst|tx_queue|read_addr [2]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~93_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~93 .lut_mask = 16'hAACC;
defparam \keyboard_inst|tx_queue|queue_mem~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N27
dffeas \keyboard_inst|tx_queue|dout[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|dout[3] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~13feeder (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~13feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~13feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~13feeder .lut_mask = 16'hF0F0;
defparam \keyboard_inst|tx_queue|queue_mem~13feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N11
dffeas \keyboard_inst|tx_queue|queue_mem~13 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~13feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|tx_queue|queue_mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~13 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~13 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N27
dffeas \keyboard_inst|tx_queue|queue_mem~5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~5 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~101 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~101_combout  = (\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~13_q ) # ((\keyboard_inst|tx_queue|read_addr [1])))) # (!\keyboard_inst|tx_queue|read_addr [0] & 
// (((\keyboard_inst|tx_queue|queue_mem~5_q  & !\keyboard_inst|tx_queue|read_addr [1]))))

	.dataa(\keyboard_inst|tx_queue|read_addr [0]),
	.datab(\keyboard_inst|tx_queue|queue_mem~13_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~5_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~101_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~101 .lut_mask = 16'hAAD8;
defparam \keyboard_inst|tx_queue|queue_mem~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N5
dffeas \keyboard_inst|tx_queue|queue_mem~29 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~29 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N29
dffeas \keyboard_inst|tx_queue|queue_mem~21 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~21 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~102 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~102_combout  = (\keyboard_inst|tx_queue|queue_mem~101_combout  & (((\keyboard_inst|tx_queue|queue_mem~29_q )) # (!\keyboard_inst|tx_queue|read_addr [1]))) # (!\keyboard_inst|tx_queue|queue_mem~101_combout  & 
// (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|queue_mem~21_q ))))

	.dataa(\keyboard_inst|tx_queue|queue_mem~101_combout ),
	.datab(\keyboard_inst|tx_queue|read_addr [1]),
	.datac(\keyboard_inst|tx_queue|queue_mem~29_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~21_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~102_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~102 .lut_mask = 16'hE6A2;
defparam \keyboard_inst|tx_queue|queue_mem~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N7
dffeas \keyboard_inst|tx_queue|queue_mem~45 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~45 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N15
dffeas \keyboard_inst|tx_queue|queue_mem~61 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~61 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N13
dffeas \keyboard_inst|tx_queue|queue_mem~53 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~53 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N29
dffeas \keyboard_inst|tx_queue|queue_mem~37 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~37 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~99 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~99_combout  = (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|queue_mem~53_q ) # ((\keyboard_inst|tx_queue|read_addr [0])))) # (!\keyboard_inst|tx_queue|read_addr [1] & 
// (((\keyboard_inst|tx_queue|queue_mem~37_q  & !\keyboard_inst|tx_queue|read_addr [0]))))

	.dataa(\keyboard_inst|tx_queue|queue_mem~53_q ),
	.datab(\keyboard_inst|tx_queue|read_addr [1]),
	.datac(\keyboard_inst|tx_queue|queue_mem~37_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~99_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~99 .lut_mask = 16'hCCB8;
defparam \keyboard_inst|tx_queue|queue_mem~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~100 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~100_combout  = (\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~99_combout  & ((\keyboard_inst|tx_queue|queue_mem~61_q ))) # (!\keyboard_inst|tx_queue|queue_mem~99_combout  & 
// (\keyboard_inst|tx_queue|queue_mem~45_q )))) # (!\keyboard_inst|tx_queue|read_addr [0] & (((\keyboard_inst|tx_queue|queue_mem~99_combout ))))

	.dataa(\keyboard_inst|tx_queue|read_addr [0]),
	.datab(\keyboard_inst|tx_queue|queue_mem~45_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~61_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~99_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~100_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~100 .lut_mask = 16'hF588;
defparam \keyboard_inst|tx_queue|queue_mem~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~103 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~103_combout  = (\keyboard_inst|tx_queue|read_addr [2] & ((\keyboard_inst|tx_queue|queue_mem~100_combout ))) # (!\keyboard_inst|tx_queue|read_addr [2] & (\keyboard_inst|tx_queue|queue_mem~102_combout ))

	.dataa(gnd),
	.datab(\keyboard_inst|tx_queue|read_addr [2]),
	.datac(\keyboard_inst|tx_queue|queue_mem~102_combout ),
	.datad(\keyboard_inst|tx_queue|queue_mem~100_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~103_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~103 .lut_mask = 16'hFC30;
defparam \keyboard_inst|tx_queue|queue_mem~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N21
dffeas \keyboard_inst|tx_queue|dout[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|dout[5] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~22feeder (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~22feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~22feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~22feeder .lut_mask = 16'hF0F0;
defparam \keyboard_inst|tx_queue|queue_mem~22feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N7
dffeas \keyboard_inst|tx_queue|queue_mem~22 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~22feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|tx_queue|queue_mem~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~22 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N23
dffeas \keyboard_inst|tx_queue|queue_mem~30 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~30 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N7
dffeas \keyboard_inst|tx_queue|queue_mem~14 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~14 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~14 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N15
dffeas \keyboard_inst|tx_queue|queue_mem~6 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~6 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~106 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~106_combout  = (\keyboard_inst|tx_queue|read_addr [1] & (((\keyboard_inst|tx_queue|read_addr [0])))) # (!\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|read_addr [0] & 
// (\keyboard_inst|tx_queue|queue_mem~14_q )) # (!\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~6_q )))))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|queue_mem~14_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~6_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~106_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~106 .lut_mask = 16'hEE50;
defparam \keyboard_inst|tx_queue|queue_mem~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~107 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~107_combout  = (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|queue_mem~106_combout  & ((\keyboard_inst|tx_queue|queue_mem~30_q ))) # (!\keyboard_inst|tx_queue|queue_mem~106_combout  & 
// (\keyboard_inst|tx_queue|queue_mem~22_q )))) # (!\keyboard_inst|tx_queue|read_addr [1] & (((\keyboard_inst|tx_queue|queue_mem~106_combout ))))

	.dataa(\keyboard_inst|tx_queue|queue_mem~22_q ),
	.datab(\keyboard_inst|tx_queue|read_addr [1]),
	.datac(\keyboard_inst|tx_queue|queue_mem~30_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~106_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~107_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~107 .lut_mask = 16'hF388;
defparam \keyboard_inst|tx_queue|queue_mem~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N27
dffeas \keyboard_inst|tx_queue|queue_mem~46 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~46 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N27
dffeas \keyboard_inst|tx_queue|queue_mem~54 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~54 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N1
dffeas \keyboard_inst|tx_queue|queue_mem~38 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~38 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~104 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~104_combout  = (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|queue_mem~54_q ) # ((\keyboard_inst|tx_queue|read_addr [0])))) # (!\keyboard_inst|tx_queue|read_addr [1] & 
// (((\keyboard_inst|tx_queue|queue_mem~38_q  & !\keyboard_inst|tx_queue|read_addr [0]))))

	.dataa(\keyboard_inst|tx_queue|queue_mem~54_q ),
	.datab(\keyboard_inst|tx_queue|read_addr [1]),
	.datac(\keyboard_inst|tx_queue|queue_mem~38_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~104_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~104 .lut_mask = 16'hCCB8;
defparam \keyboard_inst|tx_queue|queue_mem~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N1
dffeas \keyboard_inst|tx_queue|queue_mem~62 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~62 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~105 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~105_combout  = (\keyboard_inst|tx_queue|queue_mem~104_combout  & (((\keyboard_inst|tx_queue|queue_mem~62_q ) # (!\keyboard_inst|tx_queue|read_addr [0])))) # (!\keyboard_inst|tx_queue|queue_mem~104_combout  & 
// (\keyboard_inst|tx_queue|queue_mem~46_q  & ((\keyboard_inst|tx_queue|read_addr [0]))))

	.dataa(\keyboard_inst|tx_queue|queue_mem~46_q ),
	.datab(\keyboard_inst|tx_queue|queue_mem~104_combout ),
	.datac(\keyboard_inst|tx_queue|queue_mem~62_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~105_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~105 .lut_mask = 16'hE2CC;
defparam \keyboard_inst|tx_queue|queue_mem~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~108 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~108_combout  = (\keyboard_inst|tx_queue|read_addr [2] & ((\keyboard_inst|tx_queue|queue_mem~105_combout ))) # (!\keyboard_inst|tx_queue|read_addr [2] & (\keyboard_inst|tx_queue|queue_mem~107_combout ))

	.dataa(gnd),
	.datab(\keyboard_inst|tx_queue|read_addr [2]),
	.datac(\keyboard_inst|tx_queue|queue_mem~107_combout ),
	.datad(\keyboard_inst|tx_queue|queue_mem~105_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~108_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~108 .lut_mask = 16'hFC30;
defparam \keyboard_inst|tx_queue|queue_mem~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N11
dffeas \keyboard_inst|tx_queue|dout[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|dout[6] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|dout[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N17
dffeas \keyboard_inst|tx_queue|queue_mem~47 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~47 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N19
dffeas \keyboard_inst|tx_queue|queue_mem~63 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~63 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N7
dffeas \keyboard_inst|tx_queue|queue_mem~39 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~39 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N15
dffeas \keyboard_inst|tx_queue|queue_mem~55 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~55 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~109 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~109_combout  = (\keyboard_inst|tx_queue|read_addr [0] & (\keyboard_inst|tx_queue|read_addr [1])) # (!\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|read_addr [1] & 
// ((\keyboard_inst|tx_queue|queue_mem~55_q ))) # (!\keyboard_inst|tx_queue|read_addr [1] & (\keyboard_inst|tx_queue|queue_mem~39_q ))))

	.dataa(\keyboard_inst|tx_queue|read_addr [0]),
	.datab(\keyboard_inst|tx_queue|read_addr [1]),
	.datac(\keyboard_inst|tx_queue|queue_mem~39_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~55_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~109_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~109 .lut_mask = 16'hDC98;
defparam \keyboard_inst|tx_queue|queue_mem~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~110 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~110_combout  = (\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~109_combout  & ((\keyboard_inst|tx_queue|queue_mem~63_q ))) # (!\keyboard_inst|tx_queue|queue_mem~109_combout  & 
// (\keyboard_inst|tx_queue|queue_mem~47_q )))) # (!\keyboard_inst|tx_queue|read_addr [0] & (((\keyboard_inst|tx_queue|queue_mem~109_combout ))))

	.dataa(\keyboard_inst|tx_queue|read_addr [0]),
	.datab(\keyboard_inst|tx_queue|queue_mem~47_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~63_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~109_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~110_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~110 .lut_mask = 16'hF588;
defparam \keyboard_inst|tx_queue|queue_mem~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~23feeder (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~23feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~23feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~23feeder .lut_mask = 16'hF0F0;
defparam \keyboard_inst|tx_queue|queue_mem~23feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N13
dffeas \keyboard_inst|tx_queue|queue_mem~23 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~23feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|tx_queue|queue_mem~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~23 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~15feeder (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~15feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~15feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~15feeder .lut_mask = 16'hF0F0;
defparam \keyboard_inst|tx_queue|queue_mem~15feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N19
dffeas \keyboard_inst|tx_queue|queue_mem~15 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~15feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|tx_queue|queue_mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~15 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~15 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N25
dffeas \keyboard_inst|tx_queue|queue_mem~7 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~7 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~111 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~111_combout  = (\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~15_q ) # ((\keyboard_inst|tx_queue|read_addr [1])))) # (!\keyboard_inst|tx_queue|read_addr [0] & 
// (((\keyboard_inst|tx_queue|queue_mem~7_q  & !\keyboard_inst|tx_queue|read_addr [1]))))

	.dataa(\keyboard_inst|tx_queue|read_addr [0]),
	.datab(\keyboard_inst|tx_queue|queue_mem~15_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~7_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~111_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~111 .lut_mask = 16'hAAD8;
defparam \keyboard_inst|tx_queue|queue_mem~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N15
dffeas \keyboard_inst|tx_queue|queue_mem~31 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~31 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~112 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~112_combout  = (\keyboard_inst|tx_queue|queue_mem~111_combout  & (((\keyboard_inst|tx_queue|queue_mem~31_q ) # (!\keyboard_inst|tx_queue|read_addr [1])))) # (!\keyboard_inst|tx_queue|queue_mem~111_combout  & 
// (\keyboard_inst|tx_queue|queue_mem~23_q  & ((\keyboard_inst|tx_queue|read_addr [1]))))

	.dataa(\keyboard_inst|tx_queue|queue_mem~23_q ),
	.datab(\keyboard_inst|tx_queue|queue_mem~111_combout ),
	.datac(\keyboard_inst|tx_queue|queue_mem~31_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~112_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~112 .lut_mask = 16'hE2CC;
defparam \keyboard_inst|tx_queue|queue_mem~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~113 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~113_combout  = (\keyboard_inst|tx_queue|read_addr [2] & (\keyboard_inst|tx_queue|queue_mem~110_combout )) # (!\keyboard_inst|tx_queue|read_addr [2] & ((\keyboard_inst|tx_queue|queue_mem~112_combout )))

	.dataa(gnd),
	.datab(\keyboard_inst|tx_queue|read_addr [2]),
	.datac(\keyboard_inst|tx_queue|queue_mem~110_combout ),
	.datad(\keyboard_inst|tx_queue|queue_mem~112_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~113_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~113 .lut_mask = 16'hF3C0;
defparam \keyboard_inst|tx_queue|queue_mem~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N5
dffeas \keyboard_inst|tx_queue|dout[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|dout[7] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|dout[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N5
dffeas \keyboard_inst|tx_queue|queue_mem~4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~4 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N17
dffeas \keyboard_inst|tx_queue|queue_mem~12 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~12 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~96 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~96_combout  = (\keyboard_inst|tx_queue|read_addr [0] & (((\keyboard_inst|tx_queue|queue_mem~12_q ) # (\keyboard_inst|tx_queue|read_addr [1])))) # (!\keyboard_inst|tx_queue|read_addr [0] & 
// (\keyboard_inst|tx_queue|queue_mem~4_q  & ((!\keyboard_inst|tx_queue|read_addr [1]))))

	.dataa(\keyboard_inst|tx_queue|read_addr [0]),
	.datab(\keyboard_inst|tx_queue|queue_mem~4_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~12_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~96_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~96 .lut_mask = 16'hAAE4;
defparam \keyboard_inst|tx_queue|queue_mem~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~20feeder (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~20feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~20feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~20feeder .lut_mask = 16'hF0F0;
defparam \keyboard_inst|tx_queue|queue_mem~20feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N3
dffeas \keyboard_inst|tx_queue|queue_mem~20 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~20feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|tx_queue|queue_mem~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~20 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N25
dffeas \keyboard_inst|tx_queue|queue_mem~28 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~28 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~97 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~97_combout  = (\keyboard_inst|tx_queue|queue_mem~96_combout  & (((\keyboard_inst|tx_queue|queue_mem~28_q ) # (!\keyboard_inst|tx_queue|read_addr [1])))) # (!\keyboard_inst|tx_queue|queue_mem~96_combout  & 
// (\keyboard_inst|tx_queue|queue_mem~20_q  & ((\keyboard_inst|tx_queue|read_addr [1]))))

	.dataa(\keyboard_inst|tx_queue|queue_mem~96_combout ),
	.datab(\keyboard_inst|tx_queue|queue_mem~20_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~28_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~97_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~97 .lut_mask = 16'hE4AA;
defparam \keyboard_inst|tx_queue|queue_mem~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N25
dffeas \keyboard_inst|tx_queue|queue_mem~44 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~44 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N3
dffeas \keyboard_inst|tx_queue|queue_mem~60 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~60 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N23
dffeas \keyboard_inst|tx_queue|queue_mem~36 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~36 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N11
dffeas \keyboard_inst|tx_queue|queue_mem~52 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~52 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~94 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~94_combout  = (\keyboard_inst|tx_queue|read_addr [0] & (\keyboard_inst|tx_queue|read_addr [1])) # (!\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|read_addr [1] & 
// ((\keyboard_inst|tx_queue|queue_mem~52_q ))) # (!\keyboard_inst|tx_queue|read_addr [1] & (\keyboard_inst|tx_queue|queue_mem~36_q ))))

	.dataa(\keyboard_inst|tx_queue|read_addr [0]),
	.datab(\keyboard_inst|tx_queue|read_addr [1]),
	.datac(\keyboard_inst|tx_queue|queue_mem~36_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~52_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~94_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~94 .lut_mask = 16'hDC98;
defparam \keyboard_inst|tx_queue|queue_mem~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~95 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~95_combout  = (\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~94_combout  & ((\keyboard_inst|tx_queue|queue_mem~60_q ))) # (!\keyboard_inst|tx_queue|queue_mem~94_combout  & 
// (\keyboard_inst|tx_queue|queue_mem~44_q )))) # (!\keyboard_inst|tx_queue|read_addr [0] & (((\keyboard_inst|tx_queue|queue_mem~94_combout ))))

	.dataa(\keyboard_inst|tx_queue|read_addr [0]),
	.datab(\keyboard_inst|tx_queue|queue_mem~44_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~60_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~94_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~95_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~95 .lut_mask = 16'hF588;
defparam \keyboard_inst|tx_queue|queue_mem~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~98 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~98_combout  = (\keyboard_inst|tx_queue|read_addr [2] & ((\keyboard_inst|tx_queue|queue_mem~95_combout ))) # (!\keyboard_inst|tx_queue|read_addr [2] & (\keyboard_inst|tx_queue|queue_mem~97_combout ))

	.dataa(gnd),
	.datab(\keyboard_inst|tx_queue|read_addr [2]),
	.datac(\keyboard_inst|tx_queue|queue_mem~97_combout ),
	.datad(\keyboard_inst|tx_queue|queue_mem~95_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~98_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~98 .lut_mask = 16'hFC30;
defparam \keyboard_inst|tx_queue|queue_mem~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N31
dffeas \keyboard_inst|tx_queue|dout[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|dout[4] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|WideXnor0~1 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|WideXnor0~1_combout  = \keyboard_inst|tx_queue|dout [6] $ (\keyboard_inst|tx_queue|dout [5] $ (\keyboard_inst|tx_queue|dout [7] $ (\keyboard_inst|tx_queue|dout [4])))

	.dataa(\keyboard_inst|tx_queue|dout [6]),
	.datab(\keyboard_inst|tx_queue|dout [5]),
	.datac(\keyboard_inst|tx_queue|dout [7]),
	.datad(\keyboard_inst|tx_queue|dout [4]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|WideXnor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|WideXnor0~1 .lut_mask = 16'h6996;
defparam \keyboard_inst|ps2_host_inst|WideXnor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|WideXnor0~0 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|WideXnor0~0_combout  = \keyboard_inst|tx_queue|dout [2] $ (\keyboard_inst|tx_queue|dout [1] $ (\keyboard_inst|tx_queue|dout [3] $ (\keyboard_inst|tx_queue|dout [0])))

	.dataa(\keyboard_inst|tx_queue|dout [2]),
	.datab(\keyboard_inst|tx_queue|dout [1]),
	.datac(\keyboard_inst|tx_queue|dout [3]),
	.datad(\keyboard_inst|tx_queue|dout [0]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|WideXnor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|WideXnor0~0 .lut_mask = 16'h6996;
defparam \keyboard_inst|ps2_host_inst|WideXnor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~10 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~10_combout  = (\keyboard_inst|ps2_host_inst|WideXnor0~1_combout  $ (!\keyboard_inst|ps2_host_inst|WideXnor0~0_combout )) # (!\keyboard_inst|ps2_host_inst|Equal0~3_combout )

	.dataa(\keyboard_inst|ps2_host_inst|WideXnor0~1_combout ),
	.datab(gnd),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\keyboard_inst|ps2_host_inst|WideXnor0~0_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~10 .lut_mask = 16'hAF5F;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N23
dffeas \keyboard_inst|ps2_host_inst|prev_ps2_clk (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|ps2_clk_s~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|prev_ps2_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|prev_ps2_clk .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|prev_ps2_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~1 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~1_combout  = (\keyboard_inst|ps2_host_inst|Equal0~3_combout ) # ((\keyboard_inst|ps2_host_inst|prev_ps2_clk~q  & !\keyboard_inst|ps2_host_inst|ps2_clk_s~q ))

	.dataa(\keyboard_inst|ps2_host_inst|prev_ps2_clk~q ),
	.datab(gnd),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\keyboard_inst|ps2_host_inst|ps2_clk_s~q ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~1 .lut_mask = 16'hF0FA;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N17
dffeas \keyboard_inst|ps2_host_inst|tx_shift_reg[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_shift_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|tx_shift_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[9] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~9 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~9_combout  = (\keyboard_inst|ps2_host_inst|Equal0~3_combout  & (\keyboard_inst|tx_queue|dout [7])) # (!\keyboard_inst|ps2_host_inst|Equal0~3_combout  & ((\keyboard_inst|ps2_host_inst|tx_shift_reg [9])))

	.dataa(gnd),
	.datab(\keyboard_inst|tx_queue|dout [7]),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\keyboard_inst|ps2_host_inst|tx_shift_reg [9]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~9 .lut_mask = 16'hCFC0;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N21
dffeas \keyboard_inst|ps2_host_inst|tx_shift_reg[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_shift_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|tx_shift_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[8] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~8 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~8_combout  = (\keyboard_inst|ps2_host_inst|Equal0~3_combout  & (\keyboard_inst|tx_queue|dout [6])) # (!\keyboard_inst|ps2_host_inst|Equal0~3_combout  & ((\keyboard_inst|ps2_host_inst|tx_shift_reg [8])))

	.dataa(\keyboard_inst|tx_queue|dout [6]),
	.datab(gnd),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\keyboard_inst|ps2_host_inst|tx_shift_reg [8]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~8 .lut_mask = 16'hAFA0;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N7
dffeas \keyboard_inst|ps2_host_inst|tx_shift_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_shift_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|tx_shift_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[7] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~7 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~7_combout  = (\keyboard_inst|ps2_host_inst|Equal0~3_combout  & (\keyboard_inst|tx_queue|dout [5])) # (!\keyboard_inst|ps2_host_inst|Equal0~3_combout  & ((\keyboard_inst|ps2_host_inst|tx_shift_reg [7])))

	.dataa(gnd),
	.datab(\keyboard_inst|tx_queue|dout [5]),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\keyboard_inst|ps2_host_inst|tx_shift_reg [7]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~7 .lut_mask = 16'hCFC0;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N23
dffeas \keyboard_inst|ps2_host_inst|tx_shift_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_shift_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|tx_shift_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[6] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~6 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~6_combout  = (\keyboard_inst|ps2_host_inst|Equal0~3_combout  & ((\keyboard_inst|tx_queue|dout [4]))) # (!\keyboard_inst|ps2_host_inst|Equal0~3_combout  & (\keyboard_inst|ps2_host_inst|tx_shift_reg [6]))

	.dataa(\keyboard_inst|ps2_host_inst|tx_shift_reg [6]),
	.datab(\keyboard_inst|tx_queue|dout [4]),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~6 .lut_mask = 16'hCACA;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N29
dffeas \keyboard_inst|ps2_host_inst|tx_shift_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|tx_shift_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[5] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~5 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~5_combout  = (\keyboard_inst|ps2_host_inst|Equal0~3_combout  & (\keyboard_inst|tx_queue|dout [3])) # (!\keyboard_inst|ps2_host_inst|Equal0~3_combout  & ((\keyboard_inst|ps2_host_inst|tx_shift_reg [5])))

	.dataa(\keyboard_inst|tx_queue|dout [3]),
	.datab(gnd),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\keyboard_inst|ps2_host_inst|tx_shift_reg [5]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~5 .lut_mask = 16'hAFA0;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N15
dffeas \keyboard_inst|ps2_host_inst|tx_shift_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_shift_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|tx_shift_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[4] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~4 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~4_combout  = (\keyboard_inst|ps2_host_inst|Equal0~3_combout  & (\keyboard_inst|tx_queue|dout [2])) # (!\keyboard_inst|ps2_host_inst|Equal0~3_combout  & ((\keyboard_inst|ps2_host_inst|tx_shift_reg [4])))

	.dataa(\keyboard_inst|tx_queue|dout [2]),
	.datab(\keyboard_inst|ps2_host_inst|tx_shift_reg [4]),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~4 .lut_mask = 16'hACAC;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N25
dffeas \keyboard_inst|ps2_host_inst|tx_shift_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|tx_shift_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[3] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~3 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~3_combout  = (\keyboard_inst|ps2_host_inst|Equal0~3_combout  & (\keyboard_inst|tx_queue|dout [1])) # (!\keyboard_inst|ps2_host_inst|Equal0~3_combout  & ((\keyboard_inst|ps2_host_inst|tx_shift_reg [3])))

	.dataa(gnd),
	.datab(\keyboard_inst|tx_queue|dout [1]),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\keyboard_inst|ps2_host_inst|tx_shift_reg [3]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~3 .lut_mask = 16'hCFC0;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N1
dffeas \keyboard_inst|ps2_host_inst|tx_shift_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|tx_shift_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[2] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~2 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~2_combout  = (\keyboard_inst|ps2_host_inst|Equal0~3_combout  & (\keyboard_inst|tx_queue|dout [0])) # (!\keyboard_inst|ps2_host_inst|Equal0~3_combout  & ((\keyboard_inst|ps2_host_inst|tx_shift_reg [2])))

	.dataa(\keyboard_inst|tx_queue|dout [0]),
	.datab(gnd),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\keyboard_inst|ps2_host_inst|tx_shift_reg [2]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~2 .lut_mask = 16'hAFA0;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N5
dffeas \keyboard_inst|ps2_host_inst|tx_shift_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|tx_shift_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[1] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~0 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~0_combout  = (!\keyboard_inst|ps2_host_inst|Equal0~3_combout  & \keyboard_inst|ps2_host_inst|tx_shift_reg [1])

	.dataa(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datab(gnd),
	.datac(\keyboard_inst|ps2_host_inst|tx_shift_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~0 .lut_mask = 16'h5050;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N11
dffeas \keyboard_inst|ps2_host_inst|tx_shift_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|tx_shift_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[0] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|WideAnd0~0 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|WideAnd0~0_combout  = (\keyboard_inst|ps2_host_inst|tx_shift_reg [0] & (\keyboard_inst|ps2_host_inst|tx_shift_reg [2] & (\keyboard_inst|ps2_host_inst|tx_shift_reg [1] & \keyboard_inst|ps2_host_inst|tx_shift_reg [3])))

	.dataa(\keyboard_inst|ps2_host_inst|tx_shift_reg [0]),
	.datab(\keyboard_inst|ps2_host_inst|tx_shift_reg [2]),
	.datac(\keyboard_inst|ps2_host_inst|tx_shift_reg [1]),
	.datad(\keyboard_inst|ps2_host_inst|tx_shift_reg [3]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|WideAnd0~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|WideAnd0~0 .lut_mask = 16'h8000;
defparam \keyboard_inst|ps2_host_inst|WideAnd0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|WideAnd0~1 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|WideAnd0~1_combout  = (\keyboard_inst|ps2_host_inst|tx_shift_reg [7] & (\keyboard_inst|ps2_host_inst|tx_shift_reg [4] & (\keyboard_inst|ps2_host_inst|tx_shift_reg [6] & \keyboard_inst|ps2_host_inst|tx_shift_reg [5])))

	.dataa(\keyboard_inst|ps2_host_inst|tx_shift_reg [7]),
	.datab(\keyboard_inst|ps2_host_inst|tx_shift_reg [4]),
	.datac(\keyboard_inst|ps2_host_inst|tx_shift_reg [6]),
	.datad(\keyboard_inst|ps2_host_inst|tx_shift_reg [5]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|WideAnd0~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|WideAnd0~1 .lut_mask = 16'h8000;
defparam \keyboard_inst|ps2_host_inst|WideAnd0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|WideAnd0~2 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|WideAnd0~2_combout  = (\keyboard_inst|ps2_host_inst|WideAnd0~0_combout  & (\keyboard_inst|ps2_host_inst|tx_shift_reg [8] & (\keyboard_inst|ps2_host_inst|WideAnd0~1_combout  & \keyboard_inst|ps2_host_inst|tx_shift_reg [9])))

	.dataa(\keyboard_inst|ps2_host_inst|WideAnd0~0_combout ),
	.datab(\keyboard_inst|ps2_host_inst|tx_shift_reg [8]),
	.datac(\keyboard_inst|ps2_host_inst|WideAnd0~1_combout ),
	.datad(\keyboard_inst|ps2_host_inst|tx_shift_reg [9]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|WideAnd0~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|WideAnd0~2 .lut_mask = 16'h8000;
defparam \keyboard_inst|ps2_host_inst|WideAnd0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N19
dffeas \keyboard_inst|ps2_host_inst|prev_tx_last (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|WideAnd0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|prev_tx_last~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|prev_tx_last .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|prev_tx_last .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_done~0 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_done~0_combout  = (!\keyboard_inst|ps2_host_inst|tx_ready~q  & ((\keyboard_inst|ps2_host_inst|tx_done~q ) # ((!\keyboard_inst|ps2_host_inst|prev_tx_last~q  & \keyboard_inst|ps2_host_inst|WideAnd0~2_combout ))))

	.dataa(\keyboard_inst|ps2_host_inst|prev_tx_last~q ),
	.datab(\keyboard_inst|ps2_host_inst|tx_ready~q ),
	.datac(\keyboard_inst|ps2_host_inst|tx_done~q ),
	.datad(\keyboard_inst|ps2_host_inst|WideAnd0~2_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_done~0 .lut_mask = 16'h3130;
defparam \keyboard_inst|ps2_host_inst|tx_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N1
dffeas \keyboard_inst|ps2_host_inst|tx_done (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_done .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_ready~0 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_ready~0_combout  = (!\keyboard_inst|ps2_host_inst|ps2_data_s~q  & (!\keyboard_inst|ps2_host_inst|ps2_clk_s~q  & (\keyboard_inst|ps2_host_inst|tx_done~q  & \keyboard_inst|ps2_host_inst|prev_ps2_clk~q )))

	.dataa(\keyboard_inst|ps2_host_inst|ps2_data_s~q ),
	.datab(\keyboard_inst|ps2_host_inst|ps2_clk_s~q ),
	.datac(\keyboard_inst|ps2_host_inst|tx_done~q ),
	.datad(\keyboard_inst|ps2_host_inst|prev_ps2_clk~q ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_ready~0 .lut_mask = 16'h1000;
defparam \keyboard_inst|ps2_host_inst|tx_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N31
dffeas \keyboard_inst|ps2_host_inst|tx_ready (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_ready .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N26
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_inhibit~0 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_inhibit~0_combout  = (!\keyboard_inst|ps2_host_inst|tx_ready~q  & ((\keyboard_inst|ps2_host_inst|rx_inhibit~q ) # ((\keyboard_inst|tx_req~combout  & !\keyboard_inst|ps2_host_inst|prev_tx_req~q ))))

	.dataa(\keyboard_inst|ps2_host_inst|tx_ready~q ),
	.datab(\keyboard_inst|tx_req~combout ),
	.datac(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.datad(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_inhibit~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_inhibit~0 .lut_mask = 16'h5054;
defparam \keyboard_inst|ps2_host_inst|rx_inhibit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N27
dffeas \keyboard_inst|ps2_host_inst|rx_inhibit (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_inhibit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_inhibit .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_inhibit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|always0~0 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|always0~0_combout  = (\keyboard_inst|ps2_host_inst|rx_inhibit~q ) # (\keyboard_inst|ps2_host_inst|rx_shift_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.datad(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|always0~0 .lut_mask = 16'hFFF0;
defparam \keyboard_inst|ps2_host_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N16
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~11 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout  = (\keyboard_inst|ps2_host_inst|prev_ps2_clk~q  & !\keyboard_inst|ps2_host_inst|ps2_clk_s~q )

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|prev_ps2_clk~q ),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|ps2_clk_s~q ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~11 .lut_mask = 16'h00CC;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N12
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~11 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~11_combout  = (\keyboard_inst|ps2_host_inst|ps2_clk_s~q  & (!\keyboard_inst|ps2_host_inst|rx_shift_reg [11])) # (!\keyboard_inst|ps2_host_inst|ps2_clk_s~q  & ((\keyboard_inst|ps2_host_inst|prev_ps2_clk~q  & 
// ((\keyboard_inst|ps2_host_inst|ps2_data_s~q ))) # (!\keyboard_inst|ps2_host_inst|prev_ps2_clk~q  & (!\keyboard_inst|ps2_host_inst|rx_shift_reg [11]))))

	.dataa(\keyboard_inst|ps2_host_inst|ps2_clk_s~q ),
	.datab(\keyboard_inst|ps2_host_inst|rx_shift_reg [11]),
	.datac(\keyboard_inst|ps2_host_inst|ps2_data_s~q ),
	.datad(\keyboard_inst|ps2_host_inst|prev_ps2_clk~q ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~11 .lut_mask = 16'h7233;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~12 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~12_combout  = (!\keyboard_inst|ps2_host_inst|rx_inhibit~q  & (!\keyboard_inst|ps2_host_inst|rx_shift_reg~11_combout  & (!\rst~q  & !\keyboard_inst|ps2_host_inst|rx_shift_reg [0])))

	.dataa(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.datab(\keyboard_inst|ps2_host_inst|rx_shift_reg~11_combout ),
	.datac(\rst~q ),
	.datad(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~12 .lut_mask = 16'h0001;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N19
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[11] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N10
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~10 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~10_combout  = (!\keyboard_inst|ps2_host_inst|always0~0_combout  & ((\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout  & (!\keyboard_inst|ps2_host_inst|rx_shift_reg [11])) # 
// (!\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout  & ((\keyboard_inst|ps2_host_inst|rx_shift_reg [10])))))

	.dataa(\keyboard_inst|ps2_host_inst|rx_shift_reg [11]),
	.datab(\keyboard_inst|ps2_host_inst|always0~0_combout ),
	.datac(\keyboard_inst|ps2_host_inst|rx_shift_reg [10]),
	.datad(\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~10 .lut_mask = 16'h1130;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N11
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[10] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N8
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~4 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~4_combout  = (!\keyboard_inst|ps2_host_inst|always0~0_combout  & ((\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout  & (\keyboard_inst|ps2_host_inst|rx_shift_reg [10])) # 
// (!\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout  & ((\keyboard_inst|ps2_host_inst|rx_shift_reg [9])))))

	.dataa(\keyboard_inst|ps2_host_inst|rx_shift_reg [10]),
	.datab(\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout ),
	.datac(\keyboard_inst|ps2_host_inst|rx_shift_reg [9]),
	.datad(\keyboard_inst|ps2_host_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~4 .lut_mask = 16'h00B8;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N9
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[9] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N20
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~8 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~8_combout  = (!\keyboard_inst|ps2_host_inst|always0~0_combout  & ((\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout  & (\keyboard_inst|ps2_host_inst|rx_shift_reg [9])) # 
// (!\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout  & ((\keyboard_inst|ps2_host_inst|rx_shift_reg [8])))))

	.dataa(\keyboard_inst|ps2_host_inst|rx_shift_reg [9]),
	.datab(\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout ),
	.datac(\keyboard_inst|ps2_host_inst|rx_shift_reg [8]),
	.datad(\keyboard_inst|ps2_host_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~8 .lut_mask = 16'h00B8;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N21
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[8] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N0
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~9 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~9_combout  = (!\keyboard_inst|ps2_host_inst|always0~0_combout  & ((\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout  & (\keyboard_inst|ps2_host_inst|rx_shift_reg [8])) # 
// (!\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout  & ((\keyboard_inst|ps2_host_inst|rx_shift_reg [7])))))

	.dataa(\keyboard_inst|ps2_host_inst|rx_shift_reg [8]),
	.datab(\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout ),
	.datac(\keyboard_inst|ps2_host_inst|rx_shift_reg [7]),
	.datad(\keyboard_inst|ps2_host_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~9 .lut_mask = 16'h00B8;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N1
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[7] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N12
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~6 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~6_combout  = (!\keyboard_inst|ps2_host_inst|always0~0_combout  & ((\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout  & (\keyboard_inst|ps2_host_inst|rx_shift_reg [7])) # 
// (!\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout  & ((\keyboard_inst|ps2_host_inst|rx_shift_reg [6])))))

	.dataa(\keyboard_inst|ps2_host_inst|rx_shift_reg [7]),
	.datab(\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout ),
	.datac(\keyboard_inst|ps2_host_inst|rx_shift_reg [6]),
	.datad(\keyboard_inst|ps2_host_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~6 .lut_mask = 16'h00B8;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N13
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[6] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~7 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~7_combout  = (!\keyboard_inst|ps2_host_inst|always0~0_combout  & ((\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout  & (\keyboard_inst|ps2_host_inst|rx_shift_reg [6])) # 
// (!\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout  & ((\keyboard_inst|ps2_host_inst|rx_shift_reg [5])))))

	.dataa(\keyboard_inst|ps2_host_inst|rx_shift_reg [6]),
	.datab(\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout ),
	.datac(\keyboard_inst|ps2_host_inst|rx_shift_reg [5]),
	.datad(\keyboard_inst|ps2_host_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~7 .lut_mask = 16'h00B8;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N15
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[5] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N2
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~5 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~5_combout  = (!\keyboard_inst|ps2_host_inst|always0~0_combout  & ((\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout  & (\keyboard_inst|ps2_host_inst|rx_shift_reg [5])) # 
// (!\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout  & ((\keyboard_inst|ps2_host_inst|rx_shift_reg [4])))))

	.dataa(\keyboard_inst|ps2_host_inst|rx_shift_reg [5]),
	.datab(\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout ),
	.datac(\keyboard_inst|ps2_host_inst|rx_shift_reg [4]),
	.datad(\keyboard_inst|ps2_host_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~5 .lut_mask = 16'h00B8;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N3
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[4] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N6
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~3 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~3_combout  = (!\keyboard_inst|ps2_host_inst|always0~0_combout  & ((\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout  & (\keyboard_inst|ps2_host_inst|rx_shift_reg [4])) # 
// (!\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout  & ((\keyboard_inst|ps2_host_inst|rx_shift_reg [3])))))

	.dataa(\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout ),
	.datab(\keyboard_inst|ps2_host_inst|rx_shift_reg [4]),
	.datac(\keyboard_inst|ps2_host_inst|rx_shift_reg [3]),
	.datad(\keyboard_inst|ps2_host_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~3 .lut_mask = 16'h00D8;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N7
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[3] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N22
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~2 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~2_combout  = (!\keyboard_inst|ps2_host_inst|always0~0_combout  & ((\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout  & (\keyboard_inst|ps2_host_inst|rx_shift_reg [3])) # 
// (!\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout  & ((\keyboard_inst|ps2_host_inst|rx_shift_reg [2])))))

	.dataa(\keyboard_inst|ps2_host_inst|rx_shift_reg [3]),
	.datab(\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout ),
	.datac(\keyboard_inst|ps2_host_inst|rx_shift_reg [2]),
	.datad(\keyboard_inst|ps2_host_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~2 .lut_mask = 16'h00B8;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N23
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[2] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N4
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~1 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~1_combout  = (!\keyboard_inst|ps2_host_inst|always0~0_combout  & ((\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout  & (\keyboard_inst|ps2_host_inst|rx_shift_reg [2])) # 
// (!\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout  & ((\keyboard_inst|ps2_host_inst|rx_shift_reg [1])))))

	.dataa(\keyboard_inst|ps2_host_inst|rx_shift_reg [2]),
	.datab(\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout ),
	.datac(\keyboard_inst|ps2_host_inst|rx_shift_reg [1]),
	.datad(\keyboard_inst|ps2_host_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~1 .lut_mask = 16'h00B8;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N5
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[1] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N28
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~0 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~0_combout  = (!\keyboard_inst|ps2_host_inst|always0~0_combout  & (\keyboard_inst|ps2_host_inst|prev_ps2_clk~q  & (\keyboard_inst|ps2_host_inst|rx_shift_reg [1] & !\keyboard_inst|ps2_host_inst|ps2_clk_s~q )))

	.dataa(\keyboard_inst|ps2_host_inst|always0~0_combout ),
	.datab(\keyboard_inst|ps2_host_inst|prev_ps2_clk~q ),
	.datac(\keyboard_inst|ps2_host_inst|rx_shift_reg [1]),
	.datad(\keyboard_inst|ps2_host_inst|ps2_clk_s~q ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~0 .lut_mask = 16'h0040;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N29
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[0] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N28
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_ready~feeder (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_ready~feeder_combout  = \keyboard_inst|ps2_host_inst|rx_shift_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_ready~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_ready~feeder .lut_mask = 16'hFF00;
defparam \keyboard_inst|ps2_host_inst|rx_ready~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N29
dffeas \keyboard_inst|ps2_host_inst|rx_ready (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_ready~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_ready .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_ready .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N19
dffeas \keyboard_inst|rx_queue|prev_push (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_ready~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|prev_push~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|prev_push .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|prev_push .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneive_lcell_comb \keyboard_inst|data_read (
// Equation(s):
// \keyboard_inst|data_read~combout  = (\keyboard_en~combout  & (\IO_ren~2_combout  & !\CPU_inst|reg_file0|ivr_reg [0]))

	.dataa(\keyboard_en~combout ),
	.datab(\IO_ren~2_combout ),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|data_read~combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|data_read .lut_mask = 16'h0808;
defparam \keyboard_inst|data_read .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
cycloneive_lcell_comb \keyboard_inst|rx_queue|prev_pop~feeder (
// Equation(s):
// \keyboard_inst|rx_queue|prev_pop~feeder_combout  = \keyboard_inst|data_read~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyboard_inst|data_read~combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|prev_pop~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|prev_pop~feeder .lut_mask = 16'hFF00;
defparam \keyboard_inst|rx_queue|prev_pop~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N7
dffeas \keyboard_inst|rx_queue|prev_pop (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|prev_pop~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|prev_pop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|prev_pop .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|prev_pop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneive_lcell_comb \keyboard_inst|rx_queue|empty~2 (
// Equation(s):
// \keyboard_inst|rx_queue|empty~2_combout  = (!\keyboard_inst|rx_queue|prev_push~q  & \keyboard_inst|rx_queue|prev_pop~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard_inst|rx_queue|prev_push~q ),
	.datad(\keyboard_inst|rx_queue|prev_pop~q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|empty~2 .lut_mask = 16'h0F00;
defparam \keyboard_inst|rx_queue|empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N20
cycloneive_lcell_comb \keyboard_inst|rx_queue|Add0~1 (
// Equation(s):
// \keyboard_inst|rx_queue|Add0~1_combout  = \keyboard_inst|rx_queue|write_addr [0] $ (\keyboard_inst|ps2_host_inst|rx_ready~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard_inst|rx_queue|write_addr [0]),
	.datad(\keyboard_inst|ps2_host_inst|rx_ready~q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|Add0~1 .lut_mask = 16'h0FF0;
defparam \keyboard_inst|rx_queue|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N21
dffeas \keyboard_inst|rx_queue|write_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|write_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|write_addr[0] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|write_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N14
cycloneive_lcell_comb \keyboard_inst|rx_queue|Add0~0 (
// Equation(s):
// \keyboard_inst|rx_queue|Add0~0_combout  = \keyboard_inst|rx_queue|write_addr [1] $ (((\keyboard_inst|rx_queue|write_addr [0] & \keyboard_inst|ps2_host_inst|rx_ready~q )))

	.dataa(gnd),
	.datab(\keyboard_inst|rx_queue|write_addr [0]),
	.datac(\keyboard_inst|rx_queue|write_addr [1]),
	.datad(\keyboard_inst|ps2_host_inst|rx_ready~q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|Add0~0 .lut_mask = 16'h3CF0;
defparam \keyboard_inst|rx_queue|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N15
dffeas \keyboard_inst|rx_queue|write_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|write_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|write_addr[1] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|write_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N30
cycloneive_lcell_comb \keyboard_inst|rx_queue|Add0~2 (
// Equation(s):
// \keyboard_inst|rx_queue|Add0~2_combout  = \keyboard_inst|rx_queue|write_addr [2] $ (((\keyboard_inst|rx_queue|write_addr [1] & (\keyboard_inst|ps2_host_inst|rx_ready~q  & \keyboard_inst|rx_queue|write_addr [0]))))

	.dataa(\keyboard_inst|rx_queue|write_addr [1]),
	.datab(\keyboard_inst|ps2_host_inst|rx_ready~q ),
	.datac(\keyboard_inst|rx_queue|write_addr [2]),
	.datad(\keyboard_inst|rx_queue|write_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|Add0~2 .lut_mask = 16'h78F0;
defparam \keyboard_inst|rx_queue|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N31
dffeas \keyboard_inst|rx_queue|write_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|write_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|write_addr[2] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|write_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneive_lcell_comb \keyboard_inst|rx_queue|read_addr~0 (
// Equation(s):
// \keyboard_inst|rx_queue|read_addr~0_combout  = \keyboard_inst|rx_queue|read_addr [0] $ (((\keyboard_en~combout  & (!\CPU_inst|reg_file0|ivr_reg [0] & \IO_ren~2_combout ))))

	.dataa(\keyboard_en~combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\keyboard_inst|rx_queue|read_addr [0]),
	.datad(\IO_ren~2_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|read_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|read_addr~0 .lut_mask = 16'hD2F0;
defparam \keyboard_inst|rx_queue|read_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N13
dffeas \keyboard_inst|rx_queue|read_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|read_addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|read_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|read_addr[0] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|read_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneive_lcell_comb \keyboard_inst|rx_queue|read_addr~1 (
// Equation(s):
// \keyboard_inst|rx_queue|read_addr~1_combout  = \keyboard_inst|rx_queue|read_addr [1] $ (((\keyboard_inst|rx_queue|read_addr [0] & \keyboard_inst|data_read~combout )))

	.dataa(\keyboard_inst|rx_queue|read_addr [0]),
	.datab(gnd),
	.datac(\keyboard_inst|rx_queue|read_addr [1]),
	.datad(\keyboard_inst|data_read~combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|read_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|read_addr~1 .lut_mask = 16'h5AF0;
defparam \keyboard_inst|rx_queue|read_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N5
dffeas \keyboard_inst|rx_queue|read_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|read_addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|read_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|read_addr[1] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|read_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \keyboard_inst|rx_queue|read_addr~2 (
// Equation(s):
// \keyboard_inst|rx_queue|read_addr~2_combout  = \keyboard_inst|rx_queue|read_addr [2] $ (((\keyboard_inst|rx_queue|read_addr [0] & (\keyboard_inst|data_read~combout  & \keyboard_inst|rx_queue|read_addr [1]))))

	.dataa(\keyboard_inst|rx_queue|read_addr [0]),
	.datab(\keyboard_inst|data_read~combout ),
	.datac(\keyboard_inst|rx_queue|read_addr [2]),
	.datad(\keyboard_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|read_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|read_addr~2 .lut_mask = 16'h78F0;
defparam \keyboard_inst|rx_queue|read_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N9
dffeas \keyboard_inst|rx_queue|read_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|read_addr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|read_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|read_addr[2] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|read_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N28
cycloneive_lcell_comb \keyboard_inst|rx_queue|empty~0 (
// Equation(s):
// \keyboard_inst|rx_queue|empty~0_combout  = (\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|write_addr [1] & (\keyboard_inst|rx_queue|read_addr [0] $ (!\keyboard_inst|rx_queue|write_addr [0])))) # (!\keyboard_inst|rx_queue|read_addr [1] & 
// (!\keyboard_inst|rx_queue|write_addr [1] & (\keyboard_inst|rx_queue|read_addr [0] $ (!\keyboard_inst|rx_queue|write_addr [0]))))

	.dataa(\keyboard_inst|rx_queue|read_addr [1]),
	.datab(\keyboard_inst|rx_queue|write_addr [1]),
	.datac(\keyboard_inst|rx_queue|read_addr [0]),
	.datad(\keyboard_inst|rx_queue|write_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|empty~0 .lut_mask = 16'h9009;
defparam \keyboard_inst|rx_queue|empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N20
cycloneive_lcell_comb \keyboard_inst|rx_queue|empty~1 (
// Equation(s):
// \keyboard_inst|rx_queue|empty~1_combout  = (\keyboard_inst|rx_queue|empty~0_combout  & (\keyboard_inst|rx_queue|write_addr [2] $ (!\keyboard_inst|rx_queue|read_addr [2])))

	.dataa(\keyboard_inst|rx_queue|write_addr [2]),
	.datab(gnd),
	.datac(\keyboard_inst|rx_queue|read_addr [2]),
	.datad(\keyboard_inst|rx_queue|empty~0_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|empty~1 .lut_mask = 16'hA500;
defparam \keyboard_inst|rx_queue|empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N22
cycloneive_lcell_comb \keyboard_inst|rx_queue|empty~3 (
// Equation(s):
// \keyboard_inst|rx_queue|empty~3_combout  = (!\rst~q  & (((!\keyboard_inst|rx_queue|empty~2_combout  & \keyboard_inst|rx_queue|empty~q )) # (!\keyboard_inst|rx_queue|empty~1_combout )))

	.dataa(\rst~q ),
	.datab(\keyboard_inst|rx_queue|empty~2_combout ),
	.datac(\keyboard_inst|rx_queue|empty~q ),
	.datad(\keyboard_inst|rx_queue|empty~1_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|empty~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|empty~3 .lut_mask = 16'h1055;
defparam \keyboard_inst|rx_queue|empty~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N23
dffeas \keyboard_inst|rx_queue|empty (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|empty~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|empty .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N18
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_data~6 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_data~6_combout  = (\keyboard_inst|ps2_host_inst|rx_shift_reg [5] & \keyboard_inst|ps2_host_inst|rx_shift_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard_inst|ps2_host_inst|rx_shift_reg [5]),
	.datad(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data~6 .lut_mask = 16'hF000;
defparam \keyboard_inst|ps2_host_inst|rx_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N20
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_data~1 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_data~1_combout  = (\rst~q ) # (\keyboard_inst|ps2_host_inst|rx_shift_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data~1 .lut_mask = 16'hFFF0;
defparam \keyboard_inst|ps2_host_inst|rx_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N19
dffeas \keyboard_inst|ps2_host_inst|rx_data[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_data~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data[3] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N4
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~106 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~106_combout  = (!\keyboard_inst|rx_queue|write_addr [0] & (!\rst~q  & \keyboard_inst|ps2_host_inst|rx_ready~q ))

	.dataa(gnd),
	.datab(\keyboard_inst|rx_queue|write_addr [0]),
	.datac(\rst~q ),
	.datad(\keyboard_inst|ps2_host_inst|rx_ready~q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~106_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~106 .lut_mask = 16'h0300;
defparam \keyboard_inst|rx_queue|queue_mem~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N18
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~110 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~110_combout  = (!\keyboard_inst|rx_queue|write_addr [2] & (\keyboard_inst|rx_queue|queue_mem~106_combout  & \keyboard_inst|rx_queue|write_addr [1]))

	.dataa(\keyboard_inst|rx_queue|write_addr [2]),
	.datab(\keyboard_inst|rx_queue|queue_mem~106_combout ),
	.datac(\keyboard_inst|rx_queue|write_addr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~110_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~110 .lut_mask = 16'h4040;
defparam \keyboard_inst|rx_queue|queue_mem~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N13
dffeas \keyboard_inst|rx_queue|queue_mem~19 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~19 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N22
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~104 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~104_combout  = (\keyboard_inst|rx_queue|write_addr [0] & (!\rst~q  & \keyboard_inst|ps2_host_inst|rx_ready~q ))

	.dataa(gnd),
	.datab(\keyboard_inst|rx_queue|write_addr [0]),
	.datac(\rst~q ),
	.datad(\keyboard_inst|ps2_host_inst|rx_ready~q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~104_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~104 .lut_mask = 16'h0C00;
defparam \keyboard_inst|rx_queue|queue_mem~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N8
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~113 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~113_combout  = (\keyboard_inst|rx_queue|queue_mem~104_combout  & (\keyboard_inst|rx_queue|write_addr [1] & !\keyboard_inst|rx_queue|write_addr [2]))

	.dataa(\keyboard_inst|rx_queue|queue_mem~104_combout ),
	.datab(\keyboard_inst|rx_queue|write_addr [1]),
	.datac(\keyboard_inst|rx_queue|write_addr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~113_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~113 .lut_mask = 16'h0808;
defparam \keyboard_inst|rx_queue|queue_mem~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N7
dffeas \keyboard_inst|rx_queue|queue_mem~27 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~27 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N12
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~111 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~111_combout  = (\keyboard_inst|rx_queue|queue_mem~104_combout  & (!\keyboard_inst|rx_queue|write_addr [1] & !\keyboard_inst|rx_queue|write_addr [2]))

	.dataa(\keyboard_inst|rx_queue|queue_mem~104_combout ),
	.datab(\keyboard_inst|rx_queue|write_addr [1]),
	.datac(\keyboard_inst|rx_queue|write_addr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~111_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~111 .lut_mask = 16'h0202;
defparam \keyboard_inst|rx_queue|queue_mem~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N31
dffeas \keyboard_inst|rx_queue|queue_mem~11 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~11 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N0
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~112 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~112_combout  = (!\keyboard_inst|rx_queue|write_addr [2] & (\keyboard_inst|rx_queue|queue_mem~106_combout  & !\keyboard_inst|rx_queue|write_addr [1]))

	.dataa(\keyboard_inst|rx_queue|write_addr [2]),
	.datab(\keyboard_inst|rx_queue|queue_mem~106_combout ),
	.datac(\keyboard_inst|rx_queue|write_addr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~112_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~112 .lut_mask = 16'h0404;
defparam \keyboard_inst|rx_queue|queue_mem~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N7
dffeas \keyboard_inst|rx_queue|queue_mem~3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~3 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~91 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~91_combout  = (\keyboard_inst|rx_queue|read_addr [1] & (((\keyboard_inst|rx_queue|read_addr [0])))) # (!\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|read_addr [0] & 
// (\keyboard_inst|rx_queue|queue_mem~11_q )) # (!\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|queue_mem~3_q )))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~11_q ),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~3_q ),
	.datad(\keyboard_inst|rx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~91_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~91 .lut_mask = 16'hEE30;
defparam \keyboard_inst|rx_queue|queue_mem~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N6
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~92 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~92_combout  = (\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|queue_mem~91_combout  & ((\keyboard_inst|rx_queue|queue_mem~27_q ))) # (!\keyboard_inst|rx_queue|queue_mem~91_combout  & 
// (\keyboard_inst|rx_queue|queue_mem~19_q )))) # (!\keyboard_inst|rx_queue|read_addr [1] & (((\keyboard_inst|rx_queue|queue_mem~91_combout ))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~19_q ),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~27_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~91_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~92_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~92 .lut_mask = 16'hF388;
defparam \keyboard_inst|rx_queue|queue_mem~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N16
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~105 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~105_combout  = (\keyboard_inst|rx_queue|queue_mem~104_combout  & (!\keyboard_inst|rx_queue|write_addr [1] & \keyboard_inst|rx_queue|write_addr [2]))

	.dataa(\keyboard_inst|rx_queue|queue_mem~104_combout ),
	.datab(\keyboard_inst|rx_queue|write_addr [1]),
	.datac(\keyboard_inst|rx_queue|write_addr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~105_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~105 .lut_mask = 16'h2020;
defparam \keyboard_inst|rx_queue|queue_mem~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N11
dffeas \keyboard_inst|rx_queue|queue_mem~43 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~43 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N6
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~109 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~109_combout  = (\keyboard_inst|rx_queue|queue_mem~104_combout  & (\keyboard_inst|rx_queue|write_addr [1] & \keyboard_inst|rx_queue|write_addr [2]))

	.dataa(\keyboard_inst|rx_queue|queue_mem~104_combout ),
	.datab(\keyboard_inst|rx_queue|write_addr [1]),
	.datac(\keyboard_inst|rx_queue|write_addr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~109_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~109 .lut_mask = 16'h8080;
defparam \keyboard_inst|rx_queue|queue_mem~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N19
dffeas \keyboard_inst|rx_queue|queue_mem~59 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~59 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~108 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~108_combout  = (\keyboard_inst|rx_queue|write_addr [2] & (\keyboard_inst|rx_queue|queue_mem~106_combout  & !\keyboard_inst|rx_queue|write_addr [1]))

	.dataa(\keyboard_inst|rx_queue|write_addr [2]),
	.datab(\keyboard_inst|rx_queue|queue_mem~106_combout ),
	.datac(\keyboard_inst|rx_queue|write_addr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~108_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~108 .lut_mask = 16'h0808;
defparam \keyboard_inst|rx_queue|queue_mem~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N27
dffeas \keyboard_inst|rx_queue|queue_mem~35 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~35 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N2
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~107 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~107_combout  = (\keyboard_inst|rx_queue|write_addr [2] & (\keyboard_inst|rx_queue|queue_mem~106_combout  & \keyboard_inst|rx_queue|write_addr [1]))

	.dataa(\keyboard_inst|rx_queue|write_addr [2]),
	.datab(\keyboard_inst|rx_queue|queue_mem~106_combout ),
	.datac(\keyboard_inst|rx_queue|write_addr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~107_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~107 .lut_mask = 16'h8080;
defparam \keyboard_inst|rx_queue|queue_mem~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N1
dffeas \keyboard_inst|rx_queue|queue_mem~51 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~51 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~89 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~89_combout  = (\keyboard_inst|rx_queue|read_addr [0] & (\keyboard_inst|rx_queue|read_addr [1])) # (!\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|read_addr [1] & 
// ((\keyboard_inst|rx_queue|queue_mem~51_q ))) # (!\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|queue_mem~35_q ))))

	.dataa(\keyboard_inst|rx_queue|read_addr [0]),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~35_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~51_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~89_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~89 .lut_mask = 16'hDC98;
defparam \keyboard_inst|rx_queue|queue_mem~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N18
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~90 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~90_combout  = (\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|queue_mem~89_combout  & ((\keyboard_inst|rx_queue|queue_mem~59_q ))) # (!\keyboard_inst|rx_queue|queue_mem~89_combout  & 
// (\keyboard_inst|rx_queue|queue_mem~43_q )))) # (!\keyboard_inst|rx_queue|read_addr [0] & (((\keyboard_inst|rx_queue|queue_mem~89_combout ))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~43_q ),
	.datab(\keyboard_inst|rx_queue|read_addr [0]),
	.datac(\keyboard_inst|rx_queue|queue_mem~59_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~89_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~90_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~90 .lut_mask = 16'hF388;
defparam \keyboard_inst|rx_queue|queue_mem~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N18
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~93 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~93_combout  = (\keyboard_inst|rx_queue|read_addr [2] & ((\keyboard_inst|rx_queue|queue_mem~90_combout ))) # (!\keyboard_inst|rx_queue|read_addr [2] & (\keyboard_inst|rx_queue|queue_mem~92_combout ))

	.dataa(\keyboard_inst|rx_queue|queue_mem~92_combout ),
	.datab(gnd),
	.datac(\keyboard_inst|rx_queue|read_addr [2]),
	.datad(\keyboard_inst|rx_queue|queue_mem~90_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~93_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~93 .lut_mask = 16'hFA0A;
defparam \keyboard_inst|rx_queue|queue_mem~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N19
dffeas \keyboard_inst|rx_queue|dout[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|queue_mem~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|dout[3] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N30
cycloneive_lcell_comb \keyboard_inst|to_CPU~5 (
// Equation(s):
// \keyboard_inst|to_CPU~5_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & (\keyboard_inst|rx_queue|empty~q )) # (!\CPU_inst|reg_file0|ivr_reg [0] & ((\keyboard_inst|rx_queue|dout [3])))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(gnd),
	.datac(\keyboard_inst|rx_queue|empty~q ),
	.datad(\keyboard_inst|rx_queue|dout [3]),
	.cin(gnd),
	.combout(\keyboard_inst|to_CPU~5_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|to_CPU~5 .lut_mask = 16'hF5A0;
defparam \keyboard_inst|to_CPU~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N31
dffeas \keyboard_inst|to_CPU[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|to_CPU~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|to_CPU [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|to_CPU[3] .is_wysiwyg = "true";
defparam \keyboard_inst|to_CPU[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cycloneive_lcell_comb VGA_WrEn(
// Equation(s):
// \VGA_WrEn~combout  = (!\CPU_inst|n_LB_w6~q  & (\WideOr0~0_combout  & \CPU_inst|WC6~q ))

	.dataa(gnd),
	.datab(\CPU_inst|n_LB_w6~q ),
	.datac(\WideOr0~0_combout ),
	.datad(\CPU_inst|WC6~q ),
	.cin(gnd),
	.combout(\VGA_WrEn~combout ),
	.cout());
// synopsys translate_off
defparam VGA_WrEn.lut_mask = 16'h3000;
defparam VGA_WrEn.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N0
cycloneive_lcell_comb \VGA_inst|VDG|Add1~0 (
// Equation(s):
// \VGA_inst|VDG|Add1~0_combout  = \VGA_inst|VDG|pixel_count [0] $ (VCC)
// \VGA_inst|VDG|Add1~1  = CARRY(\VGA_inst|VDG|pixel_count [0])

	.dataa(gnd),
	.datab(\VGA_inst|VDG|pixel_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Add1~0_combout ),
	.cout(\VGA_inst|VDG|Add1~1 ));
// synopsys translate_off
defparam \VGA_inst|VDG|Add1~0 .lut_mask = 16'h33CC;
defparam \VGA_inst|VDG|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N1
dffeas \VGA_inst|VDG|pixel_count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|pixel_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[0] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|pixel_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N2
cycloneive_lcell_comb \VGA_inst|VDG|Add1~2 (
// Equation(s):
// \VGA_inst|VDG|Add1~2_combout  = (\VGA_inst|VDG|pixel_count [1] & (!\VGA_inst|VDG|Add1~1 )) # (!\VGA_inst|VDG|pixel_count [1] & ((\VGA_inst|VDG|Add1~1 ) # (GND)))
// \VGA_inst|VDG|Add1~3  = CARRY((!\VGA_inst|VDG|Add1~1 ) # (!\VGA_inst|VDG|pixel_count [1]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|pixel_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|Add1~1 ),
	.combout(\VGA_inst|VDG|Add1~2_combout ),
	.cout(\VGA_inst|VDG|Add1~3 ));
// synopsys translate_off
defparam \VGA_inst|VDG|Add1~2 .lut_mask = 16'h3C3F;
defparam \VGA_inst|VDG|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N3
dffeas \VGA_inst|VDG|pixel_count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|pixel_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[1] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|pixel_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N4
cycloneive_lcell_comb \VGA_inst|VDG|Add1~4 (
// Equation(s):
// \VGA_inst|VDG|Add1~4_combout  = (\VGA_inst|VDG|pixel_count [2] & (\VGA_inst|VDG|Add1~3  $ (GND))) # (!\VGA_inst|VDG|pixel_count [2] & (!\VGA_inst|VDG|Add1~3  & VCC))
// \VGA_inst|VDG|Add1~5  = CARRY((\VGA_inst|VDG|pixel_count [2] & !\VGA_inst|VDG|Add1~3 ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|pixel_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|Add1~3 ),
	.combout(\VGA_inst|VDG|Add1~4_combout ),
	.cout(\VGA_inst|VDG|Add1~5 ));
// synopsys translate_off
defparam \VGA_inst|VDG|Add1~4 .lut_mask = 16'hC30C;
defparam \VGA_inst|VDG|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N5
dffeas \VGA_inst|VDG|pixel_count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|Add1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|pixel_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[2] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|pixel_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N6
cycloneive_lcell_comb \VGA_inst|VDG|Add1~6 (
// Equation(s):
// \VGA_inst|VDG|Add1~6_combout  = (\VGA_inst|VDG|pixel_count [3] & (!\VGA_inst|VDG|Add1~5 )) # (!\VGA_inst|VDG|pixel_count [3] & ((\VGA_inst|VDG|Add1~5 ) # (GND)))
// \VGA_inst|VDG|Add1~7  = CARRY((!\VGA_inst|VDG|Add1~5 ) # (!\VGA_inst|VDG|pixel_count [3]))

	.dataa(\VGA_inst|VDG|pixel_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|Add1~5 ),
	.combout(\VGA_inst|VDG|Add1~6_combout ),
	.cout(\VGA_inst|VDG|Add1~7 ));
// synopsys translate_off
defparam \VGA_inst|VDG|Add1~6 .lut_mask = 16'h5A5F;
defparam \VGA_inst|VDG|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N7
dffeas \VGA_inst|VDG|pixel_count[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|Add1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|pixel_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[3] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|pixel_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N14
cycloneive_lcell_comb \VGA_inst|VDG|Add1~14 (
// Equation(s):
// \VGA_inst|VDG|Add1~14_combout  = (\VGA_inst|VDG|pixel_count [7] & (!\VGA_inst|VDG|Add1~13 )) # (!\VGA_inst|VDG|pixel_count [7] & ((\VGA_inst|VDG|Add1~13 ) # (GND)))
// \VGA_inst|VDG|Add1~15  = CARRY((!\VGA_inst|VDG|Add1~13 ) # (!\VGA_inst|VDG|pixel_count [7]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|pixel_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|Add1~13 ),
	.combout(\VGA_inst|VDG|Add1~14_combout ),
	.cout(\VGA_inst|VDG|Add1~15 ));
// synopsys translate_off
defparam \VGA_inst|VDG|Add1~14 .lut_mask = 16'h3C3F;
defparam \VGA_inst|VDG|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N16
cycloneive_lcell_comb \VGA_inst|VDG|Add1~16 (
// Equation(s):
// \VGA_inst|VDG|Add1~16_combout  = (\VGA_inst|VDG|pixel_count [8] & (\VGA_inst|VDG|Add1~15  $ (GND))) # (!\VGA_inst|VDG|pixel_count [8] & (!\VGA_inst|VDG|Add1~15  & VCC))
// \VGA_inst|VDG|Add1~17  = CARRY((\VGA_inst|VDG|pixel_count [8] & !\VGA_inst|VDG|Add1~15 ))

	.dataa(\VGA_inst|VDG|pixel_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|Add1~15 ),
	.combout(\VGA_inst|VDG|Add1~16_combout ),
	.cout(\VGA_inst|VDG|Add1~17 ));
// synopsys translate_off
defparam \VGA_inst|VDG|Add1~16 .lut_mask = 16'hA50A;
defparam \VGA_inst|VDG|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N26
cycloneive_lcell_comb \VGA_inst|VDG|next_pixel_count[8]~2 (
// Equation(s):
// \VGA_inst|VDG|next_pixel_count[8]~2_combout  = (\VGA_inst|VDG|Add1~16_combout  & ((!\VGA_inst|VDG|pixel_count [0]) # (!\VGA_inst|VDG|Equal3~2_combout )))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|Add1~16_combout ),
	.datac(\VGA_inst|VDG|Equal3~2_combout ),
	.datad(\VGA_inst|VDG|pixel_count [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_pixel_count[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_pixel_count[8]~2 .lut_mask = 16'h0CCC;
defparam \VGA_inst|VDG|next_pixel_count[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N27
dffeas \VGA_inst|VDG|pixel_count[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_pixel_count[8]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|pixel_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[8] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|pixel_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N2
cycloneive_lcell_comb \VGA_inst|VDG|Equal3~2 (
// Equation(s):
// \VGA_inst|VDG|Equal3~2_combout  = (\VGA_inst|VDG|Equal3~1_combout  & (\VGA_inst|VDG|pixel_count [8] & (!\VGA_inst|VDG|pixel_count [5] & !\VGA_inst|VDG|pixel_count [6])))

	.dataa(\VGA_inst|VDG|Equal3~1_combout ),
	.datab(\VGA_inst|VDG|pixel_count [8]),
	.datac(\VGA_inst|VDG|pixel_count [5]),
	.datad(\VGA_inst|VDG|pixel_count [6]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal3~2 .lut_mask = 16'h0008;
defparam \VGA_inst|VDG|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N8
cycloneive_lcell_comb \VGA_inst|VDG|Add1~8 (
// Equation(s):
// \VGA_inst|VDG|Add1~8_combout  = (\VGA_inst|VDG|pixel_count [4] & (\VGA_inst|VDG|Add1~7  $ (GND))) # (!\VGA_inst|VDG|pixel_count [4] & (!\VGA_inst|VDG|Add1~7  & VCC))
// \VGA_inst|VDG|Add1~9  = CARRY((\VGA_inst|VDG|pixel_count [4] & !\VGA_inst|VDG|Add1~7 ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|pixel_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|Add1~7 ),
	.combout(\VGA_inst|VDG|Add1~8_combout ),
	.cout(\VGA_inst|VDG|Add1~9 ));
// synopsys translate_off
defparam \VGA_inst|VDG|Add1~8 .lut_mask = 16'hC30C;
defparam \VGA_inst|VDG|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N9
dffeas \VGA_inst|VDG|pixel_count[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|Add1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|pixel_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[4] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|pixel_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N10
cycloneive_lcell_comb \VGA_inst|VDG|Add1~10 (
// Equation(s):
// \VGA_inst|VDG|Add1~10_combout  = (\VGA_inst|VDG|pixel_count [5] & (!\VGA_inst|VDG|Add1~9 )) # (!\VGA_inst|VDG|pixel_count [5] & ((\VGA_inst|VDG|Add1~9 ) # (GND)))
// \VGA_inst|VDG|Add1~11  = CARRY((!\VGA_inst|VDG|Add1~9 ) # (!\VGA_inst|VDG|pixel_count [5]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|pixel_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|Add1~9 ),
	.combout(\VGA_inst|VDG|Add1~10_combout ),
	.cout(\VGA_inst|VDG|Add1~11 ));
// synopsys translate_off
defparam \VGA_inst|VDG|Add1~10 .lut_mask = 16'h3C3F;
defparam \VGA_inst|VDG|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N14
cycloneive_lcell_comb \VGA_inst|VDG|next_pixel_count[5]~0 (
// Equation(s):
// \VGA_inst|VDG|next_pixel_count[5]~0_combout  = (\VGA_inst|VDG|Add1~10_combout  & ((!\VGA_inst|VDG|pixel_count [0]) # (!\VGA_inst|VDG|Equal3~2_combout )))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|Equal3~2_combout ),
	.datac(\VGA_inst|VDG|Add1~10_combout ),
	.datad(\VGA_inst|VDG|pixel_count [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_pixel_count[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_pixel_count[5]~0 .lut_mask = 16'h30F0;
defparam \VGA_inst|VDG|next_pixel_count[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y2_N15
dffeas \VGA_inst|VDG|pixel_count[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_pixel_count[5]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|pixel_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[5] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|pixel_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N12
cycloneive_lcell_comb \VGA_inst|VDG|Add1~12 (
// Equation(s):
// \VGA_inst|VDG|Add1~12_combout  = (\VGA_inst|VDG|pixel_count [6] & (\VGA_inst|VDG|Add1~11  $ (GND))) # (!\VGA_inst|VDG|pixel_count [6] & (!\VGA_inst|VDG|Add1~11  & VCC))
// \VGA_inst|VDG|Add1~13  = CARRY((\VGA_inst|VDG|pixel_count [6] & !\VGA_inst|VDG|Add1~11 ))

	.dataa(\VGA_inst|VDG|pixel_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|Add1~11 ),
	.combout(\VGA_inst|VDG|Add1~12_combout ),
	.cout(\VGA_inst|VDG|Add1~13 ));
// synopsys translate_off
defparam \VGA_inst|VDG|Add1~12 .lut_mask = 16'hA50A;
defparam \VGA_inst|VDG|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y6_N13
dffeas \VGA_inst|VDG|pixel_count[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|pixel_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[6] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|pixel_count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N15
dffeas \VGA_inst|VDG|pixel_count[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|Add1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|pixel_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[7] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|pixel_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N18
cycloneive_lcell_comb \VGA_inst|VDG|Add1~18 (
// Equation(s):
// \VGA_inst|VDG|Add1~18_combout  = \VGA_inst|VDG|Add1~17  $ (\VGA_inst|VDG|pixel_count [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_inst|VDG|pixel_count [9]),
	.cin(\VGA_inst|VDG|Add1~17 ),
	.combout(\VGA_inst|VDG|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Add1~18 .lut_mask = 16'h0FF0;
defparam \VGA_inst|VDG|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N24
cycloneive_lcell_comb \VGA_inst|VDG|next_pixel_count[9]~1 (
// Equation(s):
// \VGA_inst|VDG|next_pixel_count[9]~1_combout  = (\VGA_inst|VDG|Add1~18_combout  & ((!\VGA_inst|VDG|pixel_count [0]) # (!\VGA_inst|VDG|Equal3~2_combout )))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|Add1~18_combout ),
	.datac(\VGA_inst|VDG|Equal3~2_combout ),
	.datad(\VGA_inst|VDG|pixel_count [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_pixel_count[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_pixel_count[9]~1 .lut_mask = 16'h0CCC;
defparam \VGA_inst|VDG|next_pixel_count[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N25
dffeas \VGA_inst|VDG|pixel_count[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_pixel_count[9]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|pixel_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[9] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|pixel_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N30
cycloneive_lcell_comb \VGA_inst|VDG|Equal3~0 (
// Equation(s):
// \VGA_inst|VDG|Equal3~0_combout  = (\VGA_inst|VDG|pixel_count [3] & (!\VGA_inst|VDG|pixel_count [7] & (\VGA_inst|VDG|pixel_count [4] & \VGA_inst|VDG|pixel_count [9])))

	.dataa(\VGA_inst|VDG|pixel_count [3]),
	.datab(\VGA_inst|VDG|pixel_count [7]),
	.datac(\VGA_inst|VDG|pixel_count [4]),
	.datad(\VGA_inst|VDG|pixel_count [9]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal3~0 .lut_mask = 16'h2000;
defparam \VGA_inst|VDG|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N28
cycloneive_lcell_comb \VGA_inst|VDG|Equal3~1 (
// Equation(s):
// \VGA_inst|VDG|Equal3~1_combout  = (\VGA_inst|VDG|Equal3~0_combout  & (\VGA_inst|VDG|pixel_count [2] & \VGA_inst|VDG|pixel_count [1]))

	.dataa(\VGA_inst|VDG|Equal3~0_combout ),
	.datab(gnd),
	.datac(\VGA_inst|VDG|pixel_count [2]),
	.datad(\VGA_inst|VDG|pixel_count [1]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal3~1 .lut_mask = 16'hA000;
defparam \VGA_inst|VDG|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N30
cycloneive_lcell_comb \VGA_inst|VDG|Equal10~0 (
// Equation(s):
// \VGA_inst|VDG|Equal10~0_combout  = (\VGA_inst|VDG|pixel_count [6] & (!\VGA_inst|VDG|pixel_count [8] & (\VGA_inst|VDG|pixel_count [5] & !\VGA_inst|VDG|pixel_count [0])))

	.dataa(\VGA_inst|VDG|pixel_count [6]),
	.datab(\VGA_inst|VDG|pixel_count [8]),
	.datac(\VGA_inst|VDG|pixel_count [5]),
	.datad(\VGA_inst|VDG|pixel_count [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal10~0 .lut_mask = 16'h0020;
defparam \VGA_inst|VDG|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N0
cycloneive_lcell_comb \VGA_inst|VDG|next_active_area~0 (
// Equation(s):
// \VGA_inst|VDG|next_active_area~0_combout  = (\VGA_inst|VDG|active_area~q  & ((!\VGA_inst|VDG|Equal10~0_combout ) # (!\VGA_inst|VDG|Equal3~1_combout )))

	.dataa(\VGA_inst|VDG|Equal3~1_combout ),
	.datab(\VGA_inst|VDG|active_area~q ),
	.datac(\VGA_inst|VDG|Equal10~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_active_area~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_active_area~0 .lut_mask = 16'h4C4C;
defparam \VGA_inst|VDG|next_active_area~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N12
cycloneive_lcell_comb \VGA_inst|VDG|Add2~0 (
// Equation(s):
// \VGA_inst|VDG|Add2~0_combout  = \VGA_inst|VDG|line_count [0] $ (VCC)
// \VGA_inst|VDG|Add2~1  = CARRY(\VGA_inst|VDG|line_count [0])

	.dataa(\VGA_inst|VDG|line_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Add2~0_combout ),
	.cout(\VGA_inst|VDG|Add2~1 ));
// synopsys translate_off
defparam \VGA_inst|VDG|Add2~0 .lut_mask = 16'h55AA;
defparam \VGA_inst|VDG|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N10
cycloneive_lcell_comb \VGA_inst|VDG|next_line_count~1 (
// Equation(s):
// \VGA_inst|VDG|next_line_count~1_combout  = (!\VGA_inst|VDG|Equal4~2_combout  & \VGA_inst|VDG|Add2~0_combout )

	.dataa(\VGA_inst|VDG|Equal4~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_inst|VDG|Add2~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_line_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_line_count~1 .lut_mask = 16'h5500;
defparam \VGA_inst|VDG|next_line_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N6
cycloneive_lcell_comb \VGA_inst|VDG|line_count~0 (
// Equation(s):
// \VGA_inst|VDG|line_count~0_combout  = (\rst~q ) # ((\VGA_inst|VDG|Equal3~2_combout  & \VGA_inst|VDG|pixel_count [0]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|Equal3~2_combout ),
	.datac(\rst~q ),
	.datad(\VGA_inst|VDG|pixel_count [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|line_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|line_count~0 .lut_mask = 16'hFCF0;
defparam \VGA_inst|VDG|line_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y2_N11
dffeas \VGA_inst|VDG|line_count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_line_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|line_count~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|line_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[0] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|line_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N14
cycloneive_lcell_comb \VGA_inst|VDG|Add2~2 (
// Equation(s):
// \VGA_inst|VDG|Add2~2_combout  = (\VGA_inst|VDG|line_count [1] & (!\VGA_inst|VDG|Add2~1 )) # (!\VGA_inst|VDG|line_count [1] & ((\VGA_inst|VDG|Add2~1 ) # (GND)))
// \VGA_inst|VDG|Add2~3  = CARRY((!\VGA_inst|VDG|Add2~1 ) # (!\VGA_inst|VDG|line_count [1]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|line_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|Add2~1 ),
	.combout(\VGA_inst|VDG|Add2~2_combout ),
	.cout(\VGA_inst|VDG|Add2~3 ));
// synopsys translate_off
defparam \VGA_inst|VDG|Add2~2 .lut_mask = 16'h3C3F;
defparam \VGA_inst|VDG|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y2_N15
dffeas \VGA_inst|VDG|line_count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|Add2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|line_count~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|line_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[1] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|line_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N6
cycloneive_lcell_comb \VGA_inst|VDG|Equal4~0 (
// Equation(s):
// \VGA_inst|VDG|Equal4~0_combout  = (!\VGA_inst|VDG|line_count [5] & (!\VGA_inst|VDG|line_count [4] & (!\VGA_inst|VDG|line_count [1] & !\VGA_inst|VDG|line_count [0])))

	.dataa(\VGA_inst|VDG|line_count [5]),
	.datab(\VGA_inst|VDG|line_count [4]),
	.datac(\VGA_inst|VDG|line_count [1]),
	.datad(\VGA_inst|VDG|line_count [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal4~0 .lut_mask = 16'h0001;
defparam \VGA_inst|VDG|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N2
cycloneive_lcell_comb \VGA_inst|VDG|Equal4~1 (
// Equation(s):
// \VGA_inst|VDG|Equal4~1_combout  = (\VGA_inst|VDG|Equal4~0_combout  & (!\VGA_inst|VDG|line_count [6] & (!\VGA_inst|VDG|line_count [7] & !\VGA_inst|VDG|line_count [8])))

	.dataa(\VGA_inst|VDG|Equal4~0_combout ),
	.datab(\VGA_inst|VDG|line_count [6]),
	.datac(\VGA_inst|VDG|line_count [7]),
	.datad(\VGA_inst|VDG|line_count [8]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal4~1 .lut_mask = 16'h0002;
defparam \VGA_inst|VDG|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N28
cycloneive_lcell_comb \VGA_inst|VDG|Add2~16 (
// Equation(s):
// \VGA_inst|VDG|Add2~16_combout  = (\VGA_inst|VDG|line_count [8] & (\VGA_inst|VDG|Add2~15  $ (GND))) # (!\VGA_inst|VDG|line_count [8] & (!\VGA_inst|VDG|Add2~15  & VCC))
// \VGA_inst|VDG|Add2~17  = CARRY((\VGA_inst|VDG|line_count [8] & !\VGA_inst|VDG|Add2~15 ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|line_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|Add2~15 ),
	.combout(\VGA_inst|VDG|Add2~16_combout ),
	.cout(\VGA_inst|VDG|Add2~17 ));
// synopsys translate_off
defparam \VGA_inst|VDG|Add2~16 .lut_mask = 16'hC30C;
defparam \VGA_inst|VDG|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N30
cycloneive_lcell_comb \VGA_inst|VDG|Add2~18 (
// Equation(s):
// \VGA_inst|VDG|Add2~18_combout  = \VGA_inst|VDG|Add2~17  $ (\VGA_inst|VDG|line_count [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_inst|VDG|line_count [9]),
	.cin(\VGA_inst|VDG|Add2~17 ),
	.combout(\VGA_inst|VDG|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Add2~18 .lut_mask = 16'h0FF0;
defparam \VGA_inst|VDG|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N0
cycloneive_lcell_comb \VGA_inst|VDG|next_line_count~3 (
// Equation(s):
// \VGA_inst|VDG|next_line_count~3_combout  = (\VGA_inst|VDG|Add2~18_combout  & !\VGA_inst|VDG|Equal4~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_inst|VDG|Add2~18_combout ),
	.datad(\VGA_inst|VDG|Equal4~2_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_line_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_line_count~3 .lut_mask = 16'h00F0;
defparam \VGA_inst|VDG|next_line_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y2_N1
dffeas \VGA_inst|VDG|line_count[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_line_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|line_count~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|line_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[9] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|line_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N16
cycloneive_lcell_comb \VGA_inst|VDG|Add2~4 (
// Equation(s):
// \VGA_inst|VDG|Add2~4_combout  = (\VGA_inst|VDG|line_count [2] & (\VGA_inst|VDG|Add2~3  $ (GND))) # (!\VGA_inst|VDG|line_count [2] & (!\VGA_inst|VDG|Add2~3  & VCC))
// \VGA_inst|VDG|Add2~5  = CARRY((\VGA_inst|VDG|line_count [2] & !\VGA_inst|VDG|Add2~3 ))

	.dataa(\VGA_inst|VDG|line_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|Add2~3 ),
	.combout(\VGA_inst|VDG|Add2~4_combout ),
	.cout(\VGA_inst|VDG|Add2~5 ));
// synopsys translate_off
defparam \VGA_inst|VDG|Add2~4 .lut_mask = 16'hA50A;
defparam \VGA_inst|VDG|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N16
cycloneive_lcell_comb \VGA_inst|VDG|next_line_count~2 (
// Equation(s):
// \VGA_inst|VDG|next_line_count~2_combout  = (!\VGA_inst|VDG|Equal4~2_combout  & \VGA_inst|VDG|Add2~4_combout )

	.dataa(\VGA_inst|VDG|Equal4~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_inst|VDG|Add2~4_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_line_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_line_count~2 .lut_mask = 16'h5500;
defparam \VGA_inst|VDG|next_line_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y2_N17
dffeas \VGA_inst|VDG|line_count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_line_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|line_count~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|line_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[2] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|line_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N10
cycloneive_lcell_comb \VGA_inst|VDG|Equal4~2 (
// Equation(s):
// \VGA_inst|VDG|Equal4~2_combout  = (\VGA_inst|VDG|Equal4~1_combout  & (\VGA_inst|VDG|line_count [9] & (\VGA_inst|VDG|line_count [3] & \VGA_inst|VDG|line_count [2])))

	.dataa(\VGA_inst|VDG|Equal4~1_combout ),
	.datab(\VGA_inst|VDG|line_count [9]),
	.datac(\VGA_inst|VDG|line_count [3]),
	.datad(\VGA_inst|VDG|line_count [2]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal4~2 .lut_mask = 16'h8000;
defparam \VGA_inst|VDG|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N18
cycloneive_lcell_comb \VGA_inst|VDG|Add2~6 (
// Equation(s):
// \VGA_inst|VDG|Add2~6_combout  = (\VGA_inst|VDG|line_count [3] & (!\VGA_inst|VDG|Add2~5 )) # (!\VGA_inst|VDG|line_count [3] & ((\VGA_inst|VDG|Add2~5 ) # (GND)))
// \VGA_inst|VDG|Add2~7  = CARRY((!\VGA_inst|VDG|Add2~5 ) # (!\VGA_inst|VDG|line_count [3]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|line_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|Add2~5 ),
	.combout(\VGA_inst|VDG|Add2~6_combout ),
	.cout(\VGA_inst|VDG|Add2~7 ));
// synopsys translate_off
defparam \VGA_inst|VDG|Add2~6 .lut_mask = 16'h3C3F;
defparam \VGA_inst|VDG|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N8
cycloneive_lcell_comb \VGA_inst|VDG|next_line_count~0 (
// Equation(s):
// \VGA_inst|VDG|next_line_count~0_combout  = (!\VGA_inst|VDG|Equal4~2_combout  & \VGA_inst|VDG|Add2~6_combout )

	.dataa(\VGA_inst|VDG|Equal4~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_inst|VDG|Add2~6_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_line_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_line_count~0 .lut_mask = 16'h5500;
defparam \VGA_inst|VDG|next_line_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y2_N9
dffeas \VGA_inst|VDG|line_count[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_line_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|line_count~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|line_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[3] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|line_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N20
cycloneive_lcell_comb \VGA_inst|VDG|Add2~8 (
// Equation(s):
// \VGA_inst|VDG|Add2~8_combout  = (\VGA_inst|VDG|line_count [4] & (\VGA_inst|VDG|Add2~7  $ (GND))) # (!\VGA_inst|VDG|line_count [4] & (!\VGA_inst|VDG|Add2~7  & VCC))
// \VGA_inst|VDG|Add2~9  = CARRY((\VGA_inst|VDG|line_count [4] & !\VGA_inst|VDG|Add2~7 ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|line_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|Add2~7 ),
	.combout(\VGA_inst|VDG|Add2~8_combout ),
	.cout(\VGA_inst|VDG|Add2~9 ));
// synopsys translate_off
defparam \VGA_inst|VDG|Add2~8 .lut_mask = 16'hC30C;
defparam \VGA_inst|VDG|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y2_N21
dffeas \VGA_inst|VDG|line_count[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|Add2~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|line_count~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|line_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[4] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|line_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N22
cycloneive_lcell_comb \VGA_inst|VDG|Add2~10 (
// Equation(s):
// \VGA_inst|VDG|Add2~10_combout  = (\VGA_inst|VDG|line_count [5] & (!\VGA_inst|VDG|Add2~9 )) # (!\VGA_inst|VDG|line_count [5] & ((\VGA_inst|VDG|Add2~9 ) # (GND)))
// \VGA_inst|VDG|Add2~11  = CARRY((!\VGA_inst|VDG|Add2~9 ) # (!\VGA_inst|VDG|line_count [5]))

	.dataa(\VGA_inst|VDG|line_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|Add2~9 ),
	.combout(\VGA_inst|VDG|Add2~10_combout ),
	.cout(\VGA_inst|VDG|Add2~11 ));
// synopsys translate_off
defparam \VGA_inst|VDG|Add2~10 .lut_mask = 16'h5A5F;
defparam \VGA_inst|VDG|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y2_N23
dffeas \VGA_inst|VDG|line_count[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|Add2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|line_count~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|line_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[5] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|line_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N24
cycloneive_lcell_comb \VGA_inst|VDG|Add2~12 (
// Equation(s):
// \VGA_inst|VDG|Add2~12_combout  = (\VGA_inst|VDG|line_count [6] & (\VGA_inst|VDG|Add2~11  $ (GND))) # (!\VGA_inst|VDG|line_count [6] & (!\VGA_inst|VDG|Add2~11  & VCC))
// \VGA_inst|VDG|Add2~13  = CARRY((\VGA_inst|VDG|line_count [6] & !\VGA_inst|VDG|Add2~11 ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|line_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|Add2~11 ),
	.combout(\VGA_inst|VDG|Add2~12_combout ),
	.cout(\VGA_inst|VDG|Add2~13 ));
// synopsys translate_off
defparam \VGA_inst|VDG|Add2~12 .lut_mask = 16'hC30C;
defparam \VGA_inst|VDG|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y2_N25
dffeas \VGA_inst|VDG|line_count[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|Add2~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|line_count~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|line_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[6] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|line_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N26
cycloneive_lcell_comb \VGA_inst|VDG|Add2~14 (
// Equation(s):
// \VGA_inst|VDG|Add2~14_combout  = (\VGA_inst|VDG|line_count [7] & (!\VGA_inst|VDG|Add2~13 )) # (!\VGA_inst|VDG|line_count [7] & ((\VGA_inst|VDG|Add2~13 ) # (GND)))
// \VGA_inst|VDG|Add2~15  = CARRY((!\VGA_inst|VDG|Add2~13 ) # (!\VGA_inst|VDG|line_count [7]))

	.dataa(\VGA_inst|VDG|line_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|Add2~13 ),
	.combout(\VGA_inst|VDG|Add2~14_combout ),
	.cout(\VGA_inst|VDG|Add2~15 ));
// synopsys translate_off
defparam \VGA_inst|VDG|Add2~14 .lut_mask = 16'h5A5F;
defparam \VGA_inst|VDG|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y2_N27
dffeas \VGA_inst|VDG|line_count[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|Add2~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|line_count~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|line_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[7] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|line_count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N29
dffeas \VGA_inst|VDG|line_count[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|Add2~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|line_count~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|line_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[8] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|line_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N4
cycloneive_lcell_comb \VGA_inst|VDG|Equal8~0 (
// Equation(s):
// \VGA_inst|VDG|Equal8~0_combout  = (\VGA_inst|VDG|line_count [7] & (\VGA_inst|VDG|line_count [6] & (\VGA_inst|VDG|line_count [5] & !\VGA_inst|VDG|line_count [4])))

	.dataa(\VGA_inst|VDG|line_count [7]),
	.datab(\VGA_inst|VDG|line_count [6]),
	.datac(\VGA_inst|VDG|line_count [5]),
	.datad(\VGA_inst|VDG|line_count [4]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal8~0 .lut_mask = 16'h0080;
defparam \VGA_inst|VDG|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N26
cycloneive_lcell_comb \VGA_inst|VDG|Equal8~1 (
// Equation(s):
// \VGA_inst|VDG|Equal8~1_combout  = (\VGA_inst|VDG|line_count [8] & (!\VGA_inst|VDG|line_count [9] & \VGA_inst|VDG|Equal8~0_combout ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|line_count [8]),
	.datac(\VGA_inst|VDG|line_count [9]),
	.datad(\VGA_inst|VDG|Equal8~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal8~1 .lut_mask = 16'h0C00;
defparam \VGA_inst|VDG|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N18
cycloneive_lcell_comb \VGA_inst|VDG|Equal7~0 (
// Equation(s):
// \VGA_inst|VDG|Equal7~0_combout  = (\VGA_inst|VDG|Equal4~1_combout  & (!\VGA_inst|VDG|line_count [9] & (!\VGA_inst|VDG|line_count [3] & !\VGA_inst|VDG|line_count [2])))

	.dataa(\VGA_inst|VDG|Equal4~1_combout ),
	.datab(\VGA_inst|VDG|line_count [9]),
	.datac(\VGA_inst|VDG|line_count [3]),
	.datad(\VGA_inst|VDG|line_count [2]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal7~0 .lut_mask = 16'h0002;
defparam \VGA_inst|VDG|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N12
cycloneive_lcell_comb \VGA_inst|VDG|Equal8~2 (
// Equation(s):
// \VGA_inst|VDG|Equal8~2_combout  = (!\VGA_inst|VDG|line_count [1] & (!\VGA_inst|VDG|line_count [3] & (!\VGA_inst|VDG|line_count [0] & !\VGA_inst|VDG|line_count [2])))

	.dataa(\VGA_inst|VDG|line_count [1]),
	.datab(\VGA_inst|VDG|line_count [3]),
	.datac(\VGA_inst|VDG|line_count [0]),
	.datad(\VGA_inst|VDG|line_count [2]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal8~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal8~2 .lut_mask = 16'h0001;
defparam \VGA_inst|VDG|Equal8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N22
cycloneive_lcell_comb \VGA_inst|VDG|next_active_rows~0 (
// Equation(s):
// \VGA_inst|VDG|next_active_rows~0_combout  = (\VGA_inst|VDG|Equal7~0_combout ) # ((\VGA_inst|VDG|active_rows~q  & ((!\VGA_inst|VDG|Equal8~2_combout ) # (!\VGA_inst|VDG|Equal8~1_combout ))))

	.dataa(\VGA_inst|VDG|Equal8~1_combout ),
	.datab(\VGA_inst|VDG|Equal7~0_combout ),
	.datac(\VGA_inst|VDG|active_rows~q ),
	.datad(\VGA_inst|VDG|Equal8~2_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_active_rows~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_active_rows~0 .lut_mask = 16'hDCFC;
defparam \VGA_inst|VDG|next_active_rows~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y2_N23
dffeas \VGA_inst|VDG|active_rows (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_active_rows~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|active_rows~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|active_rows .is_wysiwyg = "true";
defparam \VGA_inst|VDG|active_rows .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N28
cycloneive_lcell_comb \VGA_inst|VDG|next_active_area~1 (
// Equation(s):
// \VGA_inst|VDG|next_active_area~1_combout  = (\VGA_inst|VDG|next_active_area~0_combout ) # ((!\VGA_inst|VDG|pixel_count [0] & (\VGA_inst|VDG|active_rows~q  & \VGA_inst|VDG|Equal3~2_combout )))

	.dataa(\VGA_inst|VDG|pixel_count [0]),
	.datab(\VGA_inst|VDG|next_active_area~0_combout ),
	.datac(\VGA_inst|VDG|active_rows~q ),
	.datad(\VGA_inst|VDG|Equal3~2_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_active_area~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_active_area~1 .lut_mask = 16'hDCCC;
defparam \VGA_inst|VDG|next_active_area~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y2_N29
dffeas \VGA_inst|VDG|active_area (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_active_area~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|active_area~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|active_area .is_wysiwyg = "true";
defparam \VGA_inst|VDG|active_area .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneive_lcell_comb \VGA_inst|VDG|Add3~0 (
// Equation(s):
// \VGA_inst|VDG|Add3~0_combout  = \VGA_inst|VDG|col_count [0] $ (VCC)
// \VGA_inst|VDG|Add3~1  = CARRY(\VGA_inst|VDG|col_count [0])

	.dataa(gnd),
	.datab(\VGA_inst|VDG|col_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Add3~0_combout ),
	.cout(\VGA_inst|VDG|Add3~1 ));
// synopsys translate_off
defparam \VGA_inst|VDG|Add3~0 .lut_mask = 16'h33CC;
defparam \VGA_inst|VDG|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneive_lcell_comb \VGA_inst|VDG|col_count~3 (
// Equation(s):
// \VGA_inst|VDG|col_count~3_combout  = (\VGA_inst|VDG|Add3~0_combout ) # ((!\VGA_inst|VDG|active_rows~q  & !\VGA_inst|VDG|active_area~q ))

	.dataa(\VGA_inst|VDG|active_rows~q ),
	.datab(\VGA_inst|VDG|active_area~q ),
	.datac(gnd),
	.datad(\VGA_inst|VDG|Add3~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|col_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|col_count~3 .lut_mask = 16'hFF11;
defparam \VGA_inst|VDG|col_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneive_lcell_comb \VGA_inst|VDG|horiz_scaler~0 (
// Equation(s):
// \VGA_inst|VDG|horiz_scaler~0_combout  = (!\VGA_inst|VDG|horiz_scaler [0] & ((\VGA_inst|VDG|horiz_scaler [1]) # (!\VGA_inst|VDG|horiz_scaler [2])))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|horiz_scaler [1]),
	.datac(\VGA_inst|VDG|horiz_scaler [0]),
	.datad(\VGA_inst|VDG|horiz_scaler [2]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|horiz_scaler~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|horiz_scaler~0 .lut_mask = 16'h0C0F;
defparam \VGA_inst|VDG|horiz_scaler~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N9
dffeas \VGA_inst|VDG|horiz_scaler[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|horiz_scaler~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|horiz_scaler [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|horiz_scaler[0] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|horiz_scaler[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneive_lcell_comb \VGA_inst|VDG|horiz_scaler~2 (
// Equation(s):
// \VGA_inst|VDG|horiz_scaler~2_combout  = \VGA_inst|VDG|horiz_scaler [1] $ (\VGA_inst|VDG|horiz_scaler [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_inst|VDG|horiz_scaler [1]),
	.datad(\VGA_inst|VDG|horiz_scaler [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|horiz_scaler~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|horiz_scaler~2 .lut_mask = 16'h0FF0;
defparam \VGA_inst|VDG|horiz_scaler~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N17
dffeas \VGA_inst|VDG|horiz_scaler[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|horiz_scaler~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|horiz_scaler [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|horiz_scaler[1] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|horiz_scaler[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneive_lcell_comb \VGA_inst|VDG|horiz_scaler~1 (
// Equation(s):
// \VGA_inst|VDG|horiz_scaler~1_combout  = (\VGA_inst|VDG|horiz_scaler [1] & (\VGA_inst|VDG|horiz_scaler [2] $ (\VGA_inst|VDG|horiz_scaler [0]))) # (!\VGA_inst|VDG|horiz_scaler [1] & (\VGA_inst|VDG|horiz_scaler [2] & \VGA_inst|VDG|horiz_scaler [0]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|horiz_scaler [1]),
	.datac(\VGA_inst|VDG|horiz_scaler [2]),
	.datad(\VGA_inst|VDG|horiz_scaler [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|horiz_scaler~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|horiz_scaler~1 .lut_mask = 16'h3CC0;
defparam \VGA_inst|VDG|horiz_scaler~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N21
dffeas \VGA_inst|VDG|horiz_scaler[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|horiz_scaler~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|horiz_scaler [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|horiz_scaler[2] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|horiz_scaler[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneive_lcell_comb \VGA_inst|VDG|horiz_advance~0 (
// Equation(s):
// \VGA_inst|VDG|horiz_advance~0_combout  = (!\VGA_inst|VDG|horiz_scaler [2] & !\VGA_inst|VDG|horiz_scaler [0])

	.dataa(gnd),
	.datab(\VGA_inst|VDG|horiz_scaler [2]),
	.datac(gnd),
	.datad(\VGA_inst|VDG|horiz_scaler [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|horiz_advance~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|horiz_advance~0 .lut_mask = 16'h0033;
defparam \VGA_inst|VDG|horiz_advance~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneive_lcell_comb \VGA_inst|VDG|col_count~1 (
// Equation(s):
// \VGA_inst|VDG|col_count~1_combout  = (\rst~q ) # ((\VGA_inst|VDG|horiz_advance~0_combout  & ((\VGA_inst|VDG|active_area~q ) # (!\VGA_inst|VDG|active_rows~q ))))

	.dataa(\VGA_inst|VDG|active_area~q ),
	.datab(\VGA_inst|VDG|active_rows~q ),
	.datac(\VGA_inst|VDG|horiz_advance~0_combout ),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|col_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|col_count~1 .lut_mask = 16'hFFB0;
defparam \VGA_inst|VDG|col_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N29
dffeas \VGA_inst|VDG|col_count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|col_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|col_count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|col_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[0] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|col_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneive_lcell_comb \VGA_inst|VDG|Add3~2 (
// Equation(s):
// \VGA_inst|VDG|Add3~2_combout  = (\VGA_inst|VDG|col_count [1] & (!\VGA_inst|VDG|Add3~1 )) # (!\VGA_inst|VDG|col_count [1] & ((\VGA_inst|VDG|Add3~1 ) # (GND)))
// \VGA_inst|VDG|Add3~3  = CARRY((!\VGA_inst|VDG|Add3~1 ) # (!\VGA_inst|VDG|col_count [1]))

	.dataa(\VGA_inst|VDG|col_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|Add3~1 ),
	.combout(\VGA_inst|VDG|Add3~2_combout ),
	.cout(\VGA_inst|VDG|Add3~3 ));
// synopsys translate_off
defparam \VGA_inst|VDG|Add3~2 .lut_mask = 16'h5A5F;
defparam \VGA_inst|VDG|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneive_lcell_comb \VGA_inst|VDG|col_count~2 (
// Equation(s):
// \VGA_inst|VDG|col_count~2_combout  = (\VGA_inst|VDG|Add3~2_combout ) # ((!\VGA_inst|VDG|active_rows~q  & !\VGA_inst|VDG|active_area~q ))

	.dataa(\VGA_inst|VDG|active_rows~q ),
	.datab(\VGA_inst|VDG|active_area~q ),
	.datac(gnd),
	.datad(\VGA_inst|VDG|Add3~2_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|col_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|col_count~2 .lut_mask = 16'hFF11;
defparam \VGA_inst|VDG|col_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N27
dffeas \VGA_inst|VDG|col_count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|col_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|col_count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|col_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[1] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|col_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneive_lcell_comb \VGA_inst|VDG|Add3~4 (
// Equation(s):
// \VGA_inst|VDG|Add3~4_combout  = (\VGA_inst|VDG|col_count [2] & (\VGA_inst|VDG|Add3~3  $ (GND))) # (!\VGA_inst|VDG|col_count [2] & (!\VGA_inst|VDG|Add3~3  & VCC))
// \VGA_inst|VDG|Add3~5  = CARRY((\VGA_inst|VDG|col_count [2] & !\VGA_inst|VDG|Add3~3 ))

	.dataa(\VGA_inst|VDG|col_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|Add3~3 ),
	.combout(\VGA_inst|VDG|Add3~4_combout ),
	.cout(\VGA_inst|VDG|Add3~5 ));
// synopsys translate_off
defparam \VGA_inst|VDG|Add3~4 .lut_mask = 16'hA50A;
defparam \VGA_inst|VDG|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneive_lcell_comb \VGA_inst|VDG|col_count~0 (
// Equation(s):
// \VGA_inst|VDG|col_count~0_combout  = (\VGA_inst|VDG|Add3~4_combout ) # ((!\VGA_inst|VDG|active_area~q  & !\VGA_inst|VDG|active_rows~q ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|active_area~q ),
	.datac(\VGA_inst|VDG|Add3~4_combout ),
	.datad(\VGA_inst|VDG|active_rows~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|col_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|col_count~0 .lut_mask = 16'hF0F3;
defparam \VGA_inst|VDG|col_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N31
dffeas \VGA_inst|VDG|col_count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|col_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|col_count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|col_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[2] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|col_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneive_lcell_comb \VGA_inst|VDG|Add3~6 (
// Equation(s):
// \VGA_inst|VDG|Add3~6_combout  = (\VGA_inst|VDG|col_count [3] & (!\VGA_inst|VDG|Add3~5 )) # (!\VGA_inst|VDG|col_count [3] & ((\VGA_inst|VDG|Add3~5 ) # (GND)))
// \VGA_inst|VDG|Add3~7  = CARRY((!\VGA_inst|VDG|Add3~5 ) # (!\VGA_inst|VDG|col_count [3]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|col_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|Add3~5 ),
	.combout(\VGA_inst|VDG|Add3~6_combout ),
	.cout(\VGA_inst|VDG|Add3~7 ));
// synopsys translate_off
defparam \VGA_inst|VDG|Add3~6 .lut_mask = 16'h3C3F;
defparam \VGA_inst|VDG|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneive_lcell_comb \VGA_inst|VDG|col_count~4 (
// Equation(s):
// \VGA_inst|VDG|col_count~4_combout  = (\VGA_inst|VDG|active_area~q  & \VGA_inst|VDG|Add3~6_combout )

	.dataa(gnd),
	.datab(\VGA_inst|VDG|active_area~q ),
	.datac(gnd),
	.datad(\VGA_inst|VDG|Add3~6_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|col_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|col_count~4 .lut_mask = 16'hCC00;
defparam \VGA_inst|VDG|col_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N21
dffeas \VGA_inst|VDG|col_count[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|col_count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|col_count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|col_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[3] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|col_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneive_lcell_comb \VGA_inst|VDG|DA[0]~feeder (
// Equation(s):
// \VGA_inst|VDG|DA[0]~feeder_combout  = \VGA_inst|VDG|col_count [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_inst|VDG|col_count [3]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|DA[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|DA[0]~feeder .lut_mask = 16'hFF00;
defparam \VGA_inst|VDG|DA[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N31
dffeas \VGA_inst|VDG|DA[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|DA[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[0] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneive_lcell_comb \VGA_inst|VDG|Add3~8 (
// Equation(s):
// \VGA_inst|VDG|Add3~8_combout  = (\VGA_inst|VDG|col_count [4] & (\VGA_inst|VDG|Add3~7  $ (GND))) # (!\VGA_inst|VDG|col_count [4] & (!\VGA_inst|VDG|Add3~7  & VCC))
// \VGA_inst|VDG|Add3~9  = CARRY((\VGA_inst|VDG|col_count [4] & !\VGA_inst|VDG|Add3~7 ))

	.dataa(\VGA_inst|VDG|col_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|Add3~7 ),
	.combout(\VGA_inst|VDG|Add3~8_combout ),
	.cout(\VGA_inst|VDG|Add3~9 ));
// synopsys translate_off
defparam \VGA_inst|VDG|Add3~8 .lut_mask = 16'hA50A;
defparam \VGA_inst|VDG|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneive_lcell_comb \VGA_inst|VDG|col_count~5 (
// Equation(s):
// \VGA_inst|VDG|col_count~5_combout  = (\VGA_inst|VDG|Add3~8_combout  & \VGA_inst|VDG|active_area~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_inst|VDG|Add3~8_combout ),
	.datad(\VGA_inst|VDG|active_area~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|col_count~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|col_count~5 .lut_mask = 16'hF000;
defparam \VGA_inst|VDG|col_count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N23
dffeas \VGA_inst|VDG|col_count[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|col_count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|col_count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|col_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[4] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|col_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneive_lcell_comb \VGA_inst|VDG|DA[1]~feeder (
// Equation(s):
// \VGA_inst|VDG|DA[1]~feeder_combout  = \VGA_inst|VDG|col_count [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_inst|VDG|col_count [4]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|DA[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|DA[1]~feeder .lut_mask = 16'hFF00;
defparam \VGA_inst|VDG|DA[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N1
dffeas \VGA_inst|VDG|DA[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|DA[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[1] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \VGA_inst|VDG|Add3~10 (
// Equation(s):
// \VGA_inst|VDG|Add3~10_combout  = (\VGA_inst|VDG|col_count [5] & (!\VGA_inst|VDG|Add3~9 )) # (!\VGA_inst|VDG|col_count [5] & ((\VGA_inst|VDG|Add3~9 ) # (GND)))
// \VGA_inst|VDG|Add3~11  = CARRY((!\VGA_inst|VDG|Add3~9 ) # (!\VGA_inst|VDG|col_count [5]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|col_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|Add3~9 ),
	.combout(\VGA_inst|VDG|Add3~10_combout ),
	.cout(\VGA_inst|VDG|Add3~11 ));
// synopsys translate_off
defparam \VGA_inst|VDG|Add3~10 .lut_mask = 16'h3C3F;
defparam \VGA_inst|VDG|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \VGA_inst|VDG|col_count~6 (
// Equation(s):
// \VGA_inst|VDG|col_count~6_combout  = (\VGA_inst|VDG|active_area~q  & \VGA_inst|VDG|Add3~10_combout )

	.dataa(gnd),
	.datab(\VGA_inst|VDG|active_area~q ),
	.datac(gnd),
	.datad(\VGA_inst|VDG|Add3~10_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|col_count~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|col_count~6 .lut_mask = 16'hCC00;
defparam \VGA_inst|VDG|col_count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N25
dffeas \VGA_inst|VDG|col_count[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|col_count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|col_count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|col_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[5] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|col_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneive_lcell_comb \VGA_inst|VDG|DA[2]~feeder (
// Equation(s):
// \VGA_inst|VDG|DA[2]~feeder_combout  = \VGA_inst|VDG|col_count [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_inst|VDG|col_count [5]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|DA[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|DA[2]~feeder .lut_mask = 16'hFF00;
defparam \VGA_inst|VDG|DA[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N5
dffeas \VGA_inst|VDG|DA[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|DA[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[2] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneive_lcell_comb \VGA_inst|VDG|Add3~12 (
// Equation(s):
// \VGA_inst|VDG|Add3~12_combout  = (\VGA_inst|VDG|col_count [6] & (\VGA_inst|VDG|Add3~11  $ (GND))) # (!\VGA_inst|VDG|col_count [6] & (!\VGA_inst|VDG|Add3~11  & VCC))
// \VGA_inst|VDG|Add3~13  = CARRY((\VGA_inst|VDG|col_count [6] & !\VGA_inst|VDG|Add3~11 ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|col_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|Add3~11 ),
	.combout(\VGA_inst|VDG|Add3~12_combout ),
	.cout(\VGA_inst|VDG|Add3~13 ));
// synopsys translate_off
defparam \VGA_inst|VDG|Add3~12 .lut_mask = 16'hC30C;
defparam \VGA_inst|VDG|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneive_lcell_comb \VGA_inst|VDG|col_count~7 (
// Equation(s):
// \VGA_inst|VDG|col_count~7_combout  = (\VGA_inst|VDG|active_area~q  & \VGA_inst|VDG|Add3~12_combout )

	.dataa(gnd),
	.datab(\VGA_inst|VDG|active_area~q ),
	.datac(gnd),
	.datad(\VGA_inst|VDG|Add3~12_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|col_count~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|col_count~7 .lut_mask = 16'hCC00;
defparam \VGA_inst|VDG|col_count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N17
dffeas \VGA_inst|VDG|col_count[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|col_count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|col_count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|col_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[6] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|col_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneive_lcell_comb \VGA_inst|VDG|DA[3]~feeder (
// Equation(s):
// \VGA_inst|VDG|DA[3]~feeder_combout  = \VGA_inst|VDG|col_count [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_inst|VDG|col_count [6]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|DA[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|DA[3]~feeder .lut_mask = 16'hFF00;
defparam \VGA_inst|VDG|DA[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N29
dffeas \VGA_inst|VDG|DA[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|DA[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[3] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneive_lcell_comb \VGA_inst|VDG|Add3~14 (
// Equation(s):
// \VGA_inst|VDG|Add3~14_combout  = \VGA_inst|VDG|Add3~13  $ (\VGA_inst|VDG|col_count [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_inst|VDG|col_count [7]),
	.cin(\VGA_inst|VDG|Add3~13 ),
	.combout(\VGA_inst|VDG|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Add3~14 .lut_mask = 16'h0FF0;
defparam \VGA_inst|VDG|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneive_lcell_comb \VGA_inst|VDG|col_count~8 (
// Equation(s):
// \VGA_inst|VDG|col_count~8_combout  = (\VGA_inst|VDG|Add3~14_combout  & \VGA_inst|VDG|active_area~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_inst|VDG|Add3~14_combout ),
	.datad(\VGA_inst|VDG|active_area~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|col_count~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|col_count~8 .lut_mask = 16'hF000;
defparam \VGA_inst|VDG|col_count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N19
dffeas \VGA_inst|VDG|col_count[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|col_count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|col_count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|col_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[7] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|col_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneive_lcell_comb \VGA_inst|VDG|DA[4]~feeder (
// Equation(s):
// \VGA_inst|VDG|DA[4]~feeder_combout  = \VGA_inst|VDG|col_count [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_inst|VDG|col_count [7]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|DA[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|DA[4]~feeder .lut_mask = 16'hFF00;
defparam \VGA_inst|VDG|DA[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N7
dffeas \VGA_inst|VDG|DA[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|DA[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[4] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneive_lcell_comb \VGA_inst|VDG|cell_count~0 (
// Equation(s):
// \VGA_inst|VDG|cell_count~0_combout  = (!\VGA_inst|VDG|horiz_scaler [2] & (!\VGA_inst|VDG|active_area~q  & !\VGA_inst|VDG|horiz_scaler [0]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|horiz_scaler [2]),
	.datac(\VGA_inst|VDG|active_area~q ),
	.datad(\VGA_inst|VDG|horiz_scaler [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_count~0 .lut_mask = 16'h0003;
defparam \VGA_inst|VDG|cell_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneive_lcell_comb \VGA_inst|VDG|active_area_s~feeder (
// Equation(s):
// \VGA_inst|VDG|active_area_s~feeder_combout  = \VGA_inst|VDG|active_area~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_inst|VDG|active_area~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_inst|VDG|active_area_s~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|active_area_s~feeder .lut_mask = 16'hF0F0;
defparam \VGA_inst|VDG|active_area_s~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N13
dffeas \VGA_inst|VDG|active_area_s (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|active_area_s~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|active_area_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|active_area_s .is_wysiwyg = "true";
defparam \VGA_inst|VDG|active_area_s .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneive_lcell_comb \VGA_inst|VDG|vert_scaler~1 (
// Equation(s):
// \VGA_inst|VDG|vert_scaler~1_combout  = (\VGA_inst|VDG|horiz_advance~0_combout  & (\VGA_inst|VDG|active_rows~q  & (!\VGA_inst|VDG|active_area~q  & \VGA_inst|VDG|active_area_s~q )))

	.dataa(\VGA_inst|VDG|horiz_advance~0_combout ),
	.datab(\VGA_inst|VDG|active_rows~q ),
	.datac(\VGA_inst|VDG|active_area~q ),
	.datad(\VGA_inst|VDG|active_area_s~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|vert_scaler~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|vert_scaler~1 .lut_mask = 16'h0800;
defparam \VGA_inst|VDG|vert_scaler~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneive_lcell_comb \VGA_inst|VDG|vert_scaler~3 (
// Equation(s):
// \VGA_inst|VDG|vert_scaler~3_combout  = (\VGA_inst|VDG|vert_scaler~1_combout  & ((\VGA_inst|VDG|vert_scaler [0] & (\VGA_inst|VDG|vert_scaler [2] $ (\VGA_inst|VDG|vert_scaler [1]))) # (!\VGA_inst|VDG|vert_scaler [0] & (\VGA_inst|VDG|vert_scaler [2] & 
// \VGA_inst|VDG|vert_scaler [1]))))

	.dataa(\VGA_inst|VDG|vert_scaler [0]),
	.datab(\VGA_inst|VDG|vert_scaler [2]),
	.datac(\VGA_inst|VDG|vert_scaler [1]),
	.datad(\VGA_inst|VDG|vert_scaler~1_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|vert_scaler~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|vert_scaler~3 .lut_mask = 16'h6800;
defparam \VGA_inst|VDG|vert_scaler~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneive_lcell_comb \VGA_inst|VDG|vert_scaler~0 (
// Equation(s):
// \VGA_inst|VDG|vert_scaler~0_combout  = ((\VGA_inst|VDG|active_area~q ) # ((\VGA_inst|VDG|active_rows~q  & !\VGA_inst|VDG|active_area_s~q ))) # (!\VGA_inst|VDG|horiz_advance~0_combout )

	.dataa(\VGA_inst|VDG|horiz_advance~0_combout ),
	.datab(\VGA_inst|VDG|active_rows~q ),
	.datac(\VGA_inst|VDG|active_area~q ),
	.datad(\VGA_inst|VDG|active_area_s~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|vert_scaler~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|vert_scaler~0 .lut_mask = 16'hF5FD;
defparam \VGA_inst|VDG|vert_scaler~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneive_lcell_comb \VGA_inst|VDG|vert_scaler~4 (
// Equation(s):
// \VGA_inst|VDG|vert_scaler~4_combout  = (\VGA_inst|VDG|vert_scaler~3_combout ) # ((\VGA_inst|VDG|vert_scaler [2] & \VGA_inst|VDG|vert_scaler~0_combout ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|vert_scaler~3_combout ),
	.datac(\VGA_inst|VDG|vert_scaler [2]),
	.datad(\VGA_inst|VDG|vert_scaler~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|vert_scaler~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|vert_scaler~4 .lut_mask = 16'hFCCC;
defparam \VGA_inst|VDG|vert_scaler~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N25
dffeas \VGA_inst|VDG|vert_scaler[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|vert_scaler~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|vert_scaler [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|vert_scaler[2] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|vert_scaler[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneive_lcell_comb \VGA_inst|VDG|Equal12~0 (
// Equation(s):
// \VGA_inst|VDG|Equal12~0_combout  = (!\VGA_inst|VDG|vert_scaler [1] & \VGA_inst|VDG|vert_scaler [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_inst|VDG|vert_scaler [1]),
	.datad(\VGA_inst|VDG|vert_scaler [2]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal12~0 .lut_mask = 16'h0F00;
defparam \VGA_inst|VDG|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneive_lcell_comb \VGA_inst|VDG|vert_scaler~5 (
// Equation(s):
// \VGA_inst|VDG|vert_scaler~5_combout  = (\VGA_inst|VDG|vert_scaler [0] & (((\VGA_inst|VDG|vert_scaler~0_combout )))) # (!\VGA_inst|VDG|vert_scaler [0] & (\VGA_inst|VDG|vert_scaler~1_combout  & (!\VGA_inst|VDG|Equal12~0_combout )))

	.dataa(\VGA_inst|VDG|vert_scaler~1_combout ),
	.datab(\VGA_inst|VDG|Equal12~0_combout ),
	.datac(\VGA_inst|VDG|vert_scaler [0]),
	.datad(\VGA_inst|VDG|vert_scaler~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|vert_scaler~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|vert_scaler~5 .lut_mask = 16'hF202;
defparam \VGA_inst|VDG|vert_scaler~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N27
dffeas \VGA_inst|VDG|vert_scaler[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|vert_scaler~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|vert_scaler [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|vert_scaler[0] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|vert_scaler[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneive_lcell_comb \VGA_inst|VDG|vert_scaler~2 (
// Equation(s):
// \VGA_inst|VDG|vert_scaler~2_combout  = (\VGA_inst|VDG|vert_scaler [1] & ((\VGA_inst|VDG|vert_scaler~0_combout ) # ((!\VGA_inst|VDG|vert_scaler [0] & \VGA_inst|VDG|vert_scaler~1_combout )))) # (!\VGA_inst|VDG|vert_scaler [1] & (\VGA_inst|VDG|vert_scaler 
// [0] & ((\VGA_inst|VDG|vert_scaler~1_combout ))))

	.dataa(\VGA_inst|VDG|vert_scaler [0]),
	.datab(\VGA_inst|VDG|vert_scaler~0_combout ),
	.datac(\VGA_inst|VDG|vert_scaler [1]),
	.datad(\VGA_inst|VDG|vert_scaler~1_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|vert_scaler~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|vert_scaler~2 .lut_mask = 16'hDAC0;
defparam \VGA_inst|VDG|vert_scaler~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N31
dffeas \VGA_inst|VDG|vert_scaler[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|vert_scaler~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|vert_scaler [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|vert_scaler[1] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|vert_scaler[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneive_lcell_comb \VGA_inst|VDG|next_row_count~0 (
// Equation(s):
// \VGA_inst|VDG|next_row_count~0_combout  = (!\VGA_inst|VDG|vert_scaler [0] & (\VGA_inst|VDG|active_area_s~q  & (\VGA_inst|VDG|vert_scaler [1] $ (\VGA_inst|VDG|vert_scaler [2]))))

	.dataa(\VGA_inst|VDG|vert_scaler [1]),
	.datab(\VGA_inst|VDG|vert_scaler [2]),
	.datac(\VGA_inst|VDG|vert_scaler [0]),
	.datad(\VGA_inst|VDG|active_area_s~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_row_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_row_count~0 .lut_mask = 16'h0600;
defparam \VGA_inst|VDG|next_row_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneive_lcell_comb \VGA_inst|VDG|cell_line~3 (
// Equation(s):
// \VGA_inst|VDG|cell_line~3_combout  = (\VGA_inst|VDG|cell_count~0_combout  & (\VGA_inst|VDG|active_rows~q  & (\VGA_inst|VDG|cell_line [0] $ (\VGA_inst|VDG|next_row_count~0_combout )))) # (!\VGA_inst|VDG|cell_count~0_combout  & (((\VGA_inst|VDG|cell_line 
// [0]))))

	.dataa(\VGA_inst|VDG|cell_count~0_combout ),
	.datab(\VGA_inst|VDG|active_rows~q ),
	.datac(\VGA_inst|VDG|cell_line [0]),
	.datad(\VGA_inst|VDG|next_row_count~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_line~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_line~3 .lut_mask = 16'h58D0;
defparam \VGA_inst|VDG|cell_line~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N11
dffeas \VGA_inst|VDG|cell_line[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|cell_line~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|cell_line [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|cell_line[0] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|cell_line[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneive_lcell_comb \VGA_inst|VDG|cell_line~1 (
// Equation(s):
// \VGA_inst|VDG|cell_line~1_combout  = (\VGA_inst|VDG|active_rows~q  & (\VGA_inst|VDG|next_row_count~0_combout  & (\VGA_inst|VDG|cell_line [0] $ (\VGA_inst|VDG|cell_line [1]))))

	.dataa(\VGA_inst|VDG|cell_line [0]),
	.datab(\VGA_inst|VDG|active_rows~q ),
	.datac(\VGA_inst|VDG|cell_line [1]),
	.datad(\VGA_inst|VDG|next_row_count~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_line~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_line~1 .lut_mask = 16'h4800;
defparam \VGA_inst|VDG|cell_line~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneive_lcell_comb \VGA_inst|VDG|row_count~1 (
// Equation(s):
// \VGA_inst|VDG|row_count~1_combout  = (\rst~q ) # ((\VGA_inst|VDG|cell_count~0_combout  & ((\VGA_inst|VDG|next_row_count~0_combout ) # (!\VGA_inst|VDG|active_rows~q ))))

	.dataa(\VGA_inst|VDG|cell_count~0_combout ),
	.datab(\VGA_inst|VDG|active_rows~q ),
	.datac(\rst~q ),
	.datad(\VGA_inst|VDG|next_row_count~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|row_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|row_count~1 .lut_mask = 16'hFAF2;
defparam \VGA_inst|VDG|row_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N27
dffeas \VGA_inst|VDG|cell_line[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|cell_line~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|row_count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|cell_line [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|cell_line[1] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|cell_line[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneive_lcell_comb \VGA_inst|VDG|Equal15~0 (
// Equation(s):
// \VGA_inst|VDG|Equal15~0_combout  = (\VGA_inst|VDG|cell_line [1] & \VGA_inst|VDG|cell_line [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_inst|VDG|cell_line [1]),
	.datad(\VGA_inst|VDG|cell_line [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal15~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal15~0 .lut_mask = 16'hF000;
defparam \VGA_inst|VDG|Equal15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneive_lcell_comb \VGA_inst|VDG|row_count~0 (
// Equation(s):
// \VGA_inst|VDG|row_count~0_combout  = (\VGA_inst|VDG|active_rows~q  & \VGA_inst|VDG|next_row_count~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_inst|VDG|active_rows~q ),
	.datad(\VGA_inst|VDG|next_row_count~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|row_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|row_count~0 .lut_mask = 16'hF000;
defparam \VGA_inst|VDG|row_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneive_lcell_comb \VGA_inst|VDG|cell_line~0 (
// Equation(s):
// \VGA_inst|VDG|cell_line~0_combout  = (\VGA_inst|VDG|row_count~0_combout  & ((\VGA_inst|VDG|Equal15~0_combout  & (\VGA_inst|VDG|cell_line [2] & !\VGA_inst|VDG|cell_line [3])) # (!\VGA_inst|VDG|Equal15~0_combout  & ((\VGA_inst|VDG|cell_line [3])))))

	.dataa(\VGA_inst|VDG|Equal15~0_combout ),
	.datab(\VGA_inst|VDG|cell_line [2]),
	.datac(\VGA_inst|VDG|cell_line [3]),
	.datad(\VGA_inst|VDG|row_count~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_line~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_line~0 .lut_mask = 16'h5800;
defparam \VGA_inst|VDG|cell_line~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N21
dffeas \VGA_inst|VDG|cell_line[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|cell_line~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|row_count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|cell_line [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|cell_line[3] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|cell_line[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneive_lcell_comb \VGA_inst|VDG|cell_line~2 (
// Equation(s):
// \VGA_inst|VDG|cell_line~2_combout  = (\VGA_inst|VDG|row_count~0_combout  & ((\VGA_inst|VDG|Equal15~0_combout  & (!\VGA_inst|VDG|cell_line [3] & !\VGA_inst|VDG|cell_line [2])) # (!\VGA_inst|VDG|Equal15~0_combout  & ((\VGA_inst|VDG|cell_line [2])))))

	.dataa(\VGA_inst|VDG|Equal15~0_combout ),
	.datab(\VGA_inst|VDG|cell_line [3]),
	.datac(\VGA_inst|VDG|cell_line [2]),
	.datad(\VGA_inst|VDG|row_count~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_line~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_line~2 .lut_mask = 16'h5200;
defparam \VGA_inst|VDG|cell_line~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N3
dffeas \VGA_inst|VDG|cell_line[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|cell_line~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|row_count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|cell_line [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|cell_line[2] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|cell_line[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneive_lcell_comb \VGA_inst|VDG|next_cell_count~0 (
// Equation(s):
// \VGA_inst|VDG|next_cell_count~0_combout  = (\VGA_inst|VDG|next_row_count~0_combout  & (!\VGA_inst|VDG|cell_line [2] & (\VGA_inst|VDG|Equal15~0_combout  & \VGA_inst|VDG|cell_line [3])))

	.dataa(\VGA_inst|VDG|next_row_count~0_combout ),
	.datab(\VGA_inst|VDG|cell_line [2]),
	.datac(\VGA_inst|VDG|Equal15~0_combout ),
	.datad(\VGA_inst|VDG|cell_line [3]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_cell_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_cell_count~0 .lut_mask = 16'h2000;
defparam \VGA_inst|VDG|next_cell_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneive_lcell_comb \VGA_inst|VDG|cell_count~1 (
// Equation(s):
// \VGA_inst|VDG|cell_count~1_combout  = (\VGA_inst|VDG|cell_count~0_combout  & (\VGA_inst|VDG|active_rows~q  & (\VGA_inst|VDG|cell_count [0] $ (\VGA_inst|VDG|next_cell_count~0_combout )))) # (!\VGA_inst|VDG|cell_count~0_combout  & 
// (((\VGA_inst|VDG|cell_count [0]))))

	.dataa(\VGA_inst|VDG|cell_count~0_combout ),
	.datab(\VGA_inst|VDG|active_rows~q ),
	.datac(\VGA_inst|VDG|cell_count [0]),
	.datad(\VGA_inst|VDG|next_cell_count~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_count~1 .lut_mask = 16'h58D0;
defparam \VGA_inst|VDG|cell_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N13
dffeas \VGA_inst|VDG|cell_count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|cell_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|cell_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|cell_count[0] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|cell_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
cycloneive_lcell_comb \VGA_MS~0 (
// Equation(s):
// \VGA_MS~0_combout  = (\CPU_inst|reg_file0|ivr_reg [1] & (\CPU_inst|reg_file0|ivr_reg [2] & !\CPU_inst|reg_file0|ivr_reg [3]))

	.dataa(\CPU_inst|reg_file0|ivr_reg [1]),
	.datab(\CPU_inst|reg_file0|ivr_reg [2]),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|ivr_reg [3]),
	.cin(gnd),
	.combout(\VGA_MS~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_MS~0 .lut_mask = 16'h0088;
defparam \VGA_MS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cycloneive_lcell_comb \VGA_inst|VGA_mode~0 (
// Equation(s):
// \VGA_inst|VGA_mode~0_combout  = (\MSC_en~0_combout  & ((\VGA_MS~0_combout  & ((\CPU_inst|shift_merge0|LBD_reg [0]))) # (!\VGA_MS~0_combout  & (\VGA_inst|VGA_mode~q )))) # (!\MSC_en~0_combout  & (((\VGA_inst|VGA_mode~q ))))

	.dataa(\MSC_en~0_combout ),
	.datab(\VGA_MS~0_combout ),
	.datac(\VGA_inst|VGA_mode~q ),
	.datad(\CPU_inst|shift_merge0|LBD_reg [0]),
	.cin(gnd),
	.combout(\VGA_inst|VGA_mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VGA_mode~0 .lut_mask = 16'hF870;
defparam \VGA_inst|VGA_mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N11
dffeas \VGA_inst|VGA_mode (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGA_inst|VGA_mode~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VGA_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VGA_mode .is_wysiwyg = "true";
defparam \VGA_inst|VGA_mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneive_lcell_comb \VGA_inst|VDG|DD_s[6]~0 (
// Equation(s):
// \VGA_inst|VDG|DD_s[6]~0_combout  = (\VGA_inst|VDG|col_count [0] & (\VGA_inst|VDG|col_count [2] & (\VGA_inst|VDG|col_count [1] & \VGA_inst|VDG|horiz_advance~0_combout )))

	.dataa(\VGA_inst|VDG|col_count [0]),
	.datab(\VGA_inst|VDG|col_count [2]),
	.datac(\VGA_inst|VDG|col_count [1]),
	.datad(\VGA_inst|VDG|horiz_advance~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|DD_s[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|DD_s[6]~0 .lut_mask = 16'h8000;
defparam \VGA_inst|VDG|DD_s[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N29
dffeas \VGA_inst|VDG|AG_s (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_inst|VGA_mode~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_inst|VDG|DD_s[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|AG_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|AG_s .is_wysiwyg = "true";
defparam \VGA_inst|VDG|AG_s .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \VGA_inst|VDG|Add5~0 (
// Equation(s):
// \VGA_inst|VDG|Add5~0_combout  = \VGA_inst|VDG|row_count [0] $ (VCC)
// \VGA_inst|VDG|Add5~1  = CARRY(\VGA_inst|VDG|row_count [0])

	.dataa(\VGA_inst|VDG|row_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Add5~0_combout ),
	.cout(\VGA_inst|VDG|Add5~1 ));
// synopsys translate_off
defparam \VGA_inst|VDG|Add5~0 .lut_mask = 16'h55AA;
defparam \VGA_inst|VDG|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneive_lcell_comb \VGA_inst|VDG|row_count~9 (
// Equation(s):
// \VGA_inst|VDG|row_count~9_combout  = (\VGA_inst|VDG|active_rows~q  & (\VGA_inst|VDG|Add5~0_combout  & \VGA_inst|VDG|next_row_count~0_combout ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|active_rows~q ),
	.datac(\VGA_inst|VDG|Add5~0_combout ),
	.datad(\VGA_inst|VDG|next_row_count~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|row_count~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|row_count~9 .lut_mask = 16'hC000;
defparam \VGA_inst|VDG|row_count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N7
dffeas \VGA_inst|VDG|row_count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|row_count~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|row_count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|row_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[0] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|row_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneive_lcell_comb \VGA_inst|VDG|Add5~2 (
// Equation(s):
// \VGA_inst|VDG|Add5~2_combout  = (\VGA_inst|VDG|row_count [1] & (!\VGA_inst|VDG|Add5~1 )) # (!\VGA_inst|VDG|row_count [1] & ((\VGA_inst|VDG|Add5~1 ) # (GND)))
// \VGA_inst|VDG|Add5~3  = CARRY((!\VGA_inst|VDG|Add5~1 ) # (!\VGA_inst|VDG|row_count [1]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|row_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|Add5~1 ),
	.combout(\VGA_inst|VDG|Add5~2_combout ),
	.cout(\VGA_inst|VDG|Add5~3 ));
// synopsys translate_off
defparam \VGA_inst|VDG|Add5~2 .lut_mask = 16'h3C3F;
defparam \VGA_inst|VDG|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneive_lcell_comb \VGA_inst|VDG|row_count~2 (
// Equation(s):
// \VGA_inst|VDG|row_count~2_combout  = (\VGA_inst|VDG|Add5~2_combout  & (\VGA_inst|VDG|active_rows~q  & \VGA_inst|VDG|next_row_count~0_combout ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|Add5~2_combout ),
	.datac(\VGA_inst|VDG|active_rows~q ),
	.datad(\VGA_inst|VDG|next_row_count~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|row_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|row_count~2 .lut_mask = 16'hC000;
defparam \VGA_inst|VDG|row_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N5
dffeas \VGA_inst|VDG|row_count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|row_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|row_count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|row_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[1] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|row_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cycloneive_lcell_comb \VGA_inst|VDG|next_DA[5]~0 (
// Equation(s):
// \VGA_inst|VDG|next_DA[5]~0_combout  = (\VGA_inst|VDG|AG_s~q  & ((\VGA_inst|VDG|row_count [1]))) # (!\VGA_inst|VDG|AG_s~q  & (\VGA_inst|VDG|cell_count [0]))

	.dataa(\VGA_inst|VDG|cell_count [0]),
	.datab(\VGA_inst|VDG|AG_s~q ),
	.datac(gnd),
	.datad(\VGA_inst|VDG|row_count [1]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_DA[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_DA[5]~0 .lut_mask = 16'hEE22;
defparam \VGA_inst|VDG|next_DA[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N15
dffeas \VGA_inst|VDG|DA[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_DA[5]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[5] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneive_lcell_comb \VGA_inst|VDG|cell_count~2 (
// Equation(s):
// \VGA_inst|VDG|cell_count~2_combout  = (\VGA_inst|VDG|active_rows~q  & (\VGA_inst|VDG|cell_count [1] $ (\VGA_inst|VDG|cell_count [0])))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|active_rows~q ),
	.datac(\VGA_inst|VDG|cell_count [1]),
	.datad(\VGA_inst|VDG|cell_count [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_count~2 .lut_mask = 16'h0CC0;
defparam \VGA_inst|VDG|cell_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneive_lcell_comb \VGA_inst|VDG|cell_count~3 (
// Equation(s):
// \VGA_inst|VDG|cell_count~3_combout  = (\rst~q ) # ((\VGA_inst|VDG|cell_count~0_combout  & ((\VGA_inst|VDG|next_cell_count~0_combout ) # (!\VGA_inst|VDG|active_rows~q ))))

	.dataa(\VGA_inst|VDG|cell_count~0_combout ),
	.datab(\VGA_inst|VDG|active_rows~q ),
	.datac(\rst~q ),
	.datad(\VGA_inst|VDG|next_cell_count~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_count~3 .lut_mask = 16'hFAF2;
defparam \VGA_inst|VDG|cell_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N19
dffeas \VGA_inst|VDG|cell_count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|cell_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_count~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|cell_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|cell_count[1] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|cell_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneive_lcell_comb \VGA_inst|VDG|Add5~4 (
// Equation(s):
// \VGA_inst|VDG|Add5~4_combout  = (\VGA_inst|VDG|row_count [2] & (\VGA_inst|VDG|Add5~3  $ (GND))) # (!\VGA_inst|VDG|row_count [2] & (!\VGA_inst|VDG|Add5~3  & VCC))
// \VGA_inst|VDG|Add5~5  = CARRY((\VGA_inst|VDG|row_count [2] & !\VGA_inst|VDG|Add5~3 ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|row_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|Add5~3 ),
	.combout(\VGA_inst|VDG|Add5~4_combout ),
	.cout(\VGA_inst|VDG|Add5~5 ));
// synopsys translate_off
defparam \VGA_inst|VDG|Add5~4 .lut_mask = 16'hC30C;
defparam \VGA_inst|VDG|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneive_lcell_comb \VGA_inst|VDG|row_count~3 (
// Equation(s):
// \VGA_inst|VDG|row_count~3_combout  = (\VGA_inst|VDG|Add5~4_combout  & (\VGA_inst|VDG|active_rows~q  & \VGA_inst|VDG|next_row_count~0_combout ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|Add5~4_combout ),
	.datac(\VGA_inst|VDG|active_rows~q ),
	.datad(\VGA_inst|VDG|next_row_count~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|row_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|row_count~3 .lut_mask = 16'hC000;
defparam \VGA_inst|VDG|row_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N3
dffeas \VGA_inst|VDG|row_count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|row_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|row_count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|row_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[2] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|row_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneive_lcell_comb \VGA_inst|VDG|next_DA[6]~1 (
// Equation(s):
// \VGA_inst|VDG|next_DA[6]~1_combout  = (\VGA_inst|VDG|AG_s~q  & ((\VGA_inst|VDG|row_count [2]))) # (!\VGA_inst|VDG|AG_s~q  & (\VGA_inst|VDG|cell_count [1]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|cell_count [1]),
	.datac(\VGA_inst|VDG|row_count [2]),
	.datad(\VGA_inst|VDG|AG_s~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_DA[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_DA[6]~1 .lut_mask = 16'hF0CC;
defparam \VGA_inst|VDG|next_DA[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N23
dffeas \VGA_inst|VDG|DA[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_DA[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[6] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneive_lcell_comb \VGA_inst|VDG|cell_count~4 (
// Equation(s):
// \VGA_inst|VDG|cell_count~4_combout  = (\VGA_inst|VDG|active_rows~q  & (\VGA_inst|VDG|cell_count [2] $ (((\VGA_inst|VDG|cell_count [0] & \VGA_inst|VDG|cell_count [1])))))

	.dataa(\VGA_inst|VDG|cell_count [0]),
	.datab(\VGA_inst|VDG|active_rows~q ),
	.datac(\VGA_inst|VDG|cell_count [2]),
	.datad(\VGA_inst|VDG|cell_count [1]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_count~4 .lut_mask = 16'h48C0;
defparam \VGA_inst|VDG|cell_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N17
dffeas \VGA_inst|VDG|cell_count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|cell_count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_count~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|cell_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|cell_count[2] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|cell_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneive_lcell_comb \VGA_inst|VDG|Add5~6 (
// Equation(s):
// \VGA_inst|VDG|Add5~6_combout  = (\VGA_inst|VDG|row_count [3] & (!\VGA_inst|VDG|Add5~5 )) # (!\VGA_inst|VDG|row_count [3] & ((\VGA_inst|VDG|Add5~5 ) # (GND)))
// \VGA_inst|VDG|Add5~7  = CARRY((!\VGA_inst|VDG|Add5~5 ) # (!\VGA_inst|VDG|row_count [3]))

	.dataa(\VGA_inst|VDG|row_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|Add5~5 ),
	.combout(\VGA_inst|VDG|Add5~6_combout ),
	.cout(\VGA_inst|VDG|Add5~7 ));
// synopsys translate_off
defparam \VGA_inst|VDG|Add5~6 .lut_mask = 16'h5A5F;
defparam \VGA_inst|VDG|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneive_lcell_comb \VGA_inst|VDG|row_count~4 (
// Equation(s):
// \VGA_inst|VDG|row_count~4_combout  = (\VGA_inst|VDG|active_rows~q  & (\VGA_inst|VDG|Add5~6_combout  & \VGA_inst|VDG|next_row_count~0_combout ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|active_rows~q ),
	.datac(\VGA_inst|VDG|Add5~6_combout ),
	.datad(\VGA_inst|VDG|next_row_count~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|row_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|row_count~4 .lut_mask = 16'hC000;
defparam \VGA_inst|VDG|row_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N11
dffeas \VGA_inst|VDG|row_count[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|row_count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|row_count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|row_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[3] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|row_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneive_lcell_comb \VGA_inst|VDG|next_DA[7]~2 (
// Equation(s):
// \VGA_inst|VDG|next_DA[7]~2_combout  = (\VGA_inst|VDG|AG_s~q  & ((\VGA_inst|VDG|row_count [3]))) # (!\VGA_inst|VDG|AG_s~q  & (\VGA_inst|VDG|cell_count [2]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|cell_count [2]),
	.datac(\VGA_inst|VDG|row_count [3]),
	.datad(\VGA_inst|VDG|AG_s~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_DA[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_DA[7]~2 .lut_mask = 16'hF0CC;
defparam \VGA_inst|VDG|next_DA[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N25
dffeas \VGA_inst|VDG|DA[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_DA[7]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[7] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \VGA_inst|VDG|Add5~8 (
// Equation(s):
// \VGA_inst|VDG|Add5~8_combout  = (\VGA_inst|VDG|row_count [4] & (\VGA_inst|VDG|Add5~7  $ (GND))) # (!\VGA_inst|VDG|row_count [4] & (!\VGA_inst|VDG|Add5~7  & VCC))
// \VGA_inst|VDG|Add5~9  = CARRY((\VGA_inst|VDG|row_count [4] & !\VGA_inst|VDG|Add5~7 ))

	.dataa(\VGA_inst|VDG|row_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|Add5~7 ),
	.combout(\VGA_inst|VDG|Add5~8_combout ),
	.cout(\VGA_inst|VDG|Add5~9 ));
// synopsys translate_off
defparam \VGA_inst|VDG|Add5~8 .lut_mask = 16'hA50A;
defparam \VGA_inst|VDG|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneive_lcell_comb \VGA_inst|VDG|row_count~5 (
// Equation(s):
// \VGA_inst|VDG|row_count~5_combout  = (\VGA_inst|VDG|Add5~8_combout  & (\VGA_inst|VDG|active_rows~q  & \VGA_inst|VDG|next_row_count~0_combout ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|Add5~8_combout ),
	.datac(\VGA_inst|VDG|active_rows~q ),
	.datad(\VGA_inst|VDG|next_row_count~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|row_count~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|row_count~5 .lut_mask = 16'hC000;
defparam \VGA_inst|VDG|row_count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N7
dffeas \VGA_inst|VDG|row_count[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|row_count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|row_count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|row_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[4] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|row_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneive_lcell_comb \VGA_inst|VDG|Add6~0 (
// Equation(s):
// \VGA_inst|VDG|Add6~0_combout  = (\VGA_inst|VDG|cell_count [1] & \VGA_inst|VDG|cell_count [0])

	.dataa(gnd),
	.datab(\VGA_inst|VDG|cell_count [1]),
	.datac(gnd),
	.datad(\VGA_inst|VDG|cell_count [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Add6~0 .lut_mask = 16'hCC00;
defparam \VGA_inst|VDG|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneive_lcell_comb \VGA_inst|VDG|cell_count~5 (
// Equation(s):
// \VGA_inst|VDG|cell_count~5_combout  = (\VGA_inst|VDG|active_rows~q  & (\VGA_inst|VDG|cell_count [3] $ (((\VGA_inst|VDG|Add6~0_combout  & \VGA_inst|VDG|cell_count [2])))))

	.dataa(\VGA_inst|VDG|Add6~0_combout ),
	.datab(\VGA_inst|VDG|active_rows~q ),
	.datac(\VGA_inst|VDG|cell_count [3]),
	.datad(\VGA_inst|VDG|cell_count [2]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_count~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_count~5 .lut_mask = 16'h48C0;
defparam \VGA_inst|VDG|cell_count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N9
dffeas \VGA_inst|VDG|cell_count[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|cell_count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_count~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|cell_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|cell_count[3] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|cell_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneive_lcell_comb \VGA_inst|VDG|next_DA[8]~3 (
// Equation(s):
// \VGA_inst|VDG|next_DA[8]~3_combout  = (\VGA_inst|VDG|AG_s~q  & (\VGA_inst|VDG|row_count [4])) # (!\VGA_inst|VDG|AG_s~q  & ((\VGA_inst|VDG|cell_count [3])))

	.dataa(\VGA_inst|VDG|row_count [4]),
	.datab(gnd),
	.datac(\VGA_inst|VDG|cell_count [3]),
	.datad(\VGA_inst|VDG|AG_s~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_DA[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_DA[8]~3 .lut_mask = 16'hAAF0;
defparam \VGA_inst|VDG|next_DA[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N13
dffeas \VGA_inst|VDG|DA[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_DA[8]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[8] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneive_lcell_comb \VGA_inst|VDG|Add5~10 (
// Equation(s):
// \VGA_inst|VDG|Add5~10_combout  = (\VGA_inst|VDG|row_count [5] & (!\VGA_inst|VDG|Add5~9 )) # (!\VGA_inst|VDG|row_count [5] & ((\VGA_inst|VDG|Add5~9 ) # (GND)))
// \VGA_inst|VDG|Add5~11  = CARRY((!\VGA_inst|VDG|Add5~9 ) # (!\VGA_inst|VDG|row_count [5]))

	.dataa(\VGA_inst|VDG|row_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|Add5~9 ),
	.combout(\VGA_inst|VDG|Add5~10_combout ),
	.cout(\VGA_inst|VDG|Add5~11 ));
// synopsys translate_off
defparam \VGA_inst|VDG|Add5~10 .lut_mask = 16'h5A5F;
defparam \VGA_inst|VDG|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneive_lcell_comb \VGA_inst|VDG|row_count~6 (
// Equation(s):
// \VGA_inst|VDG|row_count~6_combout  = (\VGA_inst|VDG|active_rows~q  & (\VGA_inst|VDG|Add5~10_combout  & \VGA_inst|VDG|next_row_count~0_combout ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|active_rows~q ),
	.datac(\VGA_inst|VDG|Add5~10_combout ),
	.datad(\VGA_inst|VDG|next_row_count~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|row_count~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|row_count~6 .lut_mask = 16'hC000;
defparam \VGA_inst|VDG|row_count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N5
dffeas \VGA_inst|VDG|row_count[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|row_count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|row_count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|row_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[5] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|row_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneive_lcell_comb \VGA_inst|VDG|next_DA[9]~4 (
// Equation(s):
// \VGA_inst|VDG|next_DA[9]~4_combout  = (\VGA_inst|VDG|row_count [5] & \VGA_inst|VDG|AG_s~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_inst|VDG|row_count [5]),
	.datad(\VGA_inst|VDG|AG_s~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_DA[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_DA[9]~4 .lut_mask = 16'hF000;
defparam \VGA_inst|VDG|next_DA[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N27
dffeas \VGA_inst|VDG|DA[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_DA[9]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[9] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneive_lcell_comb \VGA_inst|VDG|Add5~12 (
// Equation(s):
// \VGA_inst|VDG|Add5~12_combout  = (\VGA_inst|VDG|row_count [6] & (\VGA_inst|VDG|Add5~11  $ (GND))) # (!\VGA_inst|VDG|row_count [6] & (!\VGA_inst|VDG|Add5~11  & VCC))
// \VGA_inst|VDG|Add5~13  = CARRY((\VGA_inst|VDG|row_count [6] & !\VGA_inst|VDG|Add5~11 ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|row_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|Add5~11 ),
	.combout(\VGA_inst|VDG|Add5~12_combout ),
	.cout(\VGA_inst|VDG|Add5~13 ));
// synopsys translate_off
defparam \VGA_inst|VDG|Add5~12 .lut_mask = 16'hC30C;
defparam \VGA_inst|VDG|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneive_lcell_comb \VGA_inst|VDG|Add5~14 (
// Equation(s):
// \VGA_inst|VDG|Add5~14_combout  = \VGA_inst|VDG|Add5~13  $ (\VGA_inst|VDG|row_count [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_inst|VDG|row_count [7]),
	.cin(\VGA_inst|VDG|Add5~13 ),
	.combout(\VGA_inst|VDG|Add5~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Add5~14 .lut_mask = 16'h0FF0;
defparam \VGA_inst|VDG|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneive_lcell_comb \VGA_inst|VDG|Equal14~0 (
// Equation(s):
// \VGA_inst|VDG|Equal14~0_combout  = (\VGA_inst|VDG|row_count [3] & (\VGA_inst|VDG|row_count [2] & (\VGA_inst|VDG|row_count [1] & \VGA_inst|VDG|row_count [4])))

	.dataa(\VGA_inst|VDG|row_count [3]),
	.datab(\VGA_inst|VDG|row_count [2]),
	.datac(\VGA_inst|VDG|row_count [1]),
	.datad(\VGA_inst|VDG|row_count [4]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal14~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal14~0 .lut_mask = 16'h8000;
defparam \VGA_inst|VDG|Equal14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneive_lcell_comb \VGA_inst|VDG|row_count~8 (
// Equation(s):
// \VGA_inst|VDG|row_count~8_combout  = (\VGA_inst|VDG|Add5~14_combout  & (\VGA_inst|VDG|row_count~0_combout  & ((!\VGA_inst|VDG|Equal14~0_combout ) # (!\VGA_inst|VDG|Equal14~1_combout ))))

	.dataa(\VGA_inst|VDG|Add5~14_combout ),
	.datab(\VGA_inst|VDG|Equal14~1_combout ),
	.datac(\VGA_inst|VDG|Equal14~0_combout ),
	.datad(\VGA_inst|VDG|row_count~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|row_count~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|row_count~8 .lut_mask = 16'h2A00;
defparam \VGA_inst|VDG|row_count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N13
dffeas \VGA_inst|VDG|row_count[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|row_count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|row_count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|row_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[7] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|row_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneive_lcell_comb \VGA_inst|VDG|Equal14~1 (
// Equation(s):
// \VGA_inst|VDG|Equal14~1_combout  = (\VGA_inst|VDG|row_count [5] & (!\VGA_inst|VDG|row_count [6] & (\VGA_inst|VDG|row_count [7] & \VGA_inst|VDG|row_count [0])))

	.dataa(\VGA_inst|VDG|row_count [5]),
	.datab(\VGA_inst|VDG|row_count [6]),
	.datac(\VGA_inst|VDG|row_count [7]),
	.datad(\VGA_inst|VDG|row_count [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal14~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal14~1 .lut_mask = 16'h2000;
defparam \VGA_inst|VDG|Equal14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneive_lcell_comb \VGA_inst|VDG|row_count~7 (
// Equation(s):
// \VGA_inst|VDG|row_count~7_combout  = (\VGA_inst|VDG|Add5~12_combout  & (\VGA_inst|VDG|row_count~0_combout  & ((!\VGA_inst|VDG|Equal14~0_combout ) # (!\VGA_inst|VDG|Equal14~1_combout ))))

	.dataa(\VGA_inst|VDG|Add5~12_combout ),
	.datab(\VGA_inst|VDG|Equal14~1_combout ),
	.datac(\VGA_inst|VDG|Equal14~0_combout ),
	.datad(\VGA_inst|VDG|row_count~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|row_count~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|row_count~7 .lut_mask = 16'h2A00;
defparam \VGA_inst|VDG|row_count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N1
dffeas \VGA_inst|VDG|row_count[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|row_count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|row_count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|row_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[6] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|row_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneive_lcell_comb \VGA_inst|VDG|next_DA[10]~5 (
// Equation(s):
// \VGA_inst|VDG|next_DA[10]~5_combout  = (\VGA_inst|VDG|row_count [6] & \VGA_inst|VDG|AG_s~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_inst|VDG|row_count [6]),
	.datad(\VGA_inst|VDG|AG_s~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_DA[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_DA[10]~5 .lut_mask = 16'hF000;
defparam \VGA_inst|VDG|next_DA[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N21
dffeas \VGA_inst|VDG|DA[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_DA[10]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[10] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneive_lcell_comb \VGA_inst|VDG|next_DA[11]~6 (
// Equation(s):
// \VGA_inst|VDG|next_DA[11]~6_combout  = (\VGA_inst|VDG|row_count [7] & \VGA_inst|VDG|AG_s~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_inst|VDG|row_count [7]),
	.datad(\VGA_inst|VDG|AG_s~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_DA[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_DA[11]~6 .lut_mask = 16'hF000;
defparam \VGA_inst|VDG|next_DA[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N3
dffeas \VGA_inst|VDG|DA[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_DA[11]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[11] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\VGA_WrEn~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\CPU_inst|shift_merge0|LBD_reg [3],\CPU_inst|shift_merge0|LBD_reg [2]}),
	.portaaddr({\CPU_inst|reg_file0|ivl_reg [3],\CPU_inst|reg_file0|ivl_reg [2],\CPU_inst|reg_file0|ivl_reg [1],\CPU_inst|reg_file0|ivl_reg [0],\CPU_inst|reg_file0|ivr_reg [7],\CPU_inst|reg_file0|ivr_reg [6],\CPU_inst|reg_file0|ivr_reg [5],\CPU_inst|reg_file0|ivr_reg [4],\CPU_inst|reg_file0|ivr_reg [3],
\CPU_inst|reg_file0|ivr_reg [2],\CPU_inst|reg_file0|ivr_reg [1],\CPU_inst|reg_file0|ivr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout }),
	.portbaddr({\VGA_inst|VDG|DA [11],\VGA_inst|VDG|DA [10],\VGA_inst|VDG|DA [9],\VGA_inst|VDG|DA [8],\VGA_inst|VDG|DA [7],\VGA_inst|VDG|DA [6],\VGA_inst|VDG|DA [5],\VGA_inst|VDG|DA [4],\VGA_inst|VDG|DA [3],\VGA_inst|VDG|DA [2],\VGA_inst|VDG|DA [1],\VGA_inst|VDG|DA [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ALTSYNCRAM";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 4095;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 4096;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N4
cycloneive_lcell_comb \to_CPU_left[3]~15 (
// Equation(s):
// \to_CPU_left[3]~15_combout  = (\prev_VGA_en~q  & ((\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [3]) # ((\prev_keyboard_en~q  & \keyboard_inst|to_CPU [3])))) # (!\prev_VGA_en~q  & (\prev_keyboard_en~q  & (\keyboard_inst|to_CPU [3])))

	.dataa(\prev_VGA_en~q ),
	.datab(\prev_keyboard_en~q ),
	.datac(\keyboard_inst|to_CPU [3]),
	.datad(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\to_CPU_left[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[3]~15 .lut_mask = 16'hEAC0;
defparam \to_CPU_left[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N30
cycloneive_lcell_comb \to_CPU_left[3]~17 (
// Equation(s):
// \to_CPU_left[3]~17_combout  = (\to_CPU_left[3]~16_combout ) # ((\to_CPU_left[3]~15_combout ) # ((\prev_intcon_en~q  & \intcon_inst|to_cpu [3])))

	.dataa(\to_CPU_left[3]~16_combout ),
	.datab(\prev_intcon_en~q ),
	.datac(\intcon_inst|to_cpu [3]),
	.datad(\to_CPU_left[3]~15_combout ),
	.cin(gnd),
	.combout(\to_CPU_left[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[3]~17 .lut_mask = 16'hFFEA;
defparam \to_CPU_left[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N1
dffeas \CPU_inst|IV_in[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|IV_in[3]~4_combout ),
	.asdata(\to_CPU_left[3]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|IV_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|IV_in[3] .is_wysiwyg = "true";
defparam \CPU_inst|IV_in[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N14
cycloneive_lcell_comb \CPU_inst|decode_unit0|PC_I_field_reg[8]~feeder (
// Equation(s):
// \CPU_inst|decode_unit0|PC_I_field_reg[8]~feeder_combout  = \CPU_inst|decode_unit0|I_reg [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|I_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|PC_I_field_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[8]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|decode_unit0|PC_I_field_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N15
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|PC_I_field_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[8] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N2
cycloneive_lcell_comb \CPU_inst|rotate_S01~0 (
// Equation(s):
// \CPU_inst|rotate_S01~0_combout  = (!\CPU_inst|PC0|stack_pop~1_combout  & (\CPU_inst|decode_unit0|PC_I_field_reg [8] & (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & \CPU_inst|hazard_unit0|hazard~13_combout )))

	.dataa(\CPU_inst|PC0|stack_pop~1_combout ),
	.datab(\CPU_inst|decode_unit0|PC_I_field_reg [8]),
	.datac(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|rotate_S01~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_S01~0 .lut_mask = 16'h0400;
defparam \CPU_inst|rotate_S01~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N3
dffeas \CPU_inst|rotate_S01[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_S01~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_S01 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_S01[0] .is_wysiwyg = "true";
defparam \CPU_inst|rotate_S01[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cycloneive_lcell_comb \CPU_inst|right_rotate1|Mux0~6 (
// Equation(s):
// \CPU_inst|right_rotate1|Mux0~6_combout  = (\CPU_inst|rotate_S01 [0] & (\CPU_inst|IV_in [3])) # (!\CPU_inst|rotate_S01 [0] & ((\CPU_inst|IV_in [2])))

	.dataa(\CPU_inst|IV_in [3]),
	.datab(gnd),
	.datac(\CPU_inst|rotate_S01 [0]),
	.datad(\CPU_inst|IV_in [2]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|Mux0~6 .lut_mask = 16'hAFA0;
defparam \CPU_inst|right_rotate1|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N3
dffeas \SDRAM_controller|p2_data0[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data0[12] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data0[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N9
dffeas \SDRAM_controller|p2_data0[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data0[14] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data0[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \sdram_dq[15]~input (
	.i(sdram_dq[15]),
	.ibar(gnd),
	.o(\sdram_dq[15]~input_o ));
// synopsys translate_off
defparam \sdram_dq[15]~input .bus_hold = "false";
defparam \sdram_dq[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y7_N3
dffeas \SDRAM_controller|p2_data0[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data0[15] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data0[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N29
dffeas \SDRAM_controller|p2_data1[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data1[13] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N13
dffeas \SDRAM_controller|p2_data1[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data1[14] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data1[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N23
dffeas \SDRAM_controller|p2_data1[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data1[15] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data1[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N5
dffeas \SDRAM_controller|p2_data2[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data2[12] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data2[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N19
dffeas \SDRAM_controller|p2_data2[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data2[13] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data2[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N23
dffeas \SDRAM_controller|p2_data2[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data2[14] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data2[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N9
dffeas \SDRAM_controller|p2_data2[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data2[15] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data2[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N1
dffeas \SDRAM_controller|p2_data3[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|p2_data3[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[13] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N12
cycloneive_lcell_comb \d_cache_inst|cache_d[61]~104 (
// Equation(s):
// \d_cache_inst|cache_d[61]~104_combout  = (\d_cache_inst|Decoder62~4_combout  & (\d_cache_inst|CPU_data_hold [5])) # (!\d_cache_inst|Decoder62~4_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [61])))

	.dataa(\d_cache_inst|Decoder62~4_combout ),
	.datab(gnd),
	.datac(\d_cache_inst|CPU_data_hold [5]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [61]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[61]~104_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[61]~104 .lut_mask = 16'hF5A0;
defparam \d_cache_inst|cache_d[61]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N0
cycloneive_lcell_comb \d_cache_inst|cache_d[61]~105 (
// Equation(s):
// \d_cache_inst|cache_d[61]~105_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data3 [13])) # (!\SDRAM_controller|ready2~q  & ((\d_cache_inst|cache_d[61]~104_combout ))))) # (!\d_cache_inst|fetch_active~q  
// & (((\d_cache_inst|cache_d[61]~104_combout ))))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\SDRAM_controller|p2_data3 [13]),
	.datad(\d_cache_inst|cache_d[61]~104_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[61]~105_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[61]~105 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[61]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N3
dffeas \SDRAM_controller|p2_data3[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|p2_data3[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[14] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data3[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\d_cache_inst|cache_wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,\d_cache_inst|cache_d[63]~121_combout ,\d_cache_inst|cache_d[62]~113_combout ,\d_cache_inst|cache_d[61]~105_combout ,\d_cache_inst|cache_d[47]~127_combout ,\d_cache_inst|cache_d[46]~119_combout ,\d_cache_inst|cache_d[45]~111_combout ,
\d_cache_inst|cache_d[44]~103_combout ,\d_cache_inst|cache_d[31]~123_combout ,\d_cache_inst|cache_d[30]~115_combout ,\d_cache_inst|cache_d[29]~107_combout ,\d_cache_inst|cache_d[28]~99_combout ,\d_cache_inst|cache_d[15]~125_combout ,
\d_cache_inst|cache_d[14]~117_combout ,\d_cache_inst|cache_d[13]~109_combout ,\d_cache_inst|cache_d[12]~101_combout }),
	.portaaddr({\d_cache_inst|cache_address[8]~8_combout ,\d_cache_inst|cache_address[7]~7_combout ,\d_cache_inst|cache_address[6]~6_combout ,\d_cache_inst|cache_address[5]~5_combout ,\d_cache_inst|cache_address[4]~4_combout ,\d_cache_inst|cache_address[3]~3_combout ,
\d_cache_inst|cache_address[2]~2_combout ,\d_cache_inst|cache_address[1]~1_combout ,\d_cache_inst|cache_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ALTSYNCRAM";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 9;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 18;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 511;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 512;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 72;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 9;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 18;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N30
cycloneive_lcell_comb \d_cache_inst|cache_d[63]~120 (
// Equation(s):
// \d_cache_inst|cache_d[63]~120_combout  = (\d_cache_inst|Decoder62~4_combout  & (\d_cache_inst|CPU_data_hold [7])) # (!\d_cache_inst|Decoder62~4_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [63])))

	.dataa(\d_cache_inst|CPU_data_hold [7]),
	.datab(\d_cache_inst|Decoder62~4_combout ),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [63]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[63]~120_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[63]~120 .lut_mask = 16'hBB88;
defparam \d_cache_inst|cache_d[63]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N31
dffeas \SDRAM_controller|p2_data3[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|p2_data3[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[15] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N4
cycloneive_lcell_comb \d_cache_inst|cache_d[63]~121 (
// Equation(s):
// \d_cache_inst|cache_d[63]~121_combout  = (\SDRAM_controller|ready2~q  & ((\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|p2_data3 [15]))) # (!\d_cache_inst|fetch_active~q  & (\d_cache_inst|cache_d[63]~120_combout )))) # (!\SDRAM_controller|ready2~q  
// & (\d_cache_inst|cache_d[63]~120_combout ))

	.dataa(\d_cache_inst|cache_d[63]~120_combout ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\d_cache_inst|fetch_active~q ),
	.datad(\SDRAM_controller|p2_data3 [15]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[63]~121_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[63]~121 .lut_mask = 16'hEA2A;
defparam \d_cache_inst|cache_d[63]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N10
cycloneive_lcell_comb \d_cache_inst|cache_d[62]~112 (
// Equation(s):
// \d_cache_inst|cache_d[62]~112_combout  = (\d_cache_inst|Decoder62~4_combout  & (\d_cache_inst|CPU_data_hold [6])) # (!\d_cache_inst|Decoder62~4_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [62])))

	.dataa(gnd),
	.datab(\d_cache_inst|CPU_data_hold [6]),
	.datac(\d_cache_inst|Decoder62~4_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [62]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[62]~112_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[62]~112 .lut_mask = 16'hCFC0;
defparam \d_cache_inst|cache_d[62]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N2
cycloneive_lcell_comb \d_cache_inst|cache_d[62]~113 (
// Equation(s):
// \d_cache_inst|cache_d[62]~113_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data3 [14])) # (!\SDRAM_controller|ready2~q  & ((\d_cache_inst|cache_d[62]~112_combout ))))) # (!\d_cache_inst|fetch_active~q  
// & (((\d_cache_inst|cache_d[62]~112_combout ))))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\SDRAM_controller|p2_data3 [14]),
	.datad(\d_cache_inst|cache_d[62]~112_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[62]~113_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[62]~113 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[62]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N6
cycloneive_lcell_comb \d_cache_inst|cache_d[47]~126 (
// Equation(s):
// \d_cache_inst|cache_d[47]~126_combout  = (\d_cache_inst|Decoder62~7_combout  & ((\d_cache_inst|CPU_data_hold [7]))) # (!\d_cache_inst|Decoder62~7_combout  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [47]))

	.dataa(gnd),
	.datab(\d_cache_inst|Decoder62~7_combout ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [47]),
	.datad(\d_cache_inst|CPU_data_hold [7]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[47]~126_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[47]~126 .lut_mask = 16'hFC30;
defparam \d_cache_inst|cache_d[47]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N8
cycloneive_lcell_comb \d_cache_inst|cache_d[47]~127 (
// Equation(s):
// \d_cache_inst|cache_d[47]~127_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data2 [15])) # (!\SDRAM_controller|ready2~q  & ((\d_cache_inst|cache_d[47]~126_combout ))))) # (!\d_cache_inst|fetch_active~q  
// & (((\d_cache_inst|cache_d[47]~126_combout ))))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\SDRAM_controller|p2_data2 [15]),
	.datad(\d_cache_inst|cache_d[47]~126_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[47]~127_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[47]~127 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[47]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N18
cycloneive_lcell_comb \d_cache_inst|cache_d[46]~118 (
// Equation(s):
// \d_cache_inst|cache_d[46]~118_combout  = (\d_cache_inst|Decoder62~7_combout  & (\d_cache_inst|CPU_data_hold [6])) # (!\d_cache_inst|Decoder62~7_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [46])))

	.dataa(\d_cache_inst|CPU_data_hold [6]),
	.datab(\d_cache_inst|Decoder62~7_combout ),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [46]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[46]~118_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[46]~118 .lut_mask = 16'hBB88;
defparam \d_cache_inst|cache_d[46]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N22
cycloneive_lcell_comb \d_cache_inst|cache_d[46]~119 (
// Equation(s):
// \d_cache_inst|cache_d[46]~119_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data2 [14])) # (!\SDRAM_controller|ready2~q  & ((\d_cache_inst|cache_d[46]~118_combout ))))) # (!\d_cache_inst|fetch_active~q  
// & (((\d_cache_inst|cache_d[46]~118_combout ))))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\SDRAM_controller|p2_data2 [14]),
	.datad(\d_cache_inst|cache_d[46]~118_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[46]~119_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[46]~119 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[46]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N2
cycloneive_lcell_comb \d_cache_inst|cache_d[45]~110 (
// Equation(s):
// \d_cache_inst|cache_d[45]~110_combout  = (\d_cache_inst|Decoder62~7_combout  & (\d_cache_inst|CPU_data_hold [5])) # (!\d_cache_inst|Decoder62~7_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [45])))

	.dataa(\d_cache_inst|Decoder62~7_combout ),
	.datab(gnd),
	.datac(\d_cache_inst|CPU_data_hold [5]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [45]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[45]~110_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[45]~110 .lut_mask = 16'hF5A0;
defparam \d_cache_inst|cache_d[45]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N18
cycloneive_lcell_comb \d_cache_inst|cache_d[45]~111 (
// Equation(s):
// \d_cache_inst|cache_d[45]~111_combout  = (\SDRAM_controller|ready2~q  & ((\d_cache_inst|fetch_active~q  & (\SDRAM_controller|p2_data2 [13])) # (!\d_cache_inst|fetch_active~q  & ((\d_cache_inst|cache_d[45]~110_combout ))))) # (!\SDRAM_controller|ready2~q  
// & (((\d_cache_inst|cache_d[45]~110_combout ))))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data2 [13]),
	.datad(\d_cache_inst|cache_d[45]~110_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[45]~111_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[45]~111 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[45]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N16
cycloneive_lcell_comb \d_cache_inst|cache_d[44]~102 (
// Equation(s):
// \d_cache_inst|cache_d[44]~102_combout  = (\d_cache_inst|Decoder62~7_combout  & (\d_cache_inst|CPU_data_hold [4])) # (!\d_cache_inst|Decoder62~7_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [44])))

	.dataa(gnd),
	.datab(\d_cache_inst|CPU_data_hold [4]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [44]),
	.datad(\d_cache_inst|Decoder62~7_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[44]~102_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[44]~102 .lut_mask = 16'hCCF0;
defparam \d_cache_inst|cache_d[44]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N4
cycloneive_lcell_comb \d_cache_inst|cache_d[44]~103 (
// Equation(s):
// \d_cache_inst|cache_d[44]~103_combout  = (\SDRAM_controller|ready2~q  & ((\d_cache_inst|fetch_active~q  & (\SDRAM_controller|p2_data2 [12])) # (!\d_cache_inst|fetch_active~q  & ((\d_cache_inst|cache_d[44]~102_combout ))))) # (!\SDRAM_controller|ready2~q  
// & (((\d_cache_inst|cache_d[44]~102_combout ))))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data2 [12]),
	.datad(\d_cache_inst|cache_d[44]~102_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[44]~103_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[44]~103 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[44]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N10
cycloneive_lcell_comb \d_cache_inst|cache_d[31]~122 (
// Equation(s):
// \d_cache_inst|cache_d[31]~122_combout  = (\d_cache_inst|Decoder62~5_combout  & (\d_cache_inst|CPU_data_hold [7])) # (!\d_cache_inst|Decoder62~5_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [31])))

	.dataa(\d_cache_inst|CPU_data_hold [7]),
	.datab(\d_cache_inst|Decoder62~5_combout ),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[31]~122_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[31]~122 .lut_mask = 16'hBB88;
defparam \d_cache_inst|cache_d[31]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N22
cycloneive_lcell_comb \d_cache_inst|cache_d[31]~123 (
// Equation(s):
// \d_cache_inst|cache_d[31]~123_combout  = (\SDRAM_controller|ready2~q  & ((\d_cache_inst|fetch_active~q  & (\SDRAM_controller|p2_data1 [15])) # (!\d_cache_inst|fetch_active~q  & ((\d_cache_inst|cache_d[31]~122_combout ))))) # (!\SDRAM_controller|ready2~q  
// & (((\d_cache_inst|cache_d[31]~122_combout ))))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data1 [15]),
	.datad(\d_cache_inst|cache_d[31]~122_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[31]~123_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[31]~123 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[31]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N22
cycloneive_lcell_comb \d_cache_inst|cache_d[30]~114 (
// Equation(s):
// \d_cache_inst|cache_d[30]~114_combout  = (\d_cache_inst|Decoder62~5_combout  & ((\d_cache_inst|CPU_data_hold [6]))) # (!\d_cache_inst|Decoder62~5_combout  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [30]))

	.dataa(gnd),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [30]),
	.datac(\d_cache_inst|Decoder62~5_combout ),
	.datad(\d_cache_inst|CPU_data_hold [6]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[30]~114_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[30]~114 .lut_mask = 16'hFC0C;
defparam \d_cache_inst|cache_d[30]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N16
cycloneive_lcell_comb \d_cache_inst|cache_d[30]~115 (
// Equation(s):
// \d_cache_inst|cache_d[30]~115_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data1 [14])) # (!\SDRAM_controller|ready2~q  & ((\d_cache_inst|cache_d[30]~114_combout ))))) # (!\d_cache_inst|fetch_active~q  
// & (((\d_cache_inst|cache_d[30]~114_combout ))))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\SDRAM_controller|p2_data1 [14]),
	.datac(\d_cache_inst|cache_d[30]~114_combout ),
	.datad(\SDRAM_controller|ready2~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[30]~115_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[30]~115 .lut_mask = 16'hD8F0;
defparam \d_cache_inst|cache_d[30]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N6
cycloneive_lcell_comb \d_cache_inst|cache_d[29]~106 (
// Equation(s):
// \d_cache_inst|cache_d[29]~106_combout  = (\d_cache_inst|Decoder62~5_combout  & (\d_cache_inst|CPU_data_hold [5])) # (!\d_cache_inst|Decoder62~5_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [29])))

	.dataa(\d_cache_inst|Decoder62~5_combout ),
	.datab(\d_cache_inst|CPU_data_hold [5]),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[29]~106_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[29]~106 .lut_mask = 16'hDD88;
defparam \d_cache_inst|cache_d[29]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N28
cycloneive_lcell_comb \d_cache_inst|cache_d[29]~107 (
// Equation(s):
// \d_cache_inst|cache_d[29]~107_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data1 [13])) # (!\SDRAM_controller|ready2~q  & ((\d_cache_inst|cache_d[29]~106_combout ))))) # (!\d_cache_inst|fetch_active~q  
// & (((\d_cache_inst|cache_d[29]~106_combout ))))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\SDRAM_controller|p2_data1 [13]),
	.datad(\d_cache_inst|cache_d[29]~106_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[29]~107_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[29]~107 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[29]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N22
cycloneive_lcell_comb \d_cache_inst|cache_d[28]~98 (
// Equation(s):
// \d_cache_inst|cache_d[28]~98_combout  = (\d_cache_inst|Decoder62~5_combout  & (\d_cache_inst|CPU_data_hold [4])) # (!\d_cache_inst|Decoder62~5_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\d_cache_inst|CPU_data_hold [4]),
	.datab(gnd),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [28]),
	.datad(\d_cache_inst|Decoder62~5_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[28]~98_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[28]~98 .lut_mask = 16'hAAF0;
defparam \d_cache_inst|cache_d[28]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N15
dffeas \SDRAM_controller|p2_data1[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data1[12] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N14
cycloneive_lcell_comb \d_cache_inst|cache_d[28]~99 (
// Equation(s):
// \d_cache_inst|cache_d[28]~99_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & ((\SDRAM_controller|p2_data1 [12]))) # (!\SDRAM_controller|ready2~q  & (\d_cache_inst|cache_d[28]~98_combout )))) # (!\d_cache_inst|fetch_active~q  & 
// (\d_cache_inst|cache_d[28]~98_combout ))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\d_cache_inst|cache_d[28]~98_combout ),
	.datac(\SDRAM_controller|p2_data1 [12]),
	.datad(\SDRAM_controller|ready2~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[28]~99_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[28]~99 .lut_mask = 16'hE4CC;
defparam \d_cache_inst|cache_d[28]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N22
cycloneive_lcell_comb \d_cache_inst|cache_d[15]~124 (
// Equation(s):
// \d_cache_inst|cache_d[15]~124_combout  = (\d_cache_inst|Decoder62~6_combout  & (\d_cache_inst|CPU_data_hold [7])) # (!\d_cache_inst|Decoder62~6_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\d_cache_inst|CPU_data_hold [7]),
	.datab(\d_cache_inst|Decoder62~6_combout ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[15]~124_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[15]~124 .lut_mask = 16'hB8B8;
defparam \d_cache_inst|cache_d[15]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N2
cycloneive_lcell_comb \d_cache_inst|cache_d[15]~125 (
// Equation(s):
// \d_cache_inst|cache_d[15]~125_combout  = (\SDRAM_controller|ready2~q  & ((\d_cache_inst|fetch_active~q  & (\SDRAM_controller|p2_data0 [15])) # (!\d_cache_inst|fetch_active~q  & ((\d_cache_inst|cache_d[15]~124_combout ))))) # (!\SDRAM_controller|ready2~q  
// & (((\d_cache_inst|cache_d[15]~124_combout ))))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data0 [15]),
	.datad(\d_cache_inst|cache_d[15]~124_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[15]~125_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[15]~125 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[15]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N12
cycloneive_lcell_comb \d_cache_inst|cache_d[14]~116 (
// Equation(s):
// \d_cache_inst|cache_d[14]~116_combout  = (\d_cache_inst|Decoder62~6_combout  & (\d_cache_inst|CPU_data_hold [6])) # (!\d_cache_inst|Decoder62~6_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\d_cache_inst|CPU_data_hold [6]),
	.datab(\d_cache_inst|Decoder62~6_combout ),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[14]~116_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[14]~116 .lut_mask = 16'hBB88;
defparam \d_cache_inst|cache_d[14]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N8
cycloneive_lcell_comb \d_cache_inst|cache_d[14]~117 (
// Equation(s):
// \d_cache_inst|cache_d[14]~117_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data0 [14])) # (!\SDRAM_controller|ready2~q  & ((\d_cache_inst|cache_d[14]~116_combout ))))) # (!\d_cache_inst|fetch_active~q  
// & (((\d_cache_inst|cache_d[14]~116_combout ))))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\SDRAM_controller|p2_data0 [14]),
	.datad(\d_cache_inst|cache_d[14]~116_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[14]~117_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[14]~117 .lut_mask = 16'hF780;
defparam \d_cache_inst|cache_d[14]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N2
cycloneive_lcell_comb \d_cache_inst|cache_d[13]~108 (
// Equation(s):
// \d_cache_inst|cache_d[13]~108_combout  = (\d_cache_inst|Decoder62~6_combout  & (\d_cache_inst|CPU_data_hold [5])) # (!\d_cache_inst|Decoder62~6_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\d_cache_inst|CPU_data_hold [5]),
	.datab(\d_cache_inst|Decoder62~6_combout ),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[13]~108_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[13]~108 .lut_mask = 16'hBB88;
defparam \d_cache_inst|cache_d[13]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N31
dffeas \SDRAM_controller|p2_data0[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data0[13] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data0[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N30
cycloneive_lcell_comb \d_cache_inst|cache_d[13]~109 (
// Equation(s):
// \d_cache_inst|cache_d[13]~109_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & ((\SDRAM_controller|p2_data0 [13]))) # (!\SDRAM_controller|ready2~q  & (\d_cache_inst|cache_d[13]~108_combout )))) # (!\d_cache_inst|fetch_active~q  
// & (\d_cache_inst|cache_d[13]~108_combout ))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\d_cache_inst|cache_d[13]~108_combout ),
	.datac(\SDRAM_controller|p2_data0 [13]),
	.datad(\SDRAM_controller|ready2~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[13]~109_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[13]~109 .lut_mask = 16'hE4CC;
defparam \d_cache_inst|cache_d[13]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N2
cycloneive_lcell_comb \d_cache_inst|cache_d[12]~100 (
// Equation(s):
// \d_cache_inst|cache_d[12]~100_combout  = (\d_cache_inst|Decoder62~6_combout  & (\d_cache_inst|CPU_data_hold [4])) # (!\d_cache_inst|Decoder62~6_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\d_cache_inst|Decoder62~6_combout ),
	.datab(gnd),
	.datac(\d_cache_inst|CPU_data_hold [4]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[12]~100_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[12]~100 .lut_mask = 16'hF5A0;
defparam \d_cache_inst|cache_d[12]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N30
cycloneive_lcell_comb \d_cache_inst|cache_d[12]~101 (
// Equation(s):
// \d_cache_inst|cache_d[12]~101_combout  = (\d_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data0 [12])) # (!\SDRAM_controller|ready2~q  & ((\d_cache_inst|cache_d[12]~100_combout ))))) # (!\d_cache_inst|fetch_active~q  
// & (((\d_cache_inst|cache_d[12]~100_combout ))))

	.dataa(\SDRAM_controller|p2_data0 [12]),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|ready2~q ),
	.datad(\d_cache_inst|cache_d[12]~100_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[12]~101_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[12]~101 .lut_mask = 16'hBF80;
defparam \d_cache_inst|cache_d[12]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N10
cycloneive_lcell_comb \d_cache_inst|Mux2~2 (
// Equation(s):
// \d_cache_inst|Mux2~2_combout  = (\d_cache_inst|byte_address [1] & (((\d_cache_inst|byte_address [0]) # (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [53])))) # (!\d_cache_inst|byte_address [1] & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [37] & (!\d_cache_inst|byte_address [0])))

	.dataa(\d_cache_inst|byte_address [1]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [37]),
	.datac(\d_cache_inst|byte_address [0]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [53]),
	.cin(gnd),
	.combout(\d_cache_inst|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Mux2~2 .lut_mask = 16'hAEA4;
defparam \d_cache_inst|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N14
cycloneive_lcell_comb \d_cache_inst|Mux2~3 (
// Equation(s):
// \d_cache_inst|Mux2~3_combout  = (\d_cache_inst|byte_address [0] & ((\d_cache_inst|Mux2~2_combout  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [61])) # (!\d_cache_inst|Mux2~2_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [45]))))) # (!\d_cache_inst|byte_address [0] & (((\d_cache_inst|Mux2~2_combout ))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [61]),
	.datab(\d_cache_inst|byte_address [0]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [45]),
	.datad(\d_cache_inst|Mux2~2_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Mux2~3 .lut_mask = 16'hBBC0;
defparam \d_cache_inst|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N26
cycloneive_lcell_comb \d_cache_inst|Mux2~0 (
// Equation(s):
// \d_cache_inst|Mux2~0_combout  = (\d_cache_inst|byte_address [1] & (((\d_cache_inst|byte_address [0])))) # (!\d_cache_inst|byte_address [1] & ((\d_cache_inst|byte_address [0] & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [13])) # 
// (!\d_cache_inst|byte_address [0] & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [5])))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(\d_cache_inst|byte_address [1]),
	.datac(\d_cache_inst|byte_address [0]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\d_cache_inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Mux2~0 .lut_mask = 16'hE3E0;
defparam \d_cache_inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N6
cycloneive_lcell_comb \d_cache_inst|Mux2~1 (
// Equation(s):
// \d_cache_inst|Mux2~1_combout  = (\d_cache_inst|byte_address [1] & ((\d_cache_inst|Mux2~0_combout  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [29])) # (!\d_cache_inst|Mux2~0_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [21]))))) # (!\d_cache_inst|byte_address [1] & (((\d_cache_inst|Mux2~0_combout ))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [29]),
	.datab(\d_cache_inst|byte_address [1]),
	.datac(\d_cache_inst|Mux2~0_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\d_cache_inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Mux2~1 .lut_mask = 16'hBCB0;
defparam \d_cache_inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
cycloneive_lcell_comb \CPU_inst|IV_in[5]~6 (
// Equation(s):
// \CPU_inst|IV_in[5]~6_combout  = (\d_cache_inst|byte_address [2] & (\d_cache_inst|Mux2~3_combout )) # (!\d_cache_inst|byte_address [2] & ((\d_cache_inst|Mux2~1_combout )))

	.dataa(\d_cache_inst|Mux2~3_combout ),
	.datab(\d_cache_inst|byte_address [2]),
	.datac(gnd),
	.datad(\d_cache_inst|Mux2~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in[5]~6 .lut_mask = 16'hBB88;
defparam \CPU_inst|IV_in[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \timer_inst|Mux3~0 (
// Equation(s):
// \timer_inst|Mux3~0_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\timer_inst|counter [13]) # ((\CPU_inst|reg_file0|ivr_reg [1])))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (((\timer_inst|counter [5] & !\CPU_inst|reg_file0|ivr_reg [1]))))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(\timer_inst|counter [13]),
	.datac(\timer_inst|counter [5]),
	.datad(\CPU_inst|reg_file0|ivr_reg [1]),
	.cin(gnd),
	.combout(\timer_inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux3~0 .lut_mask = 16'hAAD8;
defparam \timer_inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N20
cycloneive_lcell_comb \VGA_inst|VDG|always1~0 (
// Equation(s):
// \VGA_inst|VDG|always1~0_combout  = ((\VGA_inst|VDG|pixel_count [6] & (\VGA_inst|VDG|pixel_count [5] & \VGA_inst|VDG|pixel_count [4])) # (!\VGA_inst|VDG|pixel_count [6] & (!\VGA_inst|VDG|pixel_count [5] & !\VGA_inst|VDG|pixel_count [4]))) # 
// (!\VGA_inst|VDG|pixel_count [9])

	.dataa(\VGA_inst|VDG|pixel_count [6]),
	.datab(\VGA_inst|VDG|pixel_count [5]),
	.datac(\VGA_inst|VDG|pixel_count [4]),
	.datad(\VGA_inst|VDG|pixel_count [9]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|always1~0 .lut_mask = 16'h81FF;
defparam \VGA_inst|VDG|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N22
cycloneive_lcell_comb \VGA_inst|VDG|always1~1 (
// Equation(s):
// \VGA_inst|VDG|always1~1_combout  = ((\VGA_inst|VDG|pixel_count [8]) # (\VGA_inst|VDG|always1~0_combout )) # (!\VGA_inst|VDG|pixel_count [7])

	.dataa(gnd),
	.datab(\VGA_inst|VDG|pixel_count [7]),
	.datac(\VGA_inst|VDG|pixel_count [8]),
	.datad(\VGA_inst|VDG|always1~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|always1~1 .lut_mask = 16'hFFF3;
defparam \VGA_inst|VDG|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N23
dffeas \VGA_inst|VDG|HSYNC (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|always1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|HSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|HSYNC .is_wysiwyg = "true";
defparam \VGA_inst|VDG|HSYNC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneive_lcell_comb \timer_inst|Mux3~1 (
// Equation(s):
// \timer_inst|Mux3~1_combout  = (\CPU_inst|reg_file0|ivr_reg [1] & ((\timer_inst|Mux3~0_combout  & (!\VGA_inst|VDG|HSYNC~q )) # (!\timer_inst|Mux3~0_combout  & ((\timer_inst|counter [21]))))) # (!\CPU_inst|reg_file0|ivr_reg [1] & (\timer_inst|Mux3~0_combout 
// ))

	.dataa(\CPU_inst|reg_file0|ivr_reg [1]),
	.datab(\timer_inst|Mux3~0_combout ),
	.datac(\VGA_inst|VDG|HSYNC~q ),
	.datad(\timer_inst|counter [21]),
	.cin(gnd),
	.combout(\timer_inst|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux3~1 .lut_mask = 16'h6E4C;
defparam \timer_inst|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N31
dffeas \timer_inst|to_cpu[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer_inst|to_cpu[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|to_cpu [5]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|to_cpu[5] .is_wysiwyg = "true";
defparam \timer_inst|to_cpu[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N22
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data~8 (
// Equation(s):
// \serial_inst|UART_inst|rx_data~8_combout  = (!\rst~q  & !\serial_inst|UART_inst|rx_frame [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|rx_frame [6]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data~8 .lut_mask = 16'h000F;
defparam \serial_inst|UART_inst|rx_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N23
dffeas \serial_inst|UART_inst|rx_data[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_data~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[5] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N27
dffeas \serial_inst|rx_queue|queue_mem~45 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~45 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N1
dffeas \serial_inst|rx_queue|queue_mem~61 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~61 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N25
dffeas \serial_inst|rx_queue|queue_mem~53 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~53 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N3
dffeas \serial_inst|rx_queue|queue_mem~37 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~37 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N2
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~99 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~99_combout  = (\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|read_addr [1])))) # (!\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1] & (\serial_inst|rx_queue|queue_mem~53_q )) # 
// (!\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~37_q )))))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|queue_mem~53_q ),
	.datac(\serial_inst|rx_queue|queue_mem~37_q ),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~99_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~99 .lut_mask = 16'hEE50;
defparam \serial_inst|rx_queue|queue_mem~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N0
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~100 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~100_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~99_combout  & ((\serial_inst|rx_queue|queue_mem~61_q ))) # (!\serial_inst|rx_queue|queue_mem~99_combout  & 
// (\serial_inst|rx_queue|queue_mem~45_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|queue_mem~99_combout ))))

	.dataa(\serial_inst|rx_queue|queue_mem~45_q ),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~61_q ),
	.datad(\serial_inst|rx_queue|queue_mem~99_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~100_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~100 .lut_mask = 16'hF388;
defparam \serial_inst|rx_queue|queue_mem~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N16
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~21feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~21feeder_combout  = \serial_inst|UART_inst|rx_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|rx_data [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~21feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~21feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|rx_queue|queue_mem~21feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N17
dffeas \serial_inst|rx_queue|queue_mem~21 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~21 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N7
dffeas \serial_inst|rx_queue|queue_mem~29 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~29 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N29
dffeas \serial_inst|rx_queue|queue_mem~5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~5 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~5 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N1
dffeas \serial_inst|rx_queue|queue_mem~13 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~13 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N28
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~101 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~101_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1]) # ((\serial_inst|rx_queue|queue_mem~13_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (!\serial_inst|rx_queue|read_addr [1] & 
// (\serial_inst|rx_queue|queue_mem~5_q )))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|read_addr [1]),
	.datac(\serial_inst|rx_queue|queue_mem~5_q ),
	.datad(\serial_inst|rx_queue|queue_mem~13_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~101_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~101 .lut_mask = 16'hBA98;
defparam \serial_inst|rx_queue|queue_mem~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N6
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~102 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~102_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~101_combout  & ((\serial_inst|rx_queue|queue_mem~29_q ))) # (!\serial_inst|rx_queue|queue_mem~101_combout  & 
// (\serial_inst|rx_queue|queue_mem~21_q )))) # (!\serial_inst|rx_queue|read_addr [1] & (((\serial_inst|rx_queue|queue_mem~101_combout ))))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|queue_mem~21_q ),
	.datac(\serial_inst|rx_queue|queue_mem~29_q ),
	.datad(\serial_inst|rx_queue|queue_mem~101_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~102_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~102 .lut_mask = 16'hF588;
defparam \serial_inst|rx_queue|queue_mem~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N16
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~103 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~103_combout  = (\serial_inst|rx_queue|read_addr [2] & (\serial_inst|rx_queue|queue_mem~100_combout )) # (!\serial_inst|rx_queue|read_addr [2] & ((\serial_inst|rx_queue|queue_mem~102_combout )))

	.dataa(gnd),
	.datab(\serial_inst|rx_queue|queue_mem~100_combout ),
	.datac(\serial_inst|rx_queue|read_addr [2]),
	.datad(\serial_inst|rx_queue|queue_mem~102_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~103_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~103 .lut_mask = 16'hCFC0;
defparam \serial_inst|rx_queue|queue_mem~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N17
dffeas \serial_inst|rx_queue|dout[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|dout[5] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N18
cycloneive_lcell_comb \serial_inst|rx_queue|full~0 (
// Equation(s):
// \serial_inst|rx_queue|full~0_combout  = (\serial_inst|rx_queue|empty~1_combout  & ((\serial_inst|rx_queue|full~q ) # ((\serial_inst|rx_queue|prev_push~q  & !\serial_inst|rx_queue|prev_pop~q ))))

	.dataa(\serial_inst|rx_queue|empty~1_combout ),
	.datab(\serial_inst|rx_queue|prev_push~q ),
	.datac(\serial_inst|rx_queue|full~q ),
	.datad(\serial_inst|rx_queue|prev_pop~q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|full~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|full~0 .lut_mask = 16'hA0A8;
defparam \serial_inst|rx_queue|full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N19
dffeas \serial_inst|rx_queue|full (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|full~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|full .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N14
cycloneive_lcell_comb \serial_inst|to_CPU~7 (
// Equation(s):
// \serial_inst|to_CPU~7_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\serial_inst|rx_queue|full~q ))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\serial_inst|rx_queue|dout [5]))

	.dataa(\serial_inst|rx_queue|dout [5]),
	.datab(gnd),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\serial_inst|rx_queue|full~q ),
	.cin(gnd),
	.combout(\serial_inst|to_CPU~7_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|to_CPU~7 .lut_mask = 16'hFA0A;
defparam \serial_inst|to_CPU~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N15
dffeas \serial_inst|to_CPU[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|to_CPU~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|to_CPU [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|to_CPU[5] .is_wysiwyg = "true";
defparam \serial_inst|to_CPU[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N26
cycloneive_lcell_comb \to_CPU_left[5]~22 (
// Equation(s):
// \to_CPU_left[5]~22_combout  = (\prev_serial_en~q  & ((\serial_inst|to_CPU [5]) # ((\prev_timer_en~q  & \timer_inst|to_cpu [5])))) # (!\prev_serial_en~q  & (\prev_timer_en~q  & (\timer_inst|to_cpu [5])))

	.dataa(\prev_serial_en~q ),
	.datab(\prev_timer_en~q ),
	.datac(\timer_inst|to_cpu [5]),
	.datad(\serial_inst|to_CPU [5]),
	.cin(gnd),
	.combout(\to_CPU_left[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[5]~22 .lut_mask = 16'hEAC0;
defparam \to_CPU_left[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N10
cycloneive_lcell_comb \intcon_inst|prev_in~3 (
// Equation(s):
// \intcon_inst|prev_in~3_combout  = (\keyboard_inst|ps2_host_inst|rx_ready~q  & ((\intcon_inst|prev_in [5]) # (\intcon_inst|control [0])))

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|rx_ready~q ),
	.datac(\intcon_inst|prev_in [5]),
	.datad(\intcon_inst|control [0]),
	.cin(gnd),
	.combout(\intcon_inst|prev_in~3_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|prev_in~3 .lut_mask = 16'hCCC0;
defparam \intcon_inst|prev_in~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N11
dffeas \intcon_inst|prev_in[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|prev_in~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|prev_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|prev_in[5] .is_wysiwyg = "true";
defparam \intcon_inst|prev_in[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
cycloneive_lcell_comb \intcon_inst|status~7 (
// Equation(s):
// \intcon_inst|status~7_combout  = (\intcon_inst|status [5]) # ((!\intcon_inst|prev_in [5] & (\keyboard_inst|ps2_host_inst|rx_ready~q  & \intcon_inst|control [0])))

	.dataa(\intcon_inst|prev_in [5]),
	.datab(\keyboard_inst|ps2_host_inst|rx_ready~q ),
	.datac(\intcon_inst|status [5]),
	.datad(\intcon_inst|control [0]),
	.cin(gnd),
	.combout(\intcon_inst|status~7_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~7 .lut_mask = 16'hF4F0;
defparam \intcon_inst|status~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneive_lcell_comb \intcon_inst|status~8 (
// Equation(s):
// \intcon_inst|status~8_combout  = (\intcon_en~combout  & ((\always1~0_combout  & (\CPU_inst|shift_merge0|LBD_reg [5])) # (!\always1~0_combout  & ((\intcon_inst|status~7_combout ))))) # (!\intcon_en~combout  & (((\intcon_inst|status~7_combout ))))

	.dataa(\intcon_en~combout ),
	.datab(\always1~0_combout ),
	.datac(\CPU_inst|shift_merge0|LBD_reg [5]),
	.datad(\intcon_inst|status~7_combout ),
	.cin(gnd),
	.combout(\intcon_inst|status~8_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~8 .lut_mask = 16'hF780;
defparam \intcon_inst|status~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N27
dffeas \intcon_inst|status[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|status~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|status [5]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|status[5] .is_wysiwyg = "true";
defparam \intcon_inst|status[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cycloneive_lcell_comb \intcon_inst|control~4 (
// Equation(s):
// \intcon_inst|control~4_combout  = (!\rst~q  & \CPU_inst|shift_merge0|LBD_reg [5])

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\intcon_inst|control~4_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|control~4 .lut_mask = 16'h5050;
defparam \intcon_inst|control~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N17
dffeas \intcon_inst|control[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|control~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|control~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|control [5]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|control[5] .is_wysiwyg = "true";
defparam \intcon_inst|control[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
cycloneive_lcell_comb \intcon_inst|to_cpu~8 (
// Equation(s):
// \intcon_inst|to_cpu~8_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\intcon_inst|control [5]))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\intcon_inst|status [5]))

	.dataa(\intcon_inst|status [5]),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(gnd),
	.datad(\intcon_inst|control [5]),
	.cin(gnd),
	.combout(\intcon_inst|to_cpu~8_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|to_cpu~8 .lut_mask = 16'hEE22;
defparam \intcon_inst|to_cpu~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N31
dffeas \intcon_inst|to_cpu[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|to_cpu~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|to_cpu[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|to_cpu [5]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|to_cpu[5] .is_wysiwyg = "true";
defparam \intcon_inst|to_cpu[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N4
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_data~8 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_data~8_combout  = (\keyboard_inst|ps2_host_inst|rx_shift_reg [7] & \keyboard_inst|ps2_host_inst|rx_shift_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard_inst|ps2_host_inst|rx_shift_reg [7]),
	.datad(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data~8 .lut_mask = 16'hF000;
defparam \keyboard_inst|ps2_host_inst|rx_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N5
dffeas \keyboard_inst|ps2_host_inst|rx_data[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_data~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data[5] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N3
dffeas \keyboard_inst|rx_queue|queue_mem~5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~5 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~5 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N11
dffeas \keyboard_inst|rx_queue|queue_mem~13 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~13 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~101 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~101_combout  = (\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|read_addr [1]) # ((\keyboard_inst|rx_queue|queue_mem~13_q )))) # (!\keyboard_inst|rx_queue|read_addr [0] & 
// (!\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|queue_mem~5_q )))

	.dataa(\keyboard_inst|rx_queue|read_addr [0]),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~5_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~13_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~101_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~101 .lut_mask = 16'hBA98;
defparam \keyboard_inst|rx_queue|queue_mem~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N9
dffeas \keyboard_inst|rx_queue|queue_mem~29 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~29 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N1
dffeas \keyboard_inst|rx_queue|queue_mem~21 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~21 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N8
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~102 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~102_combout  = (\keyboard_inst|rx_queue|queue_mem~101_combout  & (((\keyboard_inst|rx_queue|queue_mem~29_q )) # (!\keyboard_inst|rx_queue|read_addr [1]))) # (!\keyboard_inst|rx_queue|queue_mem~101_combout  & 
// (\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|queue_mem~21_q ))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~101_combout ),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~29_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~21_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~102_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~102 .lut_mask = 16'hE6A2;
defparam \keyboard_inst|rx_queue|queue_mem~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N31
dffeas \keyboard_inst|rx_queue|queue_mem~37 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~37 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N25
dffeas \keyboard_inst|rx_queue|queue_mem~53 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~53 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N30
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~99 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~99_combout  = (\keyboard_inst|rx_queue|read_addr [0] & (\keyboard_inst|rx_queue|read_addr [1])) # (!\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|read_addr [1] & 
// ((\keyboard_inst|rx_queue|queue_mem~53_q ))) # (!\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|queue_mem~37_q ))))

	.dataa(\keyboard_inst|rx_queue|read_addr [0]),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~37_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~53_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~99_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~99 .lut_mask = 16'hDC98;
defparam \keyboard_inst|rx_queue|queue_mem~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N27
dffeas \keyboard_inst|rx_queue|queue_mem~61 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~61 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N1
dffeas \keyboard_inst|rx_queue|queue_mem~45 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~45 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N26
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~100 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~100_combout  = (\keyboard_inst|rx_queue|queue_mem~99_combout  & (((\keyboard_inst|rx_queue|queue_mem~61_q )) # (!\keyboard_inst|rx_queue|read_addr [0]))) # (!\keyboard_inst|rx_queue|queue_mem~99_combout  & 
// (\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|queue_mem~45_q ))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~99_combout ),
	.datab(\keyboard_inst|rx_queue|read_addr [0]),
	.datac(\keyboard_inst|rx_queue|queue_mem~61_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~45_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~100_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~100 .lut_mask = 16'hE6A2;
defparam \keyboard_inst|rx_queue|queue_mem~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N4
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~103 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~103_combout  = (\keyboard_inst|rx_queue|read_addr [2] & ((\keyboard_inst|rx_queue|queue_mem~100_combout ))) # (!\keyboard_inst|rx_queue|read_addr [2] & (\keyboard_inst|rx_queue|queue_mem~102_combout ))

	.dataa(\keyboard_inst|rx_queue|queue_mem~102_combout ),
	.datab(gnd),
	.datac(\keyboard_inst|rx_queue|read_addr [2]),
	.datad(\keyboard_inst|rx_queue|queue_mem~100_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~103_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~103 .lut_mask = 16'hFA0A;
defparam \keyboard_inst|rx_queue|queue_mem~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N5
dffeas \keyboard_inst|rx_queue|dout[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|queue_mem~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|dout[5] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N10
cycloneive_lcell_comb \keyboard_inst|rx_queue|full~0 (
// Equation(s):
// \keyboard_inst|rx_queue|full~0_combout  = (\keyboard_inst|rx_queue|empty~1_combout  & ((\keyboard_inst|rx_queue|full~q ) # ((\keyboard_inst|rx_queue|prev_push~q  & !\keyboard_inst|rx_queue|prev_pop~q ))))

	.dataa(\keyboard_inst|rx_queue|prev_push~q ),
	.datab(\keyboard_inst|rx_queue|empty~1_combout ),
	.datac(\keyboard_inst|rx_queue|full~q ),
	.datad(\keyboard_inst|rx_queue|prev_pop~q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|full~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|full~0 .lut_mask = 16'hC0C8;
defparam \keyboard_inst|rx_queue|full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N11
dffeas \keyboard_inst|rx_queue|full (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|full~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|full .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N26
cycloneive_lcell_comb \keyboard_inst|to_CPU~7 (
// Equation(s):
// \keyboard_inst|to_CPU~7_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\keyboard_inst|rx_queue|full~q ))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\keyboard_inst|rx_queue|dout [5]))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(gnd),
	.datac(\keyboard_inst|rx_queue|dout [5]),
	.datad(\keyboard_inst|rx_queue|full~q ),
	.cin(gnd),
	.combout(\keyboard_inst|to_CPU~7_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|to_CPU~7 .lut_mask = 16'hFA50;
defparam \keyboard_inst|to_CPU~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N27
dffeas \keyboard_inst|to_CPU[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|to_CPU~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|to_CPU [5]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|to_CPU[5] .is_wysiwyg = "true";
defparam \keyboard_inst|to_CPU[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\VGA_WrEn~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\CPU_inst|shift_merge0|LBD_reg [5],\CPU_inst|shift_merge0|LBD_reg [0]}),
	.portaaddr({\CPU_inst|reg_file0|ivl_reg [3],\CPU_inst|reg_file0|ivl_reg [2],\CPU_inst|reg_file0|ivl_reg [1],\CPU_inst|reg_file0|ivl_reg [0],\CPU_inst|reg_file0|ivr_reg [7],\CPU_inst|reg_file0|ivr_reg [6],\CPU_inst|reg_file0|ivr_reg [5],\CPU_inst|reg_file0|ivr_reg [4],\CPU_inst|reg_file0|ivr_reg [3],
\CPU_inst|reg_file0|ivr_reg [2],\CPU_inst|reg_file0|ivr_reg [1],\CPU_inst|reg_file0|ivr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout }),
	.portbaddr({\VGA_inst|VDG|DA [11],\VGA_inst|VDG|DA [10],\VGA_inst|VDG|DA [9],\VGA_inst|VDG|DA [8],\VGA_inst|VDG|DA [7],\VGA_inst|VDG|DA [6],\VGA_inst|VDG|DA [5],\VGA_inst|VDG|DA [4],\VGA_inst|VDG|DA [3],\VGA_inst|VDG|DA [2],\VGA_inst|VDG|DA [1],\VGA_inst|VDG|DA [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ALTSYNCRAM";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 4095;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 4096;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cycloneive_lcell_comb \to_CPU_left[5]~21 (
// Equation(s):
// \to_CPU_left[5]~21_combout  = (\keyboard_inst|to_CPU [5] & ((\prev_keyboard_en~q ) # ((\prev_VGA_en~q  & \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [5])))) # (!\keyboard_inst|to_CPU [5] & (\prev_VGA_en~q  & 
// ((\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\keyboard_inst|to_CPU [5]),
	.datab(\prev_VGA_en~q ),
	.datac(\prev_keyboard_en~q ),
	.datad(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\to_CPU_left[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[5]~21 .lut_mask = 16'hECA0;
defparam \to_CPU_left[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
cycloneive_lcell_comb \to_CPU_left[5]~23 (
// Equation(s):
// \to_CPU_left[5]~23_combout  = (\to_CPU_left[5]~22_combout ) # ((\to_CPU_left[5]~21_combout ) # ((\intcon_inst|to_cpu [5] & \prev_intcon_en~q )))

	.dataa(\to_CPU_left[5]~22_combout ),
	.datab(\intcon_inst|to_cpu [5]),
	.datac(\prev_intcon_en~q ),
	.datad(\to_CPU_left[5]~21_combout ),
	.cin(gnd),
	.combout(\to_CPU_left[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[5]~23 .lut_mask = 16'hFFEA;
defparam \to_CPU_left[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N17
dffeas \CPU_inst|IV_in[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|IV_in[5]~6_combout ),
	.asdata(\to_CPU_left[5]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|IV_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|IV_in[5] .is_wysiwyg = "true";
defparam \CPU_inst|IV_in[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N28
cycloneive_lcell_comb \d_cache_inst|Mux3~2 (
// Equation(s):
// \d_cache_inst|Mux3~2_combout  = (\d_cache_inst|byte_address [1] & (((\d_cache_inst|byte_address [0]) # (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [52])))) # (!\d_cache_inst|byte_address [1] & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [36] & (!\d_cache_inst|byte_address [0])))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [36]),
	.datab(\d_cache_inst|byte_address [1]),
	.datac(\d_cache_inst|byte_address [0]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [52]),
	.cin(gnd),
	.combout(\d_cache_inst|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Mux3~2 .lut_mask = 16'hCEC2;
defparam \d_cache_inst|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N20
cycloneive_lcell_comb \d_cache_inst|Mux3~3 (
// Equation(s):
// \d_cache_inst|Mux3~3_combout  = (\d_cache_inst|byte_address [0] & ((\d_cache_inst|Mux3~2_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [60]))) # (!\d_cache_inst|Mux3~2_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [44])))) # (!\d_cache_inst|byte_address [0] & (((\d_cache_inst|Mux3~2_combout ))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [44]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [60]),
	.datac(\d_cache_inst|byte_address [0]),
	.datad(\d_cache_inst|Mux3~2_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Mux3~3 .lut_mask = 16'hCFA0;
defparam \d_cache_inst|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N24
cycloneive_lcell_comb \d_cache_inst|Mux3~0 (
// Equation(s):
// \d_cache_inst|Mux3~0_combout  = (\d_cache_inst|byte_address [0] & ((\d_cache_inst|byte_address [1]) # ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [12])))) # (!\d_cache_inst|byte_address [0] & (!\d_cache_inst|byte_address [1] & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\d_cache_inst|byte_address [0]),
	.datab(\d_cache_inst|byte_address [1]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [4]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\d_cache_inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Mux3~0 .lut_mask = 16'hBA98;
defparam \d_cache_inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N6
cycloneive_lcell_comb \d_cache_inst|Mux3~1 (
// Equation(s):
// \d_cache_inst|Mux3~1_combout  = (\d_cache_inst|byte_address [1] & ((\d_cache_inst|Mux3~0_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [28]))) # (!\d_cache_inst|Mux3~0_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\d_cache_inst|byte_address [1] & (((\d_cache_inst|Mux3~0_combout ))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\d_cache_inst|byte_address [1]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [28]),
	.datad(\d_cache_inst|Mux3~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Mux3~1 .lut_mask = 16'hF388;
defparam \d_cache_inst|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
cycloneive_lcell_comb \CPU_inst|IV_in[4]~5 (
// Equation(s):
// \CPU_inst|IV_in[4]~5_combout  = (\d_cache_inst|byte_address [2] & (\d_cache_inst|Mux3~3_combout )) # (!\d_cache_inst|byte_address [2] & ((\d_cache_inst|Mux3~1_combout )))

	.dataa(\d_cache_inst|byte_address [2]),
	.datab(\d_cache_inst|Mux3~3_combout ),
	.datac(gnd),
	.datad(\d_cache_inst|Mux3~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in[4]~5 .lut_mask = 16'hDD88;
defparam \CPU_inst|IV_in[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N8
cycloneive_lcell_comb \serial_inst|tx_queue|write_addr~0 (
// Equation(s):
// \serial_inst|tx_queue|write_addr~0_combout  = \serial_inst|tx_queue|write_addr [0] $ (((\WideAnd1~combout  & (\IO_wren~combout  & !\CPU_inst|reg_file0|ivr_reg [0]))))

	.dataa(\WideAnd1~combout ),
	.datab(\IO_wren~combout ),
	.datac(\serial_inst|tx_queue|write_addr [0]),
	.datad(\CPU_inst|reg_file0|ivr_reg [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|write_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|write_addr~0 .lut_mask = 16'hF078;
defparam \serial_inst|tx_queue|write_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N9
dffeas \serial_inst|tx_queue|write_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|write_addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|write_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|write_addr[0] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|write_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N10
cycloneive_lcell_comb \serial_inst|tx_queue|write_addr~1 (
// Equation(s):
// \serial_inst|tx_queue|write_addr~1_combout  = \serial_inst|tx_queue|write_addr [1] $ (((\always1~0_combout  & (\serial_inst|tx_queue|write_addr [0] & \WideAnd1~combout ))))

	.dataa(\always1~0_combout ),
	.datab(\serial_inst|tx_queue|write_addr [0]),
	.datac(\serial_inst|tx_queue|write_addr [1]),
	.datad(\WideAnd1~combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|write_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|write_addr~1 .lut_mask = 16'h78F0;
defparam \serial_inst|tx_queue|write_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N11
dffeas \serial_inst|tx_queue|write_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|write_addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|write_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|write_addr[1] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|write_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N6
cycloneive_lcell_comb \serial_inst|data_write (
// Equation(s):
// \serial_inst|data_write~combout  = (\always1~0_combout  & (\CPU_inst|reg_file0|ivr_reg [4] & (\CPU_inst|reg_file0|ivr_reg [1] & \WideAnd1~4_combout )))

	.dataa(\always1~0_combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [4]),
	.datac(\CPU_inst|reg_file0|ivr_reg [1]),
	.datad(\WideAnd1~4_combout ),
	.cin(gnd),
	.combout(\serial_inst|data_write~combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|data_write .lut_mask = 16'h8000;
defparam \serial_inst|data_write .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N30
cycloneive_lcell_comb \serial_inst|tx_queue|write_addr~2 (
// Equation(s):
// \serial_inst|tx_queue|write_addr~2_combout  = \serial_inst|tx_queue|write_addr [2] $ (((\serial_inst|tx_queue|write_addr [1] & (\serial_inst|tx_queue|write_addr [0] & \serial_inst|data_write~combout ))))

	.dataa(\serial_inst|tx_queue|write_addr [1]),
	.datab(\serial_inst|tx_queue|write_addr [0]),
	.datac(\serial_inst|tx_queue|write_addr [2]),
	.datad(\serial_inst|data_write~combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|write_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|write_addr~2 .lut_mask = 16'h78F0;
defparam \serial_inst|tx_queue|write_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N31
dffeas \serial_inst|tx_queue|write_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|write_addr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|write_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|write_addr[2] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|write_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
cycloneive_lcell_comb \serial_inst|UART_inst|Add1~0 (
// Equation(s):
// \serial_inst|UART_inst|Add1~0_combout  = \serial_inst|UART_inst|tx_timer [0] $ (VCC)
// \serial_inst|UART_inst|Add1~1  = CARRY(\serial_inst|UART_inst|tx_timer [0])

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|tx_timer [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Add1~0_combout ),
	.cout(\serial_inst|UART_inst|Add1~1 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add1~0 .lut_mask = 16'h33CC;
defparam \serial_inst|UART_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N10
cycloneive_lcell_comb \serial_inst|UART_inst|Add1~6 (
// Equation(s):
// \serial_inst|UART_inst|Add1~6_combout  = (\serial_inst|UART_inst|tx_timer [3] & (!\serial_inst|UART_inst|Add1~5 )) # (!\serial_inst|UART_inst|tx_timer [3] & ((\serial_inst|UART_inst|Add1~5 ) # (GND)))
// \serial_inst|UART_inst|Add1~7  = CARRY((!\serial_inst|UART_inst|Add1~5 ) # (!\serial_inst|UART_inst|tx_timer [3]))

	.dataa(\serial_inst|UART_inst|tx_timer [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add1~5 ),
	.combout(\serial_inst|UART_inst|Add1~6_combout ),
	.cout(\serial_inst|UART_inst|Add1~7 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add1~6 .lut_mask = 16'h5A5F;
defparam \serial_inst|UART_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
cycloneive_lcell_comb \serial_inst|UART_inst|Add1~8 (
// Equation(s):
// \serial_inst|UART_inst|Add1~8_combout  = (\serial_inst|UART_inst|tx_timer [4] & (\serial_inst|UART_inst|Add1~7  $ (GND))) # (!\serial_inst|UART_inst|tx_timer [4] & (!\serial_inst|UART_inst|Add1~7  & VCC))
// \serial_inst|UART_inst|Add1~9  = CARRY((\serial_inst|UART_inst|tx_timer [4] & !\serial_inst|UART_inst|Add1~7 ))

	.dataa(\serial_inst|UART_inst|tx_timer [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add1~7 ),
	.combout(\serial_inst|UART_inst|Add1~8_combout ),
	.cout(\serial_inst|UART_inst|Add1~9 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add1~8 .lut_mask = 16'hA50A;
defparam \serial_inst|UART_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N18
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer~3 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer~3_combout  = (\serial_inst|UART_inst|Add1~8_combout  & (((!\serial_inst|UART_inst|Equal0~1_combout ) # (!\serial_inst|UART_inst|tx_timer [8])) # (!\serial_inst|UART_inst|Equal0~0_combout )))

	.dataa(\serial_inst|UART_inst|Equal0~0_combout ),
	.datab(\serial_inst|UART_inst|tx_timer [8]),
	.datac(\serial_inst|UART_inst|Add1~8_combout ),
	.datad(\serial_inst|UART_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_timer~3_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer~3 .lut_mask = 16'h70F0;
defparam \serial_inst|UART_inst|tx_timer~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N10
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[4]~feeder (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[4]~feeder_combout  = \serial_inst|UART_inst|tx_timer~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|tx_timer~3_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_timer[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[4]~feeder .lut_mask = 16'hFF00;
defparam \serial_inst|UART_inst|tx_timer[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N20
cycloneive_lcell_comb \serial_inst|tx_req (
// Equation(s):
// \serial_inst|tx_req~combout  = (\serial_inst|tx_queue|empty~q  & !\serial_inst|tx_active~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|empty~q ),
	.datad(\serial_inst|tx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|tx_req~combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_req .lut_mask = 16'h00F0;
defparam \serial_inst|tx_req .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N30
cycloneive_lcell_comb \serial_inst|UART_inst|prev_tx_req~feeder (
// Equation(s):
// \serial_inst|UART_inst|prev_tx_req~feeder_combout  = \serial_inst|tx_req~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|tx_req~combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|prev_tx_req~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|prev_tx_req~feeder .lut_mask = 16'hFF00;
defparam \serial_inst|UART_inst|prev_tx_req~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N31
dffeas \serial_inst|UART_inst|prev_tx_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|prev_tx_req~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|prev_tx_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|prev_tx_req .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|prev_tx_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N22
cycloneive_lcell_comb \serial_inst|UART_inst|tx_active~0 (
// Equation(s):
// \serial_inst|UART_inst|tx_active~0_combout  = (!\serial_inst|UART_inst|always0~2_combout  & ((\serial_inst|UART_inst|tx_active~q ) # ((!\serial_inst|UART_inst|prev_tx_req~q  & \serial_inst|tx_req~combout ))))

	.dataa(\serial_inst|UART_inst|prev_tx_req~q ),
	.datab(\serial_inst|UART_inst|always0~2_combout ),
	.datac(\serial_inst|UART_inst|tx_active~q ),
	.datad(\serial_inst|tx_req~combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_active~0 .lut_mask = 16'h3130;
defparam \serial_inst|UART_inst|tx_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N23
dffeas \serial_inst|UART_inst|tx_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_active~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_active .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_active .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N11
dffeas \serial_inst|UART_inst|tx_timer[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_timer[4]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(!\serial_inst|UART_inst|tx_active~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[4] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
cycloneive_lcell_comb \serial_inst|UART_inst|Add1~10 (
// Equation(s):
// \serial_inst|UART_inst|Add1~10_combout  = (\serial_inst|UART_inst|tx_timer [5] & (!\serial_inst|UART_inst|Add1~9 )) # (!\serial_inst|UART_inst|tx_timer [5] & ((\serial_inst|UART_inst|Add1~9 ) # (GND)))
// \serial_inst|UART_inst|Add1~11  = CARRY((!\serial_inst|UART_inst|Add1~9 ) # (!\serial_inst|UART_inst|tx_timer [5]))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|tx_timer [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add1~9 ),
	.combout(\serial_inst|UART_inst|Add1~10_combout ),
	.cout(\serial_inst|UART_inst|Add1~11 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add1~10 .lut_mask = 16'h3C3F;
defparam \serial_inst|UART_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N2
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer~4 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer~4_combout  = (\serial_inst|UART_inst|Add1~10_combout  & (((!\serial_inst|UART_inst|Equal0~1_combout ) # (!\serial_inst|UART_inst|tx_timer [8])) # (!\serial_inst|UART_inst|Equal0~0_combout )))

	.dataa(\serial_inst|UART_inst|Equal0~0_combout ),
	.datab(\serial_inst|UART_inst|Add1~10_combout ),
	.datac(\serial_inst|UART_inst|tx_timer [8]),
	.datad(\serial_inst|UART_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_timer~4_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer~4 .lut_mask = 16'h4CCC;
defparam \serial_inst|UART_inst|tx_timer~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[5]~feeder (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[5]~feeder_combout  = \serial_inst|UART_inst|tx_timer~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|tx_timer~4_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_timer[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[5]~feeder .lut_mask = 16'hFF00;
defparam \serial_inst|UART_inst|tx_timer[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N25
dffeas \serial_inst|UART_inst|tx_timer[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_timer[5]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(!\serial_inst|UART_inst|tx_active~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[5] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N16
cycloneive_lcell_comb \serial_inst|UART_inst|Add1~12 (
// Equation(s):
// \serial_inst|UART_inst|Add1~12_combout  = (\serial_inst|UART_inst|tx_timer [6] & (\serial_inst|UART_inst|Add1~11  $ (GND))) # (!\serial_inst|UART_inst|tx_timer [6] & (!\serial_inst|UART_inst|Add1~11  & VCC))
// \serial_inst|UART_inst|Add1~13  = CARRY((\serial_inst|UART_inst|tx_timer [6] & !\serial_inst|UART_inst|Add1~11 ))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|tx_timer [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add1~11 ),
	.combout(\serial_inst|UART_inst|Add1~12_combout ),
	.cout(\serial_inst|UART_inst|Add1~13 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add1~12 .lut_mask = 16'hC30C;
defparam \serial_inst|UART_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y11_N17
dffeas \serial_inst|UART_inst|tx_timer[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|Add1~12_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(!\serial_inst|UART_inst|tx_active~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[6] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
cycloneive_lcell_comb \serial_inst|UART_inst|Add1~14 (
// Equation(s):
// \serial_inst|UART_inst|Add1~14_combout  = (\serial_inst|UART_inst|tx_timer [7] & (!\serial_inst|UART_inst|Add1~13 )) # (!\serial_inst|UART_inst|tx_timer [7] & ((\serial_inst|UART_inst|Add1~13 ) # (GND)))
// \serial_inst|UART_inst|Add1~15  = CARRY((!\serial_inst|UART_inst|Add1~13 ) # (!\serial_inst|UART_inst|tx_timer [7]))

	.dataa(\serial_inst|UART_inst|tx_timer [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add1~13 ),
	.combout(\serial_inst|UART_inst|Add1~14_combout ),
	.cout(\serial_inst|UART_inst|Add1~15 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add1~14 .lut_mask = 16'h5A5F;
defparam \serial_inst|UART_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer~5 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer~5_combout  = (\serial_inst|UART_inst|Add1~14_combout  & (((!\serial_inst|UART_inst|Equal0~1_combout ) # (!\serial_inst|UART_inst|Equal0~0_combout )) # (!\serial_inst|UART_inst|tx_timer [8])))

	.dataa(\serial_inst|UART_inst|tx_timer [8]),
	.datab(\serial_inst|UART_inst|Add1~14_combout ),
	.datac(\serial_inst|UART_inst|Equal0~0_combout ),
	.datad(\serial_inst|UART_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_timer~5_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer~5 .lut_mask = 16'h4CCC;
defparam \serial_inst|UART_inst|tx_timer~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[7]~feeder (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[7]~feeder_combout  = \serial_inst|UART_inst|tx_timer~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|tx_timer~5_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_timer[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[7]~feeder .lut_mask = 16'hFF00;
defparam \serial_inst|UART_inst|tx_timer[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N23
dffeas \serial_inst|UART_inst|tx_timer[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_timer[7]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(!\serial_inst|UART_inst|tx_active~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[7] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
cycloneive_lcell_comb \serial_inst|UART_inst|Equal0~1 (
// Equation(s):
// \serial_inst|UART_inst|Equal0~1_combout  = (\serial_inst|UART_inst|tx_timer [4] & (!\serial_inst|UART_inst|tx_timer [6] & (\serial_inst|UART_inst|tx_timer [7] & \serial_inst|UART_inst|tx_timer [5])))

	.dataa(\serial_inst|UART_inst|tx_timer [4]),
	.datab(\serial_inst|UART_inst|tx_timer [6]),
	.datac(\serial_inst|UART_inst|tx_timer [7]),
	.datad(\serial_inst|UART_inst|tx_timer [5]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Equal0~1 .lut_mask = 16'h2000;
defparam \serial_inst|UART_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N22
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer~1 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer~1_combout  = (\serial_inst|UART_inst|Add1~0_combout  & (((!\serial_inst|UART_inst|Equal0~1_combout ) # (!\serial_inst|UART_inst|Equal0~0_combout )) # (!\serial_inst|UART_inst|tx_timer [8])))

	.dataa(\serial_inst|UART_inst|Add1~0_combout ),
	.datab(\serial_inst|UART_inst|tx_timer [8]),
	.datac(\serial_inst|UART_inst|Equal0~0_combout ),
	.datad(\serial_inst|UART_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_timer~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer~1 .lut_mask = 16'h2AAA;
defparam \serial_inst|UART_inst|tx_timer~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N6
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[0]~feeder (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[0]~feeder_combout  = \serial_inst|UART_inst|tx_timer~1_combout 

	.dataa(\serial_inst|UART_inst|tx_timer~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_timer[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[0]~feeder .lut_mask = 16'hAAAA;
defparam \serial_inst|UART_inst|tx_timer[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N7
dffeas \serial_inst|UART_inst|tx_timer[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_timer[0]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(!\serial_inst|UART_inst|tx_active~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[0] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N6
cycloneive_lcell_comb \serial_inst|UART_inst|Add1~2 (
// Equation(s):
// \serial_inst|UART_inst|Add1~2_combout  = (\serial_inst|UART_inst|tx_timer [1] & (!\serial_inst|UART_inst|Add1~1 )) # (!\serial_inst|UART_inst|tx_timer [1] & ((\serial_inst|UART_inst|Add1~1 ) # (GND)))
// \serial_inst|UART_inst|Add1~3  = CARRY((!\serial_inst|UART_inst|Add1~1 ) # (!\serial_inst|UART_inst|tx_timer [1]))

	.dataa(\serial_inst|UART_inst|tx_timer [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add1~1 ),
	.combout(\serial_inst|UART_inst|Add1~2_combout ),
	.cout(\serial_inst|UART_inst|Add1~3 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add1~2 .lut_mask = 16'h5A5F;
defparam \serial_inst|UART_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N24
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer~0 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer~0_combout  = (\serial_inst|UART_inst|Add1~2_combout  & (((!\serial_inst|UART_inst|Equal0~1_combout ) # (!\serial_inst|UART_inst|Equal0~0_combout )) # (!\serial_inst|UART_inst|tx_timer [8])))

	.dataa(\serial_inst|UART_inst|Add1~2_combout ),
	.datab(\serial_inst|UART_inst|tx_timer [8]),
	.datac(\serial_inst|UART_inst|Equal0~0_combout ),
	.datad(\serial_inst|UART_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_timer~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer~0 .lut_mask = 16'h2AAA;
defparam \serial_inst|UART_inst|tx_timer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N14
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[1]~feeder (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[1]~feeder_combout  = \serial_inst|UART_inst|tx_timer~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|tx_timer~0_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_timer[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[1]~feeder .lut_mask = 16'hFF00;
defparam \serial_inst|UART_inst|tx_timer[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N15
dffeas \serial_inst|UART_inst|tx_timer[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_timer[1]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(!\serial_inst|UART_inst|tx_active~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[1] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
cycloneive_lcell_comb \serial_inst|UART_inst|Add1~4 (
// Equation(s):
// \serial_inst|UART_inst|Add1~4_combout  = (\serial_inst|UART_inst|tx_timer [2] & (\serial_inst|UART_inst|Add1~3  $ (GND))) # (!\serial_inst|UART_inst|tx_timer [2] & (!\serial_inst|UART_inst|Add1~3  & VCC))
// \serial_inst|UART_inst|Add1~5  = CARRY((\serial_inst|UART_inst|tx_timer [2] & !\serial_inst|UART_inst|Add1~3 ))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|tx_timer [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add1~3 ),
	.combout(\serial_inst|UART_inst|Add1~4_combout ),
	.cout(\serial_inst|UART_inst|Add1~5 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add1~4 .lut_mask = 16'hC30C;
defparam \serial_inst|UART_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y11_N9
dffeas \serial_inst|UART_inst|tx_timer[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|Add1~4_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(!\serial_inst|UART_inst|tx_active~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[2] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N11
dffeas \serial_inst|UART_inst|tx_timer[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|Add1~6_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(!\serial_inst|UART_inst|tx_active~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[3] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N30
cycloneive_lcell_comb \serial_inst|UART_inst|Equal0~0 (
// Equation(s):
// \serial_inst|UART_inst|Equal0~0_combout  = (!\serial_inst|UART_inst|tx_timer [3] & (!\serial_inst|UART_inst|tx_timer [0] & (!\serial_inst|UART_inst|tx_timer [2] & \serial_inst|UART_inst|tx_timer [1])))

	.dataa(\serial_inst|UART_inst|tx_timer [3]),
	.datab(\serial_inst|UART_inst|tx_timer [0]),
	.datac(\serial_inst|UART_inst|tx_timer [2]),
	.datad(\serial_inst|UART_inst|tx_timer [1]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Equal0~0 .lut_mask = 16'h0100;
defparam \serial_inst|UART_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N20
cycloneive_lcell_comb \serial_inst|UART_inst|Add1~16 (
// Equation(s):
// \serial_inst|UART_inst|Add1~16_combout  = \serial_inst|UART_inst|tx_timer [8] $ (!\serial_inst|UART_inst|Add1~15 )

	.dataa(\serial_inst|UART_inst|tx_timer [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\serial_inst|UART_inst|Add1~15 ),
	.combout(\serial_inst|UART_inst|Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Add1~16 .lut_mask = 16'hA5A5;
defparam \serial_inst|UART_inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N26
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer~2 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer~2_combout  = (\serial_inst|UART_inst|Add1~16_combout  & (((!\serial_inst|UART_inst|Equal0~1_combout ) # (!\serial_inst|UART_inst|tx_timer [8])) # (!\serial_inst|UART_inst|Equal0~0_combout )))

	.dataa(\serial_inst|UART_inst|Equal0~0_combout ),
	.datab(\serial_inst|UART_inst|Add1~16_combout ),
	.datac(\serial_inst|UART_inst|tx_timer [8]),
	.datad(\serial_inst|UART_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_timer~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer~2 .lut_mask = 16'h4CCC;
defparam \serial_inst|UART_inst|tx_timer~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N27
dffeas \serial_inst|UART_inst|tx_timer[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_timer~2_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(!\serial_inst|UART_inst|tx_active~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[8] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N12
cycloneive_lcell_comb \serial_inst|UART_inst|Equal0~2 (
// Equation(s):
// \serial_inst|UART_inst|Equal0~2_combout  = (\serial_inst|UART_inst|tx_timer [8] & (\serial_inst|UART_inst|Equal0~0_combout  & \serial_inst|UART_inst|Equal0~1_combout ))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|tx_timer [8]),
	.datac(\serial_inst|UART_inst|Equal0~0_combout ),
	.datad(\serial_inst|UART_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Equal0~2 .lut_mask = 16'hC000;
defparam \serial_inst|UART_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N28
cycloneive_lcell_comb \serial_inst|UART_inst|always0~3 (
// Equation(s):
// \serial_inst|UART_inst|always0~3_combout  = (\serial_inst|UART_inst|prev_tx_req~q ) # ((\serial_inst|tx_active~q ) # (!\serial_inst|tx_queue|empty~q ))

	.dataa(\serial_inst|UART_inst|prev_tx_req~q ),
	.datab(\serial_inst|tx_active~q ),
	.datac(\serial_inst|tx_queue|empty~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|always0~3 .lut_mask = 16'hEFEF;
defparam \serial_inst|UART_inst|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N30
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~21feeder (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~21feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~21feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~21feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|tx_queue|queue_mem~21feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N22
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~106 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~106_combout  = (\always1~0_combout  & (!\serial_inst|tx_queue|write_addr [0] & (!\rst~q  & \WideAnd1~combout )))

	.dataa(\always1~0_combout ),
	.datab(\serial_inst|tx_queue|write_addr [0]),
	.datac(\rst~q ),
	.datad(\WideAnd1~combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~106_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~106 .lut_mask = 16'h0200;
defparam \serial_inst|tx_queue|queue_mem~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N8
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~110 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~110_combout  = (\serial_inst|tx_queue|write_addr [1] & (!\serial_inst|tx_queue|write_addr [2] & \serial_inst|tx_queue|queue_mem~106_combout ))

	.dataa(\serial_inst|tx_queue|write_addr [1]),
	.datab(\serial_inst|tx_queue|write_addr [2]),
	.datac(gnd),
	.datad(\serial_inst|tx_queue|queue_mem~106_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~110_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~110 .lut_mask = 16'h2200;
defparam \serial_inst|tx_queue|queue_mem~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N31
dffeas \serial_inst|tx_queue|queue_mem~21 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~21 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N14
cycloneive_lcell_comb \serial_inst|tx_queue|read_addr~0 (
// Equation(s):
// \serial_inst|tx_queue|read_addr~0_combout  = \serial_inst|tx_queue|read_addr [1] $ (((\serial_inst|tx_queue|read_addr [0] & (\serial_inst|tx_queue|empty~q  & !\serial_inst|tx_active~q ))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|empty~q ),
	.datac(\serial_inst|tx_queue|read_addr [1]),
	.datad(\serial_inst|tx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|read_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|read_addr~0 .lut_mask = 16'hF078;
defparam \serial_inst|tx_queue|read_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N15
dffeas \serial_inst|tx_queue|read_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|read_addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|read_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|read_addr[1] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|read_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N26
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~104 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~104_combout  = (\always1~0_combout  & (\serial_inst|tx_queue|write_addr [0] & (!\rst~q  & \WideAnd1~combout )))

	.dataa(\always1~0_combout ),
	.datab(\serial_inst|tx_queue|write_addr [0]),
	.datac(\rst~q ),
	.datad(\WideAnd1~combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~104_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~104 .lut_mask = 16'h0800;
defparam \serial_inst|tx_queue|queue_mem~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N14
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~113 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~113_combout  = (\serial_inst|tx_queue|write_addr [1] & (!\serial_inst|tx_queue|write_addr [2] & \serial_inst|tx_queue|queue_mem~104_combout ))

	.dataa(\serial_inst|tx_queue|write_addr [1]),
	.datab(\serial_inst|tx_queue|write_addr [2]),
	.datac(gnd),
	.datad(\serial_inst|tx_queue|queue_mem~104_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~113_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~113 .lut_mask = 16'h2200;
defparam \serial_inst|tx_queue|queue_mem~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N29
dffeas \serial_inst|tx_queue|queue_mem~29 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~29 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N20
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~13feeder (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~13feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~13feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~13feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|tx_queue|queue_mem~13feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N6
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~111 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~111_combout  = (!\serial_inst|tx_queue|write_addr [2] & (\serial_inst|tx_queue|queue_mem~104_combout  & !\serial_inst|tx_queue|write_addr [1]))

	.dataa(\serial_inst|tx_queue|write_addr [2]),
	.datab(\serial_inst|tx_queue|queue_mem~104_combout ),
	.datac(gnd),
	.datad(\serial_inst|tx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~111_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~111 .lut_mask = 16'h0044;
defparam \serial_inst|tx_queue|queue_mem~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N21
dffeas \serial_inst|tx_queue|queue_mem~13 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~13feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~13 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N12
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~112 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~112_combout  = (!\serial_inst|tx_queue|write_addr [2] & (\serial_inst|tx_queue|queue_mem~106_combout  & !\serial_inst|tx_queue|write_addr [1]))

	.dataa(\serial_inst|tx_queue|write_addr [2]),
	.datab(\serial_inst|tx_queue|queue_mem~106_combout ),
	.datac(gnd),
	.datad(\serial_inst|tx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~112_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~112 .lut_mask = 16'h0044;
defparam \serial_inst|tx_queue|queue_mem~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N27
dffeas \serial_inst|tx_queue|queue_mem~5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~5 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~91 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~91_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~13_q ) # ((\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|read_addr [0] & (((\serial_inst|tx_queue|queue_mem~5_q  & 
// !\serial_inst|tx_queue|read_addr [1]))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~13_q ),
	.datac(\serial_inst|tx_queue|queue_mem~5_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~91_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~91 .lut_mask = 16'hAAD8;
defparam \serial_inst|tx_queue|queue_mem~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N28
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~92 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~92_combout  = (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~91_combout  & ((\serial_inst|tx_queue|queue_mem~29_q ))) # (!\serial_inst|tx_queue|queue_mem~91_combout  & 
// (\serial_inst|tx_queue|queue_mem~21_q )))) # (!\serial_inst|tx_queue|read_addr [1] & (((\serial_inst|tx_queue|queue_mem~91_combout ))))

	.dataa(\serial_inst|tx_queue|queue_mem~21_q ),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~29_q ),
	.datad(\serial_inst|tx_queue|queue_mem~91_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~92_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~92 .lut_mask = 16'hF388;
defparam \serial_inst|tx_queue|queue_mem~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N4
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~53feeder (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~53feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~53feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~53feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|tx_queue|queue_mem~53feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N12
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~107 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~107_combout  = (\serial_inst|tx_queue|write_addr [1] & (\serial_inst|tx_queue|write_addr [2] & \serial_inst|tx_queue|queue_mem~106_combout ))

	.dataa(\serial_inst|tx_queue|write_addr [1]),
	.datab(\serial_inst|tx_queue|write_addr [2]),
	.datac(gnd),
	.datad(\serial_inst|tx_queue|queue_mem~106_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~107_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~107 .lut_mask = 16'h8800;
defparam \serial_inst|tx_queue|queue_mem~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N5
dffeas \serial_inst|tx_queue|queue_mem~53 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~53feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~53 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N26
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~108 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~108_combout  = (!\serial_inst|tx_queue|write_addr [1] & (\serial_inst|tx_queue|write_addr [2] & \serial_inst|tx_queue|queue_mem~106_combout ))

	.dataa(\serial_inst|tx_queue|write_addr [1]),
	.datab(\serial_inst|tx_queue|write_addr [2]),
	.datac(gnd),
	.datad(\serial_inst|tx_queue|queue_mem~106_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~108_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~108 .lut_mask = 16'h4400;
defparam \serial_inst|tx_queue|queue_mem~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N23
dffeas \serial_inst|tx_queue|queue_mem~37 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~37 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N22
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~89 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~89_combout  = (\serial_inst|tx_queue|read_addr [0] & (((\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|read_addr [1] & (\serial_inst|tx_queue|queue_mem~53_q )) # 
// (!\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~37_q )))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~53_q ),
	.datac(\serial_inst|tx_queue|queue_mem~37_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~89_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~89 .lut_mask = 16'hEE50;
defparam \serial_inst|tx_queue|queue_mem~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N0
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~109 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~109_combout  = (\serial_inst|tx_queue|write_addr [2] & (\serial_inst|tx_queue|write_addr [1] & \serial_inst|tx_queue|queue_mem~104_combout ))

	.dataa(\serial_inst|tx_queue|write_addr [2]),
	.datab(\serial_inst|tx_queue|write_addr [1]),
	.datac(gnd),
	.datad(\serial_inst|tx_queue|queue_mem~104_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~109_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~109 .lut_mask = 16'h8800;
defparam \serial_inst|tx_queue|queue_mem~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N13
dffeas \serial_inst|tx_queue|queue_mem~61 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~61 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N4
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~105 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~105_combout  = (\serial_inst|tx_queue|write_addr [2] & (!\serial_inst|tx_queue|write_addr [1] & \serial_inst|tx_queue|queue_mem~104_combout ))

	.dataa(\serial_inst|tx_queue|write_addr [2]),
	.datab(\serial_inst|tx_queue|write_addr [1]),
	.datac(gnd),
	.datad(\serial_inst|tx_queue|queue_mem~104_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~105_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~105 .lut_mask = 16'h2200;
defparam \serial_inst|tx_queue|queue_mem~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N1
dffeas \serial_inst|tx_queue|queue_mem~45 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~45 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N12
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~90 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~90_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~89_combout  & (\serial_inst|tx_queue|queue_mem~61_q )) # (!\serial_inst|tx_queue|queue_mem~89_combout  & 
// ((\serial_inst|tx_queue|queue_mem~45_q ))))) # (!\serial_inst|tx_queue|read_addr [0] & (\serial_inst|tx_queue|queue_mem~89_combout ))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~89_combout ),
	.datac(\serial_inst|tx_queue|queue_mem~61_q ),
	.datad(\serial_inst|tx_queue|queue_mem~45_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~90_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~90 .lut_mask = 16'hE6C4;
defparam \serial_inst|tx_queue|queue_mem~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N18
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~93 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~93_combout  = (\serial_inst|tx_queue|read_addr [2] & ((\serial_inst|tx_queue|queue_mem~90_combout ))) # (!\serial_inst|tx_queue|read_addr [2] & (\serial_inst|tx_queue|queue_mem~92_combout ))

	.dataa(\serial_inst|tx_queue|queue_mem~92_combout ),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|read_addr [2]),
	.datad(\serial_inst|tx_queue|queue_mem~90_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~93_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~93 .lut_mask = 16'hFA0A;
defparam \serial_inst|tx_queue|queue_mem~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N19
dffeas \serial_inst|tx_queue|dout[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|dout[5] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N12
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~22feeder (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~22feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~22feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~22feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|tx_queue|queue_mem~22feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N13
dffeas \serial_inst|tx_queue|queue_mem~22 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~22feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~22 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N3
dffeas \serial_inst|tx_queue|queue_mem~30 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~30 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N14
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~14feeder (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~14feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~14feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~14feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|tx_queue|queue_mem~14feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N15
dffeas \serial_inst|tx_queue|queue_mem~14 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~14feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~14 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~14 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N29
dffeas \serial_inst|tx_queue|queue_mem~6 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~6 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N28
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~96 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~96_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~14_q ) # ((\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|read_addr [0] & (((\serial_inst|tx_queue|queue_mem~6_q  & 
// !\serial_inst|tx_queue|read_addr [1]))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~14_q ),
	.datac(\serial_inst|tx_queue|queue_mem~6_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~96_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~96 .lut_mask = 16'hAAD8;
defparam \serial_inst|tx_queue|queue_mem~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N2
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~97 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~97_combout  = (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~96_combout  & ((\serial_inst|tx_queue|queue_mem~30_q ))) # (!\serial_inst|tx_queue|queue_mem~96_combout  & 
// (\serial_inst|tx_queue|queue_mem~22_q )))) # (!\serial_inst|tx_queue|read_addr [1] & (((\serial_inst|tx_queue|queue_mem~96_combout ))))

	.dataa(\serial_inst|tx_queue|queue_mem~22_q ),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~30_q ),
	.datad(\serial_inst|tx_queue|queue_mem~96_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~97_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~97 .lut_mask = 16'hF388;
defparam \serial_inst|tx_queue|queue_mem~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N26
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~46feeder (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~46feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~46feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~46feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|tx_queue|queue_mem~46feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N27
dffeas \serial_inst|tx_queue|queue_mem~46 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~46feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~46 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N24
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~54feeder (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~54feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~54feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~54feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|tx_queue|queue_mem~54feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N25
dffeas \serial_inst|tx_queue|queue_mem~54 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~54feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~54 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N31
dffeas \serial_inst|tx_queue|queue_mem~38 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~38 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N30
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~94 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~94_combout  = (\serial_inst|tx_queue|read_addr [0] & (((\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|read_addr [1] & (\serial_inst|tx_queue|queue_mem~54_q )) # 
// (!\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~38_q )))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~54_q ),
	.datac(\serial_inst|tx_queue|queue_mem~38_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~94_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~94 .lut_mask = 16'hEE50;
defparam \serial_inst|tx_queue|queue_mem~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N19
dffeas \serial_inst|tx_queue|queue_mem~62 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~62 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N18
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~95 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~95_combout  = (\serial_inst|tx_queue|queue_mem~94_combout  & (((\serial_inst|tx_queue|queue_mem~62_q ) # (!\serial_inst|tx_queue|read_addr [0])))) # (!\serial_inst|tx_queue|queue_mem~94_combout  & 
// (\serial_inst|tx_queue|queue_mem~46_q  & ((\serial_inst|tx_queue|read_addr [0]))))

	.dataa(\serial_inst|tx_queue|queue_mem~46_q ),
	.datab(\serial_inst|tx_queue|queue_mem~94_combout ),
	.datac(\serial_inst|tx_queue|queue_mem~62_q ),
	.datad(\serial_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~95_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~95 .lut_mask = 16'hE2CC;
defparam \serial_inst|tx_queue|queue_mem~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N16
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~98 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~98_combout  = (\serial_inst|tx_queue|read_addr [2] & ((\serial_inst|tx_queue|queue_mem~95_combout ))) # (!\serial_inst|tx_queue|read_addr [2] & (\serial_inst|tx_queue|queue_mem~97_combout ))

	.dataa(\serial_inst|tx_queue|queue_mem~97_combout ),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|read_addr [2]),
	.datad(\serial_inst|tx_queue|queue_mem~95_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~98_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~98 .lut_mask = 16'hFA0A;
defparam \serial_inst|tx_queue|queue_mem~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N17
dffeas \serial_inst|tx_queue|dout[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|dout[6] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|dout[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N15
dffeas \serial_inst|tx_queue|queue_mem~23 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~23 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N17
dffeas \serial_inst|tx_queue|queue_mem~31 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~31 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N25
dffeas \serial_inst|tx_queue|queue_mem~7 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~7 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N7
dffeas \serial_inst|tx_queue|queue_mem~15 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~15 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~101 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~101_combout  = (\serial_inst|tx_queue|read_addr [1] & (\serial_inst|tx_queue|read_addr [0])) # (!\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~15_q ))) # 
// (!\serial_inst|tx_queue|read_addr [0] & (\serial_inst|tx_queue|queue_mem~7_q ))))

	.dataa(\serial_inst|tx_queue|read_addr [1]),
	.datab(\serial_inst|tx_queue|read_addr [0]),
	.datac(\serial_inst|tx_queue|queue_mem~7_q ),
	.datad(\serial_inst|tx_queue|queue_mem~15_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~101_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~101 .lut_mask = 16'hDC98;
defparam \serial_inst|tx_queue|queue_mem~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N16
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~102 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~102_combout  = (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~101_combout  & ((\serial_inst|tx_queue|queue_mem~31_q ))) # (!\serial_inst|tx_queue|queue_mem~101_combout  & 
// (\serial_inst|tx_queue|queue_mem~23_q )))) # (!\serial_inst|tx_queue|read_addr [1] & (((\serial_inst|tx_queue|queue_mem~101_combout ))))

	.dataa(\serial_inst|tx_queue|queue_mem~23_q ),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~31_q ),
	.datad(\serial_inst|tx_queue|queue_mem~101_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~102_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~102 .lut_mask = 16'hF388;
defparam \serial_inst|tx_queue|queue_mem~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N0
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~55feeder (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~55feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~55feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~55feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|tx_queue|queue_mem~55feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N1
dffeas \serial_inst|tx_queue|queue_mem~55 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~55 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N9
dffeas \serial_inst|tx_queue|queue_mem~39 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~39 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N8
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~99 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~99_combout  = (\serial_inst|tx_queue|read_addr [0] & (((\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|read_addr [1] & (\serial_inst|tx_queue|queue_mem~55_q )) # 
// (!\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~39_q )))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~55_q ),
	.datac(\serial_inst|tx_queue|queue_mem~39_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~99_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~99 .lut_mask = 16'hEE50;
defparam \serial_inst|tx_queue|queue_mem~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N15
dffeas \serial_inst|tx_queue|queue_mem~63 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~63 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N5
dffeas \serial_inst|tx_queue|queue_mem~47 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~47 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N14
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~100 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~100_combout  = (\serial_inst|tx_queue|queue_mem~99_combout  & (((\serial_inst|tx_queue|queue_mem~63_q )) # (!\serial_inst|tx_queue|read_addr [0]))) # (!\serial_inst|tx_queue|queue_mem~99_combout  & 
// (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~47_q ))))

	.dataa(\serial_inst|tx_queue|queue_mem~99_combout ),
	.datab(\serial_inst|tx_queue|read_addr [0]),
	.datac(\serial_inst|tx_queue|queue_mem~63_q ),
	.datad(\serial_inst|tx_queue|queue_mem~47_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~100_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~100 .lut_mask = 16'hE6A2;
defparam \serial_inst|tx_queue|queue_mem~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N6
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~103 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~103_combout  = (\serial_inst|tx_queue|read_addr [2] & ((\serial_inst|tx_queue|queue_mem~100_combout ))) # (!\serial_inst|tx_queue|read_addr [2] & (\serial_inst|tx_queue|queue_mem~102_combout ))

	.dataa(\serial_inst|tx_queue|queue_mem~102_combout ),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|read_addr [2]),
	.datad(\serial_inst|tx_queue|queue_mem~100_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~103_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~103 .lut_mask = 16'hFA0A;
defparam \serial_inst|tx_queue|queue_mem~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N7
dffeas \serial_inst|tx_queue|dout[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|dout[7] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N20
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[9]~4 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[9]~4_combout  = ((\rst~q ) # ((!\serial_inst|UART_inst|prev_tx_req~q  & \serial_inst|tx_req~combout ))) # (!\serial_inst|UART_inst|tx_active~q )

	.dataa(\serial_inst|UART_inst|prev_tx_req~q ),
	.datab(\serial_inst|UART_inst|tx_active~q ),
	.datac(\serial_inst|tx_req~combout ),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[9]~4 .lut_mask = 16'hFF73;
defparam \serial_inst|UART_inst|tx_frame[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N4
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[9]~5 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[9]~5_combout  = (\serial_inst|UART_inst|always0~2_combout ) # ((\serial_inst|UART_inst|tx_frame[9]~4_combout ) # ((!\serial_inst|UART_inst|Equal0~2_combout  & \serial_inst|UART_inst|tx_frame [9])))

	.dataa(\serial_inst|UART_inst|always0~2_combout ),
	.datab(\serial_inst|UART_inst|Equal0~2_combout ),
	.datac(\serial_inst|UART_inst|tx_frame [9]),
	.datad(\serial_inst|UART_inst|tx_frame[9]~4_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[9]~5 .lut_mask = 16'hFFBA;
defparam \serial_inst|UART_inst|tx_frame[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N5
dffeas \serial_inst|UART_inst|tx_frame[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[9]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [9]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[9] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N14
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame~18 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame~18_combout  = ((\serial_inst|UART_inst|Equal0~2_combout  & (\serial_inst|UART_inst|tx_frame [9])) # (!\serial_inst|UART_inst|Equal0~2_combout  & ((\serial_inst|UART_inst|tx_frame [8])))) # 
// (!\serial_inst|UART_inst|tx_active~q )

	.dataa(\serial_inst|UART_inst|tx_frame [9]),
	.datab(\serial_inst|UART_inst|tx_active~q ),
	.datac(\serial_inst|UART_inst|Equal0~2_combout ),
	.datad(\serial_inst|UART_inst|tx_frame [8]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame~18_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame~18 .lut_mask = 16'hBFB3;
defparam \serial_inst|UART_inst|tx_frame~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N10
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame~19 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame~19_combout  = (\serial_inst|UART_inst|always0~2_combout ) # ((\serial_inst|UART_inst|always0~3_combout  & ((\serial_inst|UART_inst|tx_frame~18_combout ))) # (!\serial_inst|UART_inst|always0~3_combout  & 
// (\serial_inst|tx_queue|dout [7])))

	.dataa(\serial_inst|tx_queue|dout [7]),
	.datab(\serial_inst|UART_inst|always0~2_combout ),
	.datac(\serial_inst|UART_inst|tx_frame~18_combout ),
	.datad(\serial_inst|UART_inst|always0~3_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame~19_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame~19 .lut_mask = 16'hFCEE;
defparam \serial_inst|UART_inst|tx_frame~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N28
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[8]~feeder (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[8]~feeder_combout  = \serial_inst|UART_inst|tx_frame~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|tx_frame~19_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[8]~feeder .lut_mask = 16'hFF00;
defparam \serial_inst|UART_inst|tx_frame[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N29
dffeas \serial_inst|UART_inst|tx_frame[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [8]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[8] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N18
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame~16 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame~16_combout  = ((\serial_inst|UART_inst|Equal0~2_combout  & ((\serial_inst|UART_inst|tx_frame [8]))) # (!\serial_inst|UART_inst|Equal0~2_combout  & (\serial_inst|UART_inst|tx_frame [7]))) # 
// (!\serial_inst|UART_inst|tx_active~q )

	.dataa(\serial_inst|UART_inst|Equal0~2_combout ),
	.datab(\serial_inst|UART_inst|tx_frame [7]),
	.datac(\serial_inst|UART_inst|tx_active~q ),
	.datad(\serial_inst|UART_inst|tx_frame [8]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame~16_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame~16 .lut_mask = 16'hEF4F;
defparam \serial_inst|UART_inst|tx_frame~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N28
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame~17 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame~17_combout  = (\serial_inst|UART_inst|always0~2_combout ) # ((\serial_inst|UART_inst|always0~3_combout  & ((\serial_inst|UART_inst|tx_frame~16_combout ))) # (!\serial_inst|UART_inst|always0~3_combout  & 
// (\serial_inst|tx_queue|dout [6])))

	.dataa(\serial_inst|tx_queue|dout [6]),
	.datab(\serial_inst|UART_inst|tx_frame~16_combout ),
	.datac(\serial_inst|UART_inst|always0~2_combout ),
	.datad(\serial_inst|UART_inst|always0~3_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame~17_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame~17 .lut_mask = 16'hFCFA;
defparam \serial_inst|UART_inst|tx_frame~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N8
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[7]~feeder (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[7]~feeder_combout  = \serial_inst|UART_inst|tx_frame~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|tx_frame~17_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[7]~feeder .lut_mask = 16'hFF00;
defparam \serial_inst|UART_inst|tx_frame[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N9
dffeas \serial_inst|UART_inst|tx_frame[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[7] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N20
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame~14 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame~14_combout  = ((\serial_inst|UART_inst|Equal0~2_combout  & ((\serial_inst|UART_inst|tx_frame [7]))) # (!\serial_inst|UART_inst|Equal0~2_combout  & (\serial_inst|UART_inst|tx_frame [6]))) # 
// (!\serial_inst|UART_inst|tx_active~q )

	.dataa(\serial_inst|UART_inst|tx_frame [6]),
	.datab(\serial_inst|UART_inst|tx_frame [7]),
	.datac(\serial_inst|UART_inst|tx_active~q ),
	.datad(\serial_inst|UART_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame~14_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame~14 .lut_mask = 16'hCFAF;
defparam \serial_inst|UART_inst|tx_frame~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N24
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame~15 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame~15_combout  = (\serial_inst|UART_inst|always0~2_combout ) # ((\serial_inst|UART_inst|always0~3_combout  & ((\serial_inst|UART_inst|tx_frame~14_combout ))) # (!\serial_inst|UART_inst|always0~3_combout  & 
// (\serial_inst|tx_queue|dout [5])))

	.dataa(\serial_inst|UART_inst|always0~3_combout ),
	.datab(\serial_inst|tx_queue|dout [5]),
	.datac(\serial_inst|UART_inst|always0~2_combout ),
	.datad(\serial_inst|UART_inst|tx_frame~14_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame~15_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame~15 .lut_mask = 16'hFEF4;
defparam \serial_inst|UART_inst|tx_frame~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N22
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[6]~feeder (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[6]~feeder_combout  = \serial_inst|UART_inst|tx_frame~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|tx_frame~15_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[6]~feeder .lut_mask = 16'hFF00;
defparam \serial_inst|UART_inst|tx_frame[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N23
dffeas \serial_inst|UART_inst|tx_frame[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[6] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N30
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame~12 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame~12_combout  = ((\serial_inst|UART_inst|Equal0~2_combout  & (\serial_inst|UART_inst|tx_frame [6])) # (!\serial_inst|UART_inst|Equal0~2_combout  & ((\serial_inst|UART_inst|tx_frame [5])))) # 
// (!\serial_inst|UART_inst|tx_active~q )

	.dataa(\serial_inst|UART_inst|tx_frame [6]),
	.datab(\serial_inst|UART_inst|tx_frame [5]),
	.datac(\serial_inst|UART_inst|tx_active~q ),
	.datad(\serial_inst|UART_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame~12_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame~12 .lut_mask = 16'hAFCF;
defparam \serial_inst|UART_inst|tx_frame~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N30
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~44feeder (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~44feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~44feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~44feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|tx_queue|queue_mem~44feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N31
dffeas \serial_inst|tx_queue|queue_mem~44 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~44feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~44 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N17
dffeas \serial_inst|tx_queue|queue_mem~60 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~60 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N13
dffeas \serial_inst|tx_queue|queue_mem~52 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~52 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N19
dffeas \serial_inst|tx_queue|queue_mem~36 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~36 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N18
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~84 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~84_combout  = (\serial_inst|tx_queue|read_addr [0] & (((\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|read_addr [1] & (\serial_inst|tx_queue|queue_mem~52_q )) # 
// (!\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~36_q )))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~52_q ),
	.datac(\serial_inst|tx_queue|queue_mem~36_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~84_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~84 .lut_mask = 16'hEE50;
defparam \serial_inst|tx_queue|queue_mem~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N16
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~85 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~85_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~84_combout  & ((\serial_inst|tx_queue|queue_mem~60_q ))) # (!\serial_inst|tx_queue|queue_mem~84_combout  & 
// (\serial_inst|tx_queue|queue_mem~44_q )))) # (!\serial_inst|tx_queue|read_addr [0] & (((\serial_inst|tx_queue|queue_mem~84_combout ))))

	.dataa(\serial_inst|tx_queue|queue_mem~44_q ),
	.datab(\serial_inst|tx_queue|read_addr [0]),
	.datac(\serial_inst|tx_queue|queue_mem~60_q ),
	.datad(\serial_inst|tx_queue|queue_mem~84_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~85_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~85 .lut_mask = 16'hF388;
defparam \serial_inst|tx_queue|queue_mem~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N10
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~20feeder (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~20feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~20feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~20feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|tx_queue|queue_mem~20feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N11
dffeas \serial_inst|tx_queue|queue_mem~20 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~20feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~20 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N1
dffeas \serial_inst|tx_queue|queue_mem~28 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~28 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N18
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~12feeder (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~12feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~12feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~12feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|tx_queue|queue_mem~12feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N19
dffeas \serial_inst|tx_queue|queue_mem~12 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~12feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~12 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~12 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N23
dffeas \serial_inst|tx_queue|queue_mem~4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~4 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N22
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~86 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~86_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~12_q ) # ((\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|read_addr [0] & (((\serial_inst|tx_queue|queue_mem~4_q  & 
// !\serial_inst|tx_queue|read_addr [1]))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~12_q ),
	.datac(\serial_inst|tx_queue|queue_mem~4_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~86_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~86 .lut_mask = 16'hAAD8;
defparam \serial_inst|tx_queue|queue_mem~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N0
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~87 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~87_combout  = (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~86_combout  & ((\serial_inst|tx_queue|queue_mem~28_q ))) # (!\serial_inst|tx_queue|queue_mem~86_combout  & 
// (\serial_inst|tx_queue|queue_mem~20_q )))) # (!\serial_inst|tx_queue|read_addr [1] & (((\serial_inst|tx_queue|queue_mem~86_combout ))))

	.dataa(\serial_inst|tx_queue|queue_mem~20_q ),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~28_q ),
	.datad(\serial_inst|tx_queue|queue_mem~86_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~87_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~87 .lut_mask = 16'hF388;
defparam \serial_inst|tx_queue|queue_mem~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N14
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~88 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~88_combout  = (\serial_inst|tx_queue|read_addr [2] & (\serial_inst|tx_queue|queue_mem~85_combout )) # (!\serial_inst|tx_queue|read_addr [2] & ((\serial_inst|tx_queue|queue_mem~87_combout )))

	.dataa(\serial_inst|tx_queue|queue_mem~85_combout ),
	.datab(\serial_inst|tx_queue|queue_mem~87_combout ),
	.datac(\serial_inst|tx_queue|read_addr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~88_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~88 .lut_mask = 16'hACAC;
defparam \serial_inst|tx_queue|queue_mem~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N15
dffeas \serial_inst|tx_queue|dout[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|dout[4] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N12
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame~13 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame~13_combout  = (\serial_inst|UART_inst|always0~2_combout ) # ((\serial_inst|UART_inst|always0~3_combout  & (\serial_inst|UART_inst|tx_frame~12_combout )) # (!\serial_inst|UART_inst|always0~3_combout  & 
// ((\serial_inst|tx_queue|dout [4]))))

	.dataa(\serial_inst|UART_inst|tx_frame~12_combout ),
	.datab(\serial_inst|tx_queue|dout [4]),
	.datac(\serial_inst|UART_inst|always0~2_combout ),
	.datad(\serial_inst|UART_inst|always0~3_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame~13_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame~13 .lut_mask = 16'hFAFC;
defparam \serial_inst|UART_inst|tx_frame~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N4
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[5]~feeder (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[5]~feeder_combout  = \serial_inst|UART_inst|tx_frame~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|tx_frame~13_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[5]~feeder .lut_mask = 16'hFF00;
defparam \serial_inst|UART_inst|tx_frame[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N5
dffeas \serial_inst|UART_inst|tx_frame[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[5] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N10
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame~10 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame~10_combout  = ((\serial_inst|UART_inst|Equal0~2_combout  & (\serial_inst|UART_inst|tx_frame [5])) # (!\serial_inst|UART_inst|Equal0~2_combout  & ((\serial_inst|UART_inst|tx_frame [4])))) # 
// (!\serial_inst|UART_inst|tx_active~q )

	.dataa(\serial_inst|UART_inst|Equal0~2_combout ),
	.datab(\serial_inst|UART_inst|tx_frame [5]),
	.datac(\serial_inst|UART_inst|tx_active~q ),
	.datad(\serial_inst|UART_inst|tx_frame [4]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame~10_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame~10 .lut_mask = 16'hDF8F;
defparam \serial_inst|UART_inst|tx_frame~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N26
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~19feeder (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~19feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~19feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~19feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|tx_queue|queue_mem~19feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N27
dffeas \serial_inst|tx_queue|queue_mem~19 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~19feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~19 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N7
dffeas \serial_inst|tx_queue|queue_mem~27 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~27 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N8
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~11feeder (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~11feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~11feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~11feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|tx_queue|queue_mem~11feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N9
dffeas \serial_inst|tx_queue|queue_mem~11 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~11feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~11 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N5
dffeas \serial_inst|tx_queue|queue_mem~3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~3 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N4
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~81 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~81_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~11_q ) # ((\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|read_addr [0] & (((\serial_inst|tx_queue|queue_mem~3_q  & 
// !\serial_inst|tx_queue|read_addr [1]))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~11_q ),
	.datac(\serial_inst|tx_queue|queue_mem~3_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~81_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~81 .lut_mask = 16'hAAD8;
defparam \serial_inst|tx_queue|queue_mem~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N6
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~82 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~82_combout  = (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~81_combout  & ((\serial_inst|tx_queue|queue_mem~27_q ))) # (!\serial_inst|tx_queue|queue_mem~81_combout  & 
// (\serial_inst|tx_queue|queue_mem~19_q )))) # (!\serial_inst|tx_queue|read_addr [1] & (((\serial_inst|tx_queue|queue_mem~81_combout ))))

	.dataa(\serial_inst|tx_queue|queue_mem~19_q ),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~27_q ),
	.datad(\serial_inst|tx_queue|queue_mem~81_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~82_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~82 .lut_mask = 16'hF388;
defparam \serial_inst|tx_queue|queue_mem~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N28
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~51feeder (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~51feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~51feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~51feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|tx_queue|queue_mem~51feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N29
dffeas \serial_inst|tx_queue|queue_mem~51 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~51 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N7
dffeas \serial_inst|tx_queue|queue_mem~35 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~35 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N6
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~79 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~79_combout  = (\serial_inst|tx_queue|read_addr [0] & (((\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|read_addr [1] & (\serial_inst|tx_queue|queue_mem~51_q )) # 
// (!\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~35_q )))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~51_q ),
	.datac(\serial_inst|tx_queue|queue_mem~35_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~79_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~79 .lut_mask = 16'hEE50;
defparam \serial_inst|tx_queue|queue_mem~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N23
dffeas \serial_inst|tx_queue|queue_mem~59 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~59 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N20
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~43feeder (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~43feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~43feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~43feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|tx_queue|queue_mem~43feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N21
dffeas \serial_inst|tx_queue|queue_mem~43 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~43feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~43 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N22
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~80 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~80_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~79_combout  & (\serial_inst|tx_queue|queue_mem~59_q )) # (!\serial_inst|tx_queue|queue_mem~79_combout  & 
// ((\serial_inst|tx_queue|queue_mem~43_q ))))) # (!\serial_inst|tx_queue|read_addr [0] & (\serial_inst|tx_queue|queue_mem~79_combout ))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~79_combout ),
	.datac(\serial_inst|tx_queue|queue_mem~59_q ),
	.datad(\serial_inst|tx_queue|queue_mem~43_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~80_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~80 .lut_mask = 16'hE6C4;
defparam \serial_inst|tx_queue|queue_mem~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N24
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~83 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~83_combout  = (\serial_inst|tx_queue|read_addr [2] & ((\serial_inst|tx_queue|queue_mem~80_combout ))) # (!\serial_inst|tx_queue|read_addr [2] & (\serial_inst|tx_queue|queue_mem~82_combout ))

	.dataa(\serial_inst|tx_queue|queue_mem~82_combout ),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|read_addr [2]),
	.datad(\serial_inst|tx_queue|queue_mem~80_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~83_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~83 .lut_mask = 16'hFA0A;
defparam \serial_inst|tx_queue|queue_mem~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N25
dffeas \serial_inst|tx_queue|dout[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|dout[3] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N16
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame~11 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame~11_combout  = (\serial_inst|UART_inst|always0~2_combout ) # ((\serial_inst|UART_inst|always0~3_combout  & (\serial_inst|UART_inst|tx_frame~10_combout )) # (!\serial_inst|UART_inst|always0~3_combout  & 
// ((\serial_inst|tx_queue|dout [3]))))

	.dataa(\serial_inst|UART_inst|tx_frame~10_combout ),
	.datab(\serial_inst|tx_queue|dout [3]),
	.datac(\serial_inst|UART_inst|always0~2_combout ),
	.datad(\serial_inst|UART_inst|always0~3_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame~11_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame~11 .lut_mask = 16'hFAFC;
defparam \serial_inst|UART_inst|tx_frame~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N2
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[4]~feeder (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[4]~feeder_combout  = \serial_inst|UART_inst|tx_frame~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|tx_frame~11_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[4]~feeder .lut_mask = 16'hFF00;
defparam \serial_inst|UART_inst|tx_frame[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N3
dffeas \serial_inst|UART_inst|tx_frame[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[4] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N26
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame~8 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame~8_combout  = ((\serial_inst|UART_inst|Equal0~2_combout  & ((\serial_inst|UART_inst|tx_frame [4]))) # (!\serial_inst|UART_inst|Equal0~2_combout  & (\serial_inst|UART_inst|tx_frame [3]))) # 
// (!\serial_inst|UART_inst|tx_active~q )

	.dataa(\serial_inst|UART_inst|Equal0~2_combout ),
	.datab(\serial_inst|UART_inst|tx_active~q ),
	.datac(\serial_inst|UART_inst|tx_frame [3]),
	.datad(\serial_inst|UART_inst|tx_frame [4]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame~8_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame~8 .lut_mask = 16'hFB73;
defparam \serial_inst|UART_inst|tx_frame~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N0
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~10feeder (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~10feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~10feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~10feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|tx_queue|queue_mem~10feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N1
dffeas \serial_inst|tx_queue|queue_mem~10 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~10feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~10 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N3
dffeas \serial_inst|tx_queue|queue_mem~2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~2 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N2
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~76 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~76_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~10_q ) # ((\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|read_addr [0] & (((\serial_inst|tx_queue|queue_mem~2_q  & 
// !\serial_inst|tx_queue|read_addr [1]))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~10_q ),
	.datac(\serial_inst|tx_queue|queue_mem~2_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~76_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~76 .lut_mask = 16'hAAD8;
defparam \serial_inst|tx_queue|queue_mem~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N23
dffeas \serial_inst|tx_queue|queue_mem~26 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~26 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N24
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~18feeder (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~18feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~18feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~18feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|tx_queue|queue_mem~18feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N25
dffeas \serial_inst|tx_queue|queue_mem~18 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~18 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N22
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~77 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~77_combout  = (\serial_inst|tx_queue|queue_mem~76_combout  & (((\serial_inst|tx_queue|queue_mem~26_q )) # (!\serial_inst|tx_queue|read_addr [1]))) # (!\serial_inst|tx_queue|queue_mem~76_combout  & 
// (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~18_q ))))

	.dataa(\serial_inst|tx_queue|queue_mem~76_combout ),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~26_q ),
	.datad(\serial_inst|tx_queue|queue_mem~18_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~77_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~77 .lut_mask = 16'hE6A2;
defparam \serial_inst|tx_queue|queue_mem~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N3
dffeas \serial_inst|tx_queue|queue_mem~34 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~34 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N16
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~50feeder (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~50feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~50feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~50feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|tx_queue|queue_mem~50feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N17
dffeas \serial_inst|tx_queue|queue_mem~50 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~50feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~50 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N2
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~74 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~74_combout  = (\serial_inst|tx_queue|read_addr [0] & (\serial_inst|tx_queue|read_addr [1])) # (!\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~50_q ))) # 
// (!\serial_inst|tx_queue|read_addr [1] & (\serial_inst|tx_queue|queue_mem~34_q ))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~34_q ),
	.datad(\serial_inst|tx_queue|queue_mem~50_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~74_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~74 .lut_mask = 16'hDC98;
defparam \serial_inst|tx_queue|queue_mem~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N25
dffeas \serial_inst|tx_queue|queue_mem~58 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~58 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N10
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~42feeder (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~42feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~42feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~42feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|tx_queue|queue_mem~42feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N11
dffeas \serial_inst|tx_queue|queue_mem~42 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~42 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N24
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~75 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~75_combout  = (\serial_inst|tx_queue|queue_mem~74_combout  & (((\serial_inst|tx_queue|queue_mem~58_q )) # (!\serial_inst|tx_queue|read_addr [0]))) # (!\serial_inst|tx_queue|queue_mem~74_combout  & 
// (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~42_q ))))

	.dataa(\serial_inst|tx_queue|queue_mem~74_combout ),
	.datab(\serial_inst|tx_queue|read_addr [0]),
	.datac(\serial_inst|tx_queue|queue_mem~58_q ),
	.datad(\serial_inst|tx_queue|queue_mem~42_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~75_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~75 .lut_mask = 16'hE6A2;
defparam \serial_inst|tx_queue|queue_mem~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N8
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~78 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~78_combout  = (\serial_inst|tx_queue|read_addr [2] & ((\serial_inst|tx_queue|queue_mem~75_combout ))) # (!\serial_inst|tx_queue|read_addr [2] & (\serial_inst|tx_queue|queue_mem~77_combout ))

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|queue_mem~77_combout ),
	.datac(\serial_inst|tx_queue|read_addr [2]),
	.datad(\serial_inst|tx_queue|queue_mem~75_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~78_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~78 .lut_mask = 16'hFC0C;
defparam \serial_inst|tx_queue|queue_mem~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N9
dffeas \serial_inst|tx_queue|dout[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|dout[2] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N0
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame~9 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame~9_combout  = (\serial_inst|UART_inst|always0~2_combout ) # ((\serial_inst|UART_inst|always0~3_combout  & (\serial_inst|UART_inst|tx_frame~8_combout )) # (!\serial_inst|UART_inst|always0~3_combout  & 
// ((\serial_inst|tx_queue|dout [2]))))

	.dataa(\serial_inst|UART_inst|tx_frame~8_combout ),
	.datab(\serial_inst|tx_queue|dout [2]),
	.datac(\serial_inst|UART_inst|always0~2_combout ),
	.datad(\serial_inst|UART_inst|always0~3_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame~9_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame~9 .lut_mask = 16'hFAFC;
defparam \serial_inst|UART_inst|tx_frame~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N14
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[3]~feeder (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[3]~feeder_combout  = \serial_inst|UART_inst|tx_frame~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|tx_frame~9_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[3]~feeder .lut_mask = 16'hFF00;
defparam \serial_inst|UART_inst|tx_frame[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N15
dffeas \serial_inst|UART_inst|tx_frame[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[3] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N6
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame~6 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame~6_combout  = ((\serial_inst|UART_inst|Equal0~2_combout  & (\serial_inst|UART_inst|tx_frame [3])) # (!\serial_inst|UART_inst|Equal0~2_combout  & ((\serial_inst|UART_inst|tx_frame [2])))) # 
// (!\serial_inst|UART_inst|tx_active~q )

	.dataa(\serial_inst|UART_inst|tx_frame [3]),
	.datab(\serial_inst|UART_inst|Equal0~2_combout ),
	.datac(\serial_inst|UART_inst|tx_active~q ),
	.datad(\serial_inst|UART_inst|tx_frame [2]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame~6_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame~6 .lut_mask = 16'hBF8F;
defparam \serial_inst|UART_inst|tx_frame~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N9
dffeas \serial_inst|tx_queue|queue_mem~17 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~17 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N5
dffeas \serial_inst|tx_queue|queue_mem~25 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~25 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N17
dffeas \serial_inst|tx_queue|queue_mem~1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~1 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N10
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~9feeder (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~9feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~9feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~9feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|tx_queue|queue_mem~9feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N11
dffeas \serial_inst|tx_queue|queue_mem~9 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~9feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~9 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N16
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~71 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~71_combout  = (\serial_inst|tx_queue|read_addr [1] & (\serial_inst|tx_queue|read_addr [0])) # (!\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~9_q ))) # 
// (!\serial_inst|tx_queue|read_addr [0] & (\serial_inst|tx_queue|queue_mem~1_q ))))

	.dataa(\serial_inst|tx_queue|read_addr [1]),
	.datab(\serial_inst|tx_queue|read_addr [0]),
	.datac(\serial_inst|tx_queue|queue_mem~1_q ),
	.datad(\serial_inst|tx_queue|queue_mem~9_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~71_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~71 .lut_mask = 16'hDC98;
defparam \serial_inst|tx_queue|queue_mem~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N4
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~72 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~72_combout  = (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~71_combout  & ((\serial_inst|tx_queue|queue_mem~25_q ))) # (!\serial_inst|tx_queue|queue_mem~71_combout  & 
// (\serial_inst|tx_queue|queue_mem~17_q )))) # (!\serial_inst|tx_queue|read_addr [1] & (((\serial_inst|tx_queue|queue_mem~71_combout ))))

	.dataa(\serial_inst|tx_queue|queue_mem~17_q ),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~25_q ),
	.datad(\serial_inst|tx_queue|queue_mem~71_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~72_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~72 .lut_mask = 16'hF388;
defparam \serial_inst|tx_queue|queue_mem~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N20
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~49feeder (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~49feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~49feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~49feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|tx_queue|queue_mem~49feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N21
dffeas \serial_inst|tx_queue|queue_mem~49 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~49feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~49 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N11
dffeas \serial_inst|tx_queue|queue_mem~33 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~33 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N10
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~69 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~69_combout  = (\serial_inst|tx_queue|read_addr [0] & (((\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|read_addr [1] & (\serial_inst|tx_queue|queue_mem~49_q )) # 
// (!\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~33_q )))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~49_q ),
	.datac(\serial_inst|tx_queue|queue_mem~33_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~69_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~69 .lut_mask = 16'hEE50;
defparam \serial_inst|tx_queue|queue_mem~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N9
dffeas \serial_inst|tx_queue|queue_mem~57 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~57 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N2
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~41feeder (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~41feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~41feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~41feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|tx_queue|queue_mem~41feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N3
dffeas \serial_inst|tx_queue|queue_mem~41 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~41 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N8
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~70 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~70_combout  = (\serial_inst|tx_queue|queue_mem~69_combout  & (((\serial_inst|tx_queue|queue_mem~57_q )) # (!\serial_inst|tx_queue|read_addr [0]))) # (!\serial_inst|tx_queue|queue_mem~69_combout  & 
// (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~41_q ))))

	.dataa(\serial_inst|tx_queue|queue_mem~69_combout ),
	.datab(\serial_inst|tx_queue|read_addr [0]),
	.datac(\serial_inst|tx_queue|queue_mem~57_q ),
	.datad(\serial_inst|tx_queue|queue_mem~41_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~70_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~70 .lut_mask = 16'hE6A2;
defparam \serial_inst|tx_queue|queue_mem~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N4
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~73 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~73_combout  = (\serial_inst|tx_queue|read_addr [2] & ((\serial_inst|tx_queue|queue_mem~70_combout ))) # (!\serial_inst|tx_queue|read_addr [2] & (\serial_inst|tx_queue|queue_mem~72_combout ))

	.dataa(\serial_inst|tx_queue|queue_mem~72_combout ),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|read_addr [2]),
	.datad(\serial_inst|tx_queue|queue_mem~70_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~73_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~73 .lut_mask = 16'hFA0A;
defparam \serial_inst|tx_queue|queue_mem~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N5
dffeas \serial_inst|tx_queue|dout[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|dout[1] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N8
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame~7 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame~7_combout  = (\serial_inst|UART_inst|always0~2_combout ) # ((\serial_inst|UART_inst|always0~3_combout  & (\serial_inst|UART_inst|tx_frame~6_combout )) # (!\serial_inst|UART_inst|always0~3_combout  & 
// ((\serial_inst|tx_queue|dout [1]))))

	.dataa(\serial_inst|UART_inst|tx_frame~6_combout ),
	.datab(\serial_inst|UART_inst|always0~2_combout ),
	.datac(\serial_inst|tx_queue|dout [1]),
	.datad(\serial_inst|UART_inst|always0~3_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame~7_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame~7 .lut_mask = 16'hEEFC;
defparam \serial_inst|UART_inst|tx_frame~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N18
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[2]~feeder (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[2]~feeder_combout  = \serial_inst|UART_inst|tx_frame~7_combout 

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|tx_frame~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[2]~feeder .lut_mask = 16'hCCCC;
defparam \serial_inst|UART_inst|tx_frame[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N19
dffeas \serial_inst|UART_inst|tx_frame[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[2] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame~2 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame~2_combout  = ((\serial_inst|UART_inst|Equal0~2_combout  & ((\serial_inst|UART_inst|tx_frame [2]))) # (!\serial_inst|UART_inst|Equal0~2_combout  & (\serial_inst|UART_inst|tx_frame [1]))) # 
// (!\serial_inst|UART_inst|tx_active~q )

	.dataa(\serial_inst|UART_inst|tx_frame [1]),
	.datab(\serial_inst|UART_inst|Equal0~2_combout ),
	.datac(\serial_inst|UART_inst|tx_active~q ),
	.datad(\serial_inst|UART_inst|tx_frame [2]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame~2 .lut_mask = 16'hEF2F;
defparam \serial_inst|UART_inst|tx_frame~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N31
dffeas \serial_inst|tx_queue|queue_mem~0 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~0 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N13
dffeas \serial_inst|tx_queue|queue_mem~8 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~8 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N30
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~66 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~66_combout  = (\serial_inst|tx_queue|read_addr [1] & (\serial_inst|tx_queue|read_addr [0])) # (!\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~8_q ))) # 
// (!\serial_inst|tx_queue|read_addr [0] & (\serial_inst|tx_queue|queue_mem~0_q ))))

	.dataa(\serial_inst|tx_queue|read_addr [1]),
	.datab(\serial_inst|tx_queue|read_addr [0]),
	.datac(\serial_inst|tx_queue|queue_mem~0_q ),
	.datad(\serial_inst|tx_queue|queue_mem~8_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~66_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~66 .lut_mask = 16'hDC98;
defparam \serial_inst|tx_queue|queue_mem~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N19
dffeas \serial_inst|tx_queue|queue_mem~24 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~24 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N20
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~16feeder (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~16feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~16feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~16feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|tx_queue|queue_mem~16feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N21
dffeas \serial_inst|tx_queue|queue_mem~16 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~16feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~16 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N18
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~67 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~67_combout  = (\serial_inst|tx_queue|queue_mem~66_combout  & (((\serial_inst|tx_queue|queue_mem~24_q )) # (!\serial_inst|tx_queue|read_addr [1]))) # (!\serial_inst|tx_queue|queue_mem~66_combout  & 
// (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~16_q ))))

	.dataa(\serial_inst|tx_queue|queue_mem~66_combout ),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~24_q ),
	.datad(\serial_inst|tx_queue|queue_mem~16_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~67_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~67 .lut_mask = 16'hE6A2;
defparam \serial_inst|tx_queue|queue_mem~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N6
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~40feeder (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~40feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~40feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~40feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|tx_queue|queue_mem~40feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N7
dffeas \serial_inst|tx_queue|queue_mem~40 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~40feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~40 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N29
dffeas \serial_inst|tx_queue|queue_mem~56 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~56 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N15
dffeas \serial_inst|tx_queue|queue_mem~32 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~32 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N27
dffeas \serial_inst|tx_queue|queue_mem~48 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~48 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N14
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~64 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~64_combout  = (\serial_inst|tx_queue|read_addr [0] & (\serial_inst|tx_queue|read_addr [1])) # (!\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~48_q ))) # 
// (!\serial_inst|tx_queue|read_addr [1] & (\serial_inst|tx_queue|queue_mem~32_q ))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~32_q ),
	.datad(\serial_inst|tx_queue|queue_mem~48_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~64_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~64 .lut_mask = 16'hDC98;
defparam \serial_inst|tx_queue|queue_mem~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N28
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~65 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~65_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~64_combout  & ((\serial_inst|tx_queue|queue_mem~56_q ))) # (!\serial_inst|tx_queue|queue_mem~64_combout  & 
// (\serial_inst|tx_queue|queue_mem~40_q )))) # (!\serial_inst|tx_queue|read_addr [0] & (((\serial_inst|tx_queue|queue_mem~64_combout ))))

	.dataa(\serial_inst|tx_queue|queue_mem~40_q ),
	.datab(\serial_inst|tx_queue|read_addr [0]),
	.datac(\serial_inst|tx_queue|queue_mem~56_q ),
	.datad(\serial_inst|tx_queue|queue_mem~64_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~65_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~65 .lut_mask = 16'hF388;
defparam \serial_inst|tx_queue|queue_mem~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N20
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~68 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~68_combout  = (\serial_inst|tx_queue|read_addr [2] & ((\serial_inst|tx_queue|queue_mem~65_combout ))) # (!\serial_inst|tx_queue|read_addr [2] & (\serial_inst|tx_queue|queue_mem~67_combout ))

	.dataa(\serial_inst|tx_queue|queue_mem~67_combout ),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|read_addr [2]),
	.datad(\serial_inst|tx_queue|queue_mem~65_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~68_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~68 .lut_mask = 16'hFA0A;
defparam \serial_inst|tx_queue|queue_mem~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N21
dffeas \serial_inst|tx_queue|dout[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|dout[0] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame~3 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame~3_combout  = (\serial_inst|UART_inst|always0~2_combout ) # ((\serial_inst|UART_inst|always0~3_combout  & (\serial_inst|UART_inst|tx_frame~2_combout )) # (!\serial_inst|UART_inst|always0~3_combout  & 
// ((\serial_inst|tx_queue|dout [0]))))

	.dataa(\serial_inst|UART_inst|tx_frame~2_combout ),
	.datab(\serial_inst|UART_inst|always0~2_combout ),
	.datac(\serial_inst|tx_queue|dout [0]),
	.datad(\serial_inst|UART_inst|always0~3_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame~3_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame~3 .lut_mask = 16'hEEFC;
defparam \serial_inst|UART_inst|tx_frame~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N22
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[1]~feeder (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[1]~feeder_combout  = \serial_inst|UART_inst|tx_frame~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|tx_frame~3_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[1]~feeder .lut_mask = 16'hFF00;
defparam \serial_inst|UART_inst|tx_frame[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N23
dffeas \serial_inst|UART_inst|tx_frame[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[1] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N26
cycloneive_lcell_comb \serial_inst|UART_inst|always0~0 (
// Equation(s):
// \serial_inst|UART_inst|always0~0_combout  = (!\serial_inst|UART_inst|tx_frame [3] & (!\serial_inst|UART_inst|tx_frame [9] & (!\serial_inst|UART_inst|tx_frame [1] & !\serial_inst|UART_inst|tx_frame [2])))

	.dataa(\serial_inst|UART_inst|tx_frame [3]),
	.datab(\serial_inst|UART_inst|tx_frame [9]),
	.datac(\serial_inst|UART_inst|tx_frame [1]),
	.datad(\serial_inst|UART_inst|tx_frame [2]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|always0~0 .lut_mask = 16'h0001;
defparam \serial_inst|UART_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N6
cycloneive_lcell_comb \serial_inst|UART_inst|always0~1 (
// Equation(s):
// \serial_inst|UART_inst|always0~1_combout  = (!\serial_inst|UART_inst|tx_frame [6] & (!\serial_inst|UART_inst|tx_frame [5] & (!\serial_inst|UART_inst|tx_frame [7] & !\serial_inst|UART_inst|tx_frame [4])))

	.dataa(\serial_inst|UART_inst|tx_frame [6]),
	.datab(\serial_inst|UART_inst|tx_frame [5]),
	.datac(\serial_inst|UART_inst|tx_frame [7]),
	.datad(\serial_inst|UART_inst|tx_frame [4]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|always0~1 .lut_mask = 16'h0001;
defparam \serial_inst|UART_inst|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N0
cycloneive_lcell_comb \serial_inst|UART_inst|always0~2 (
// Equation(s):
// \serial_inst|UART_inst|always0~2_combout  = (\serial_inst|UART_inst|always0~0_combout  & (\serial_inst|UART_inst|always0~1_combout  & (\serial_inst|UART_inst|Equal0~2_combout  & !\serial_inst|UART_inst|tx_frame [8])))

	.dataa(\serial_inst|UART_inst|always0~0_combout ),
	.datab(\serial_inst|UART_inst|always0~1_combout ),
	.datac(\serial_inst|UART_inst|Equal0~2_combout ),
	.datad(\serial_inst|UART_inst|tx_frame [8]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|always0~2 .lut_mask = 16'h0080;
defparam \serial_inst|UART_inst|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N16
cycloneive_lcell_comb \serial_inst|UART_inst|tx_ready~0 (
// Equation(s):
// \serial_inst|UART_inst|tx_ready~0_combout  = (!\rst~q  & \serial_inst|UART_inst|always0~2_combout )

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_ready~0 .lut_mask = 16'h5500;
defparam \serial_inst|UART_inst|tx_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N17
dffeas \serial_inst|UART_inst|tx_ready (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_ready .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N0
cycloneive_lcell_comb \serial_inst|tx_active~0 (
// Equation(s):
// \serial_inst|tx_active~0_combout  = (!\serial_inst|UART_inst|tx_ready~q  & ((\serial_inst|tx_queue|empty~q ) # (\serial_inst|tx_active~q )))

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|empty~q ),
	.datac(\serial_inst|tx_active~q ),
	.datad(\serial_inst|UART_inst|tx_ready~q ),
	.cin(gnd),
	.combout(\serial_inst|tx_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_active~0 .lut_mask = 16'h00FC;
defparam \serial_inst|tx_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N1
dffeas \serial_inst|tx_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_active~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_active .is_wysiwyg = "true";
defparam \serial_inst|tx_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N28
cycloneive_lcell_comb \serial_inst|tx_queue|read_addr~1 (
// Equation(s):
// \serial_inst|tx_queue|read_addr~1_combout  = \serial_inst|tx_queue|read_addr [0] $ (((\serial_inst|tx_queue|empty~q  & !\serial_inst|tx_active~q )))

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|empty~q ),
	.datac(\serial_inst|tx_queue|read_addr [0]),
	.datad(\serial_inst|tx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|read_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|read_addr~1 .lut_mask = 16'hF03C;
defparam \serial_inst|tx_queue|read_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N29
dffeas \serial_inst|tx_queue|read_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|read_addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|read_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|read_addr[0] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|read_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N24
cycloneive_lcell_comb \serial_inst|tx_queue|read_addr~2 (
// Equation(s):
// \serial_inst|tx_queue|read_addr~2_combout  = \serial_inst|tx_queue|read_addr [2] $ (((\serial_inst|tx_queue|read_addr [0] & (\serial_inst|tx_queue|read_addr [1] & \serial_inst|tx_req~combout ))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|read_addr [2]),
	.datad(\serial_inst|tx_req~combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|read_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|read_addr~2 .lut_mask = 16'h78F0;
defparam \serial_inst|tx_queue|read_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N25
dffeas \serial_inst|tx_queue|read_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|read_addr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|read_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|read_addr[2] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|read_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N28
cycloneive_lcell_comb \serial_inst|tx_queue|empty~0 (
// Equation(s):
// \serial_inst|tx_queue|empty~0_combout  = (\serial_inst|tx_queue|read_addr [1] & (\serial_inst|tx_queue|write_addr [1] & (\serial_inst|tx_queue|write_addr [0] $ (!\serial_inst|tx_queue|read_addr [0])))) # (!\serial_inst|tx_queue|read_addr [1] & 
// (!\serial_inst|tx_queue|write_addr [1] & (\serial_inst|tx_queue|write_addr [0] $ (!\serial_inst|tx_queue|read_addr [0]))))

	.dataa(\serial_inst|tx_queue|read_addr [1]),
	.datab(\serial_inst|tx_queue|write_addr [0]),
	.datac(\serial_inst|tx_queue|read_addr [0]),
	.datad(\serial_inst|tx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|empty~0 .lut_mask = 16'h8241;
defparam \serial_inst|tx_queue|empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N12
cycloneive_lcell_comb \serial_inst|tx_queue|empty~1 (
// Equation(s):
// \serial_inst|tx_queue|empty~1_combout  = (\serial_inst|tx_queue|empty~0_combout  & (\serial_inst|tx_queue|write_addr [2] $ (!\serial_inst|tx_queue|read_addr [2])))

	.dataa(\serial_inst|tx_queue|write_addr [2]),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|read_addr [2]),
	.datad(\serial_inst|tx_queue|empty~0_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|empty~1 .lut_mask = 16'hA500;
defparam \serial_inst|tx_queue|empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N28
cycloneive_lcell_comb \serial_inst|tx_queue|prev_push~feeder (
// Equation(s):
// \serial_inst|tx_queue|prev_push~feeder_combout  = \serial_inst|data_write~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|data_write~combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|prev_push~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|prev_push~feeder .lut_mask = 16'hFF00;
defparam \serial_inst|tx_queue|prev_push~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N29
dffeas \serial_inst|tx_queue|prev_push (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|prev_push~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|prev_push~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|prev_push .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|prev_push .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N12
cycloneive_lcell_comb \serial_inst|tx_queue|empty~2 (
// Equation(s):
// \serial_inst|tx_queue|empty~2_combout  = (\serial_inst|UART_inst|prev_tx_req~q  & !\serial_inst|tx_queue|prev_push~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|prev_tx_req~q ),
	.datad(\serial_inst|tx_queue|prev_push~q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|empty~2 .lut_mask = 16'h00F0;
defparam \serial_inst|tx_queue|empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N24
cycloneive_lcell_comb \serial_inst|tx_queue|empty~3 (
// Equation(s):
// \serial_inst|tx_queue|empty~3_combout  = (!\rst~q  & (((\serial_inst|tx_queue|empty~q  & !\serial_inst|tx_queue|empty~2_combout )) # (!\serial_inst|tx_queue|empty~1_combout )))

	.dataa(\rst~q ),
	.datab(\serial_inst|tx_queue|empty~1_combout ),
	.datac(\serial_inst|tx_queue|empty~q ),
	.datad(\serial_inst|tx_queue|empty~2_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|empty~3_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|empty~3 .lut_mask = 16'h1151;
defparam \serial_inst|tx_queue|empty~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N25
dffeas \serial_inst|tx_queue|empty (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|empty~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|empty .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N30
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data~5 (
// Equation(s):
// \serial_inst|UART_inst|rx_data~5_combout  = (!\rst~q  & !\serial_inst|UART_inst|rx_frame [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|rx_frame [5]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data~5 .lut_mask = 16'h000F;
defparam \serial_inst|UART_inst|rx_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N31
dffeas \serial_inst|UART_inst|rx_data[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_data~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[4] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N18
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~20feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~20feeder_combout  = \serial_inst|UART_inst|rx_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|rx_data [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~20feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~20feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|rx_queue|queue_mem~20feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N19
dffeas \serial_inst|rx_queue|queue_mem~20 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~20feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~20 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N31
dffeas \serial_inst|rx_queue|queue_mem~28 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~28 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N3
dffeas \serial_inst|rx_queue|queue_mem~4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~4 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N11
dffeas \serial_inst|rx_queue|queue_mem~12 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~12 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N2
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~86 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~86_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1]) # ((\serial_inst|rx_queue|queue_mem~12_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (!\serial_inst|rx_queue|read_addr [1] & 
// (\serial_inst|rx_queue|queue_mem~4_q )))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|read_addr [1]),
	.datac(\serial_inst|rx_queue|queue_mem~4_q ),
	.datad(\serial_inst|rx_queue|queue_mem~12_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~86_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~86 .lut_mask = 16'hBA98;
defparam \serial_inst|rx_queue|queue_mem~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N30
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~87 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~87_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~86_combout  & ((\serial_inst|rx_queue|queue_mem~28_q ))) # (!\serial_inst|rx_queue|queue_mem~86_combout  & 
// (\serial_inst|rx_queue|queue_mem~20_q )))) # (!\serial_inst|rx_queue|read_addr [1] & (((\serial_inst|rx_queue|queue_mem~86_combout ))))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|queue_mem~20_q ),
	.datac(\serial_inst|rx_queue|queue_mem~28_q ),
	.datad(\serial_inst|rx_queue|queue_mem~86_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~87_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~87 .lut_mask = 16'hF588;
defparam \serial_inst|rx_queue|queue_mem~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N11
dffeas \serial_inst|rx_queue|queue_mem~44 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~44 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N9
dffeas \serial_inst|rx_queue|queue_mem~60 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~60 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N1
dffeas \serial_inst|rx_queue|queue_mem~52 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~52 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N29
dffeas \serial_inst|rx_queue|queue_mem~36 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~36 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N28
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~84 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~84_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~52_q ) # ((\serial_inst|rx_queue|read_addr [0])))) # (!\serial_inst|rx_queue|read_addr [1] & (((\serial_inst|rx_queue|queue_mem~36_q  & 
// !\serial_inst|rx_queue|read_addr [0]))))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|queue_mem~52_q ),
	.datac(\serial_inst|rx_queue|queue_mem~36_q ),
	.datad(\serial_inst|rx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~84_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~84 .lut_mask = 16'hAAD8;
defparam \serial_inst|rx_queue|queue_mem~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N8
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~85 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~85_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~84_combout  & ((\serial_inst|rx_queue|queue_mem~60_q ))) # (!\serial_inst|rx_queue|queue_mem~84_combout  & 
// (\serial_inst|rx_queue|queue_mem~44_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|queue_mem~84_combout ))))

	.dataa(\serial_inst|rx_queue|queue_mem~44_q ),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~60_q ),
	.datad(\serial_inst|rx_queue|queue_mem~84_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~85_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~85 .lut_mask = 16'hF388;
defparam \serial_inst|rx_queue|queue_mem~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N10
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~88 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~88_combout  = (\serial_inst|rx_queue|read_addr [2] & ((\serial_inst|rx_queue|queue_mem~85_combout ))) # (!\serial_inst|rx_queue|read_addr [2] & (\serial_inst|rx_queue|queue_mem~87_combout ))

	.dataa(\serial_inst|rx_queue|queue_mem~87_combout ),
	.datab(\serial_inst|rx_queue|queue_mem~85_combout ),
	.datac(\serial_inst|rx_queue|read_addr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~88_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~88 .lut_mask = 16'hCACA;
defparam \serial_inst|rx_queue|queue_mem~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N11
dffeas \serial_inst|rx_queue|dout[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|dout[4] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N8
cycloneive_lcell_comb \serial_inst|to_CPU~4 (
// Equation(s):
// \serial_inst|to_CPU~4_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & (!\serial_inst|tx_queue|empty~q )) # (!\CPU_inst|reg_file0|ivr_reg [0] & ((\serial_inst|rx_queue|dout [4])))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|empty~q ),
	.datad(\serial_inst|rx_queue|dout [4]),
	.cin(gnd),
	.combout(\serial_inst|to_CPU~4_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|to_CPU~4 .lut_mask = 16'h5F0A;
defparam \serial_inst|to_CPU~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N9
dffeas \serial_inst|to_CPU[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|to_CPU~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|to_CPU [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|to_CPU[4] .is_wysiwyg = "true";
defparam \serial_inst|to_CPU[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N24
cycloneive_lcell_comb \VGA_inst|VDG|always1~2 (
// Equation(s):
// \VGA_inst|VDG|always1~2_combout  = (\VGA_inst|VDG|line_count [2] & (!\VGA_inst|VDG|line_count [0] & !\VGA_inst|VDG|line_count [1])) # (!\VGA_inst|VDG|line_count [2] & (\VGA_inst|VDG|line_count [0] & \VGA_inst|VDG|line_count [1]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|line_count [2]),
	.datac(\VGA_inst|VDG|line_count [0]),
	.datad(\VGA_inst|VDG|line_count [1]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|always1~2 .lut_mask = 16'h300C;
defparam \VGA_inst|VDG|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N20
cycloneive_lcell_comb \VGA_inst|VDG|always1~3 (
// Equation(s):
// \VGA_inst|VDG|always1~3_combout  = ((!\VGA_inst|VDG|line_count [3]) # (!\VGA_inst|VDG|always1~2_combout )) # (!\VGA_inst|VDG|Equal8~1_combout )

	.dataa(\VGA_inst|VDG|Equal8~1_combout ),
	.datab(\VGA_inst|VDG|always1~2_combout ),
	.datac(\VGA_inst|VDG|line_count [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_inst|VDG|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|always1~3 .lut_mask = 16'h7F7F;
defparam \VGA_inst|VDG|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y2_N21
dffeas \VGA_inst|VDG|VSYNC (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|always1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|VSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|VSYNC .is_wysiwyg = "true";
defparam \VGA_inst|VDG|VSYNC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \timer_inst|Mux4~0 (
// Equation(s):
// \timer_inst|Mux4~0_combout  = (\CPU_inst|reg_file0|ivr_reg [1] & (((\CPU_inst|reg_file0|ivr_reg [0])))) # (!\CPU_inst|reg_file0|ivr_reg [1] & ((\CPU_inst|reg_file0|ivr_reg [0] & (\timer_inst|counter [12])) # (!\CPU_inst|reg_file0|ivr_reg [0] & 
// ((\timer_inst|counter [4])))))

	.dataa(\CPU_inst|reg_file0|ivr_reg [1]),
	.datab(\timer_inst|counter [12]),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\timer_inst|counter [4]),
	.cin(gnd),
	.combout(\timer_inst|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux4~0 .lut_mask = 16'hE5E0;
defparam \timer_inst|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneive_lcell_comb \timer_inst|Mux4~1 (
// Equation(s):
// \timer_inst|Mux4~1_combout  = (\CPU_inst|reg_file0|ivr_reg [1] & ((\timer_inst|Mux4~0_combout  & (!\VGA_inst|VDG|VSYNC~q )) # (!\timer_inst|Mux4~0_combout  & ((\timer_inst|counter [20]))))) # (!\CPU_inst|reg_file0|ivr_reg [1] & 
// (((\timer_inst|Mux4~0_combout ))))

	.dataa(\CPU_inst|reg_file0|ivr_reg [1]),
	.datab(\VGA_inst|VDG|VSYNC~q ),
	.datac(\timer_inst|Mux4~0_combout ),
	.datad(\timer_inst|counter [20]),
	.cin(gnd),
	.combout(\timer_inst|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux4~1 .lut_mask = 16'h7A70;
defparam \timer_inst|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N5
dffeas \timer_inst|to_cpu[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer_inst|to_cpu[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|to_cpu [4]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|to_cpu[4] .is_wysiwyg = "true";
defparam \timer_inst|to_cpu[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N12
cycloneive_lcell_comb \to_CPU_left[4]~13 (
// Equation(s):
// \to_CPU_left[4]~13_combout  = (\prev_serial_en~q  & ((\serial_inst|to_CPU [4]) # ((\prev_timer_en~q  & \timer_inst|to_cpu [4])))) # (!\prev_serial_en~q  & (((\prev_timer_en~q  & \timer_inst|to_cpu [4]))))

	.dataa(\prev_serial_en~q ),
	.datab(\serial_inst|to_CPU [4]),
	.datac(\prev_timer_en~q ),
	.datad(\timer_inst|to_cpu [4]),
	.cin(gnd),
	.combout(\to_CPU_left[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[4]~13 .lut_mask = 16'hF888;
defparam \to_CPU_left[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
cycloneive_lcell_comb \intcon_inst|control~0 (
// Equation(s):
// \intcon_inst|control~0_combout  = (!\rst~q  & \CPU_inst|shift_merge0|LBD_reg [4])

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [4]),
	.cin(gnd),
	.combout(\intcon_inst|control~0_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|control~0 .lut_mask = 16'h5500;
defparam \intcon_inst|control~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N15
dffeas \intcon_inst|control[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|control~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|control~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|control [4]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|control[4] .is_wysiwyg = "true";
defparam \intcon_inst|control[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
cycloneive_lcell_comb \intcon_inst|prev_in~0 (
// Equation(s):
// \intcon_inst|prev_in~0_combout  = (!\serial_inst|tx_queue|empty~q  & ((\intcon_inst|prev_in [4]) # (\intcon_inst|control [0])))

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|empty~q ),
	.datac(\intcon_inst|prev_in [4]),
	.datad(\intcon_inst|control [0]),
	.cin(gnd),
	.combout(\intcon_inst|prev_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|prev_in~0 .lut_mask = 16'h3330;
defparam \intcon_inst|prev_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N13
dffeas \intcon_inst|prev_in[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|prev_in~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|prev_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|prev_in[4] .is_wysiwyg = "true";
defparam \intcon_inst|prev_in[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N28
cycloneive_lcell_comb \intcon_inst|status~0 (
// Equation(s):
// \intcon_inst|status~0_combout  = (\intcon_inst|status [4]) # ((!\intcon_inst|prev_in [4] & (!\serial_inst|tx_queue|empty~q  & \intcon_inst|control [0])))

	.dataa(\intcon_inst|prev_in [4]),
	.datab(\serial_inst|tx_queue|empty~q ),
	.datac(\intcon_inst|status [4]),
	.datad(\intcon_inst|control [0]),
	.cin(gnd),
	.combout(\intcon_inst|status~0_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~0 .lut_mask = 16'hF1F0;
defparam \intcon_inst|status~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cycloneive_lcell_comb \intcon_inst|status~1 (
// Equation(s):
// \intcon_inst|status~1_combout  = (\intcon_en~combout  & ((\always1~0_combout  & ((\CPU_inst|shift_merge0|LBD_reg [4]))) # (!\always1~0_combout  & (\intcon_inst|status~0_combout )))) # (!\intcon_en~combout  & (((\intcon_inst|status~0_combout ))))

	.dataa(\intcon_en~combout ),
	.datab(\always1~0_combout ),
	.datac(\intcon_inst|status~0_combout ),
	.datad(\CPU_inst|shift_merge0|LBD_reg [4]),
	.cin(gnd),
	.combout(\intcon_inst|status~1_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~1 .lut_mask = 16'hF870;
defparam \intcon_inst|status~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N1
dffeas \intcon_inst|status[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|status~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|status [4]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|status[4] .is_wysiwyg = "true";
defparam \intcon_inst|status[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
cycloneive_lcell_comb \intcon_inst|to_cpu~5 (
// Equation(s):
// \intcon_inst|to_cpu~5_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & (\intcon_inst|control [4])) # (!\CPU_inst|reg_file0|ivr_reg [0] & ((\intcon_inst|status [4])))

	.dataa(gnd),
	.datab(\intcon_inst|control [4]),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\intcon_inst|status [4]),
	.cin(gnd),
	.combout(\intcon_inst|to_cpu~5_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|to_cpu~5 .lut_mask = 16'hCFC0;
defparam \intcon_inst|to_cpu~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N15
dffeas \intcon_inst|to_cpu[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|to_cpu~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|to_cpu[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|to_cpu [4]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|to_cpu[4] .is_wysiwyg = "true";
defparam \intcon_inst|to_cpu[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N14
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_data~5 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_data~5_combout  = (\keyboard_inst|ps2_host_inst|rx_shift_reg [6] & \keyboard_inst|ps2_host_inst|rx_shift_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard_inst|ps2_host_inst|rx_shift_reg [6]),
	.datad(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data~5 .lut_mask = 16'hF000;
defparam \keyboard_inst|ps2_host_inst|rx_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N15
dffeas \keyboard_inst|ps2_host_inst|rx_data[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_data~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data[4] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N11
dffeas \keyboard_inst|rx_queue|queue_mem~20 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~20 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N19
dffeas \keyboard_inst|rx_queue|queue_mem~28 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~28 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N19
dffeas \keyboard_inst|rx_queue|queue_mem~4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~4 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N13
dffeas \keyboard_inst|rx_queue|queue_mem~12 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~12 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~86 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~86_combout  = (\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|read_addr [1]) # ((\keyboard_inst|rx_queue|queue_mem~12_q )))) # (!\keyboard_inst|rx_queue|read_addr [0] & 
// (!\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|queue_mem~4_q )))

	.dataa(\keyboard_inst|rx_queue|read_addr [0]),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~4_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~12_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~86_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~86 .lut_mask = 16'hBA98;
defparam \keyboard_inst|rx_queue|queue_mem~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N18
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~87 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~87_combout  = (\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|queue_mem~86_combout  & ((\keyboard_inst|rx_queue|queue_mem~28_q ))) # (!\keyboard_inst|rx_queue|queue_mem~86_combout  & 
// (\keyboard_inst|rx_queue|queue_mem~20_q )))) # (!\keyboard_inst|rx_queue|read_addr [1] & (((\keyboard_inst|rx_queue|queue_mem~86_combout ))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~20_q ),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~28_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~86_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~87_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~87 .lut_mask = 16'hF388;
defparam \keyboard_inst|rx_queue|queue_mem~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N21
dffeas \keyboard_inst|rx_queue|queue_mem~36 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~36 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N9
dffeas \keyboard_inst|rx_queue|queue_mem~52 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~52 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~84 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~84_combout  = (\keyboard_inst|rx_queue|read_addr [0] & (\keyboard_inst|rx_queue|read_addr [1])) # (!\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|read_addr [1] & 
// ((\keyboard_inst|rx_queue|queue_mem~52_q ))) # (!\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|queue_mem~36_q ))))

	.dataa(\keyboard_inst|rx_queue|read_addr [0]),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~36_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~52_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~84_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~84 .lut_mask = 16'hDC98;
defparam \keyboard_inst|rx_queue|queue_mem~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N31
dffeas \keyboard_inst|rx_queue|queue_mem~60 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~60 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N17
dffeas \keyboard_inst|rx_queue|queue_mem~44 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~44 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N30
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~85 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~85_combout  = (\keyboard_inst|rx_queue|queue_mem~84_combout  & (((\keyboard_inst|rx_queue|queue_mem~60_q )) # (!\keyboard_inst|rx_queue|read_addr [0]))) # (!\keyboard_inst|rx_queue|queue_mem~84_combout  & 
// (\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|queue_mem~44_q ))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~84_combout ),
	.datab(\keyboard_inst|rx_queue|read_addr [0]),
	.datac(\keyboard_inst|rx_queue|queue_mem~60_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~44_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~85_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~85 .lut_mask = 16'hE6A2;
defparam \keyboard_inst|rx_queue|queue_mem~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~88 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~88_combout  = (\keyboard_inst|rx_queue|read_addr [2] & ((\keyboard_inst|rx_queue|queue_mem~85_combout ))) # (!\keyboard_inst|rx_queue|read_addr [2] & (\keyboard_inst|rx_queue|queue_mem~87_combout ))

	.dataa(\keyboard_inst|rx_queue|queue_mem~87_combout ),
	.datab(gnd),
	.datac(\keyboard_inst|rx_queue|read_addr [2]),
	.datad(\keyboard_inst|rx_queue|queue_mem~85_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~88_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~88 .lut_mask = 16'hFA0A;
defparam \keyboard_inst|rx_queue|queue_mem~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N15
dffeas \keyboard_inst|rx_queue|dout[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|queue_mem~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|dout[4] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
cycloneive_lcell_comb \keyboard_inst|to_CPU~4 (
// Equation(s):
// \keyboard_inst|to_CPU~4_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & (!\keyboard_inst|tx_queue|empty~q )) # (!\CPU_inst|reg_file0|ivr_reg [0] & ((\keyboard_inst|rx_queue|dout [4])))

	.dataa(gnd),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\keyboard_inst|tx_queue|empty~q ),
	.datad(\keyboard_inst|rx_queue|dout [4]),
	.cin(gnd),
	.combout(\keyboard_inst|to_CPU~4_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|to_CPU~4 .lut_mask = 16'h3F0C;
defparam \keyboard_inst|to_CPU~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N29
dffeas \keyboard_inst|to_CPU[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|to_CPU~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|to_CPU [4]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|to_CPU[4] .is_wysiwyg = "true";
defparam \keyboard_inst|to_CPU[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\VGA_WrEn~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\CPU_inst|shift_merge0|LBD_reg [6],\CPU_inst|shift_merge0|LBD_reg [4]}),
	.portaaddr({\CPU_inst|reg_file0|ivl_reg [3],\CPU_inst|reg_file0|ivl_reg [2],\CPU_inst|reg_file0|ivl_reg [1],\CPU_inst|reg_file0|ivl_reg [0],\CPU_inst|reg_file0|ivr_reg [7],\CPU_inst|reg_file0|ivr_reg [6],\CPU_inst|reg_file0|ivr_reg [5],\CPU_inst|reg_file0|ivr_reg [4],\CPU_inst|reg_file0|ivr_reg [3],
\CPU_inst|reg_file0|ivr_reg [2],\CPU_inst|reg_file0|ivr_reg [1],\CPU_inst|reg_file0|ivr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout }),
	.portbaddr({\VGA_inst|VDG|DA [11],\VGA_inst|VDG|DA [10],\VGA_inst|VDG|DA [9],\VGA_inst|VDG|DA [8],\VGA_inst|VDG|DA [7],\VGA_inst|VDG|DA [6],\VGA_inst|VDG|DA [5],\VGA_inst|VDG|DA [4],\VGA_inst|VDG|DA [3],\VGA_inst|VDG|DA [2],\VGA_inst|VDG|DA [1],\VGA_inst|VDG|DA [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ALTSYNCRAM";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 4095;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 4096;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cycloneive_lcell_comb \to_CPU_left[4]~12 (
// Equation(s):
// \to_CPU_left[4]~12_combout  = (\keyboard_inst|to_CPU [4] & ((\prev_keyboard_en~q ) # ((\prev_VGA_en~q  & \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [4])))) # (!\keyboard_inst|to_CPU [4] & (((\prev_VGA_en~q  & 
// \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\keyboard_inst|to_CPU [4]),
	.datab(\prev_keyboard_en~q ),
	.datac(\prev_VGA_en~q ),
	.datad(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\to_CPU_left[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[4]~12 .lut_mask = 16'hF888;
defparam \to_CPU_left[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N4
cycloneive_lcell_comb \to_CPU_left[4]~14 (
// Equation(s):
// \to_CPU_left[4]~14_combout  = (\to_CPU_left[4]~13_combout ) # ((\to_CPU_left[4]~12_combout ) # ((\prev_intcon_en~q  & \intcon_inst|to_cpu [4])))

	.dataa(\to_CPU_left[4]~13_combout ),
	.datab(\prev_intcon_en~q ),
	.datac(\intcon_inst|to_cpu [4]),
	.datad(\to_CPU_left[4]~12_combout ),
	.cin(gnd),
	.combout(\to_CPU_left[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[4]~14 .lut_mask = 16'hFFEA;
defparam \to_CPU_left[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N29
dffeas \CPU_inst|IV_in[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|IV_in[4]~5_combout ),
	.asdata(\to_CPU_left[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|IV_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|IV_in[4] .is_wysiwyg = "true";
defparam \CPU_inst|IV_in[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
cycloneive_lcell_comb \CPU_inst|right_rotate1|Mux0~7 (
// Equation(s):
// \CPU_inst|right_rotate1|Mux0~7_combout  = (\CPU_inst|rotate_S01 [0] & (\CPU_inst|IV_in [5])) # (!\CPU_inst|rotate_S01 [0] & ((\CPU_inst|IV_in [4])))

	.dataa(\CPU_inst|IV_in [5]),
	.datab(gnd),
	.datac(\CPU_inst|rotate_S01 [0]),
	.datad(\CPU_inst|IV_in [4]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|Mux0~7 .lut_mask = 16'hAFA0;
defparam \CPU_inst|right_rotate1|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cycloneive_lcell_comb \CPU_inst|right_rotate1|rotate_reg[2]~5 (
// Equation(s):
// \CPU_inst|right_rotate1|rotate_reg[2]~5_combout  = (\CPU_inst|rotate_S01 [1] & ((\CPU_inst|right_rotate1|Mux0~7_combout ))) # (!\CPU_inst|rotate_S01 [1] & (\CPU_inst|right_rotate1|Mux0~6_combout ))

	.dataa(\CPU_inst|rotate_S01 [1]),
	.datab(\CPU_inst|right_rotate1|Mux0~6_combout ),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate1|Mux0~7_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|rotate_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[2]~5 .lut_mask = 16'hEE44;
defparam \CPU_inst|right_rotate1|rotate_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N22
cycloneive_lcell_comb \d_cache_inst|Mux6~0 (
// Equation(s):
// \d_cache_inst|Mux6~0_combout  = (\d_cache_inst|byte_address [1] & (\d_cache_inst|byte_address [0])) # (!\d_cache_inst|byte_address [1] & ((\d_cache_inst|byte_address [0] & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [9]))) # 
// (!\d_cache_inst|byte_address [0] & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\d_cache_inst|byte_address [1]),
	.datab(\d_cache_inst|byte_address [0]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\d_cache_inst|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Mux6~0 .lut_mask = 16'hDC98;
defparam \d_cache_inst|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N26
cycloneive_lcell_comb \d_cache_inst|Mux6~1 (
// Equation(s):
// \d_cache_inst|Mux6~1_combout  = (\d_cache_inst|byte_address [1] & ((\d_cache_inst|Mux6~0_combout  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [25])) # (!\d_cache_inst|Mux6~0_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [17]))))) # (!\d_cache_inst|byte_address [1] & (((\d_cache_inst|Mux6~0_combout ))))

	.dataa(\d_cache_inst|byte_address [1]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [25]),
	.datac(\d_cache_inst|Mux6~0_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\d_cache_inst|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Mux6~1 .lut_mask = 16'hDAD0;
defparam \d_cache_inst|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N6
cycloneive_lcell_comb \d_cache_inst|Mux6~2 (
// Equation(s):
// \d_cache_inst|Mux6~2_combout  = (\d_cache_inst|byte_address [1] & ((\d_cache_inst|byte_address [0]) # ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [49])))) # (!\d_cache_inst|byte_address [1] & (!\d_cache_inst|byte_address [0] & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [33])))

	.dataa(\d_cache_inst|byte_address [1]),
	.datab(\d_cache_inst|byte_address [0]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [33]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [49]),
	.cin(gnd),
	.combout(\d_cache_inst|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Mux6~2 .lut_mask = 16'hBA98;
defparam \d_cache_inst|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N4
cycloneive_lcell_comb \d_cache_inst|Mux6~3 (
// Equation(s):
// \d_cache_inst|Mux6~3_combout  = (\d_cache_inst|byte_address [0] & ((\d_cache_inst|Mux6~2_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [57]))) # (!\d_cache_inst|Mux6~2_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [41])))) # (!\d_cache_inst|byte_address [0] & (((\d_cache_inst|Mux6~2_combout ))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [41]),
	.datab(\d_cache_inst|byte_address [0]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [57]),
	.datad(\d_cache_inst|Mux6~2_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Mux6~3 .lut_mask = 16'hF388;
defparam \d_cache_inst|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
cycloneive_lcell_comb \CPU_inst|IV_in[1]~2 (
// Equation(s):
// \CPU_inst|IV_in[1]~2_combout  = (\d_cache_inst|byte_address [2] & ((\d_cache_inst|Mux6~3_combout ))) # (!\d_cache_inst|byte_address [2] & (\d_cache_inst|Mux6~1_combout ))

	.dataa(\d_cache_inst|Mux6~1_combout ),
	.datab(\d_cache_inst|byte_address [2]),
	.datac(gnd),
	.datad(\d_cache_inst|Mux6~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in[1]~2 .lut_mask = 16'hEE22;
defparam \CPU_inst|IV_in[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \timer_inst|Mux7~0 (
// Equation(s):
// \timer_inst|Mux7~0_combout  = (\CPU_inst|reg_file0|ivr_reg [1] & (((\CPU_inst|reg_file0|ivr_reg [0])))) # (!\CPU_inst|reg_file0|ivr_reg [1] & ((\CPU_inst|reg_file0|ivr_reg [0] & (\timer_inst|counter [9])) # (!\CPU_inst|reg_file0|ivr_reg [0] & 
// ((\timer_inst|counter [1])))))

	.dataa(\timer_inst|counter [9]),
	.datab(\CPU_inst|reg_file0|ivr_reg [1]),
	.datac(\timer_inst|counter [1]),
	.datad(\CPU_inst|reg_file0|ivr_reg [0]),
	.cin(gnd),
	.combout(\timer_inst|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux7~0 .lut_mask = 16'hEE30;
defparam \timer_inst|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \timer_inst|Mux7~1 (
// Equation(s):
// \timer_inst|Mux7~1_combout  = (\timer_inst|Mux7~0_combout  & (((\timer_inst|WideOr1~combout )) # (!\CPU_inst|reg_file0|ivr_reg [1]))) # (!\timer_inst|Mux7~0_combout  & (\CPU_inst|reg_file0|ivr_reg [1] & ((\timer_inst|counter [17]))))

	.dataa(\timer_inst|Mux7~0_combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [1]),
	.datac(\timer_inst|WideOr1~combout ),
	.datad(\timer_inst|counter [17]),
	.cin(gnd),
	.combout(\timer_inst|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux7~1 .lut_mask = 16'hE6A2;
defparam \timer_inst|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N21
dffeas \timer_inst|to_cpu[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer_inst|to_cpu[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|to_cpu [1]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|to_cpu[1] .is_wysiwyg = "true";
defparam \timer_inst|to_cpu[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N24
cycloneive_lcell_comb \serial_inst|always0~0 (
// Equation(s):
// \serial_inst|always0~0_combout  = (\IO_ren~2_combout  & (\CPU_inst|reg_file0|ivr_reg [0] & \WideAnd1~combout ))

	.dataa(\IO_ren~2_combout ),
	.datab(gnd),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\WideAnd1~combout ),
	.cin(gnd),
	.combout(\serial_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|always0~0 .lut_mask = 16'hA000;
defparam \serial_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N26
cycloneive_lcell_comb \serial_inst|rx_overwrite~0 (
// Equation(s):
// \serial_inst|rx_overwrite~0_combout  = (\serial_inst|UART_inst|rx_ready~q  & ((\serial_inst|rx_queue|full~q ) # ((\serial_inst|rx_overwrite~q  & !\serial_inst|always0~0_combout )))) # (!\serial_inst|UART_inst|rx_ready~q  & (((\serial_inst|rx_overwrite~q  
// & !\serial_inst|always0~0_combout ))))

	.dataa(\serial_inst|UART_inst|rx_ready~q ),
	.datab(\serial_inst|rx_queue|full~q ),
	.datac(\serial_inst|rx_overwrite~q ),
	.datad(\serial_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_overwrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_overwrite~0 .lut_mask = 16'h88F8;
defparam \serial_inst|rx_overwrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N27
dffeas \serial_inst|rx_overwrite (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_overwrite~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_overwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_overwrite .is_wysiwyg = "true";
defparam \serial_inst|rx_overwrite .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N12
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data~4 (
// Equation(s):
// \serial_inst|UART_inst|rx_data~4_combout  = (!\rst~q  & !\serial_inst|UART_inst|rx_frame [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|rx_frame [2]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data~4 .lut_mask = 16'h000F;
defparam \serial_inst|UART_inst|rx_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N13
dffeas \serial_inst|UART_inst|rx_data[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_data~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[1] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N23
dffeas \serial_inst|rx_queue|queue_mem~41 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~41 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N5
dffeas \serial_inst|rx_queue|queue_mem~57 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~57 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N15
dffeas \serial_inst|rx_queue|queue_mem~49 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~49 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N17
dffeas \serial_inst|rx_queue|queue_mem~33 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~33 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N16
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~79 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~79_combout  = (\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|read_addr [1])))) # (!\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1] & (\serial_inst|rx_queue|queue_mem~49_q )) # 
// (!\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~33_q )))))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|queue_mem~49_q ),
	.datac(\serial_inst|rx_queue|queue_mem~33_q ),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~79_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~79 .lut_mask = 16'hEE50;
defparam \serial_inst|rx_queue|queue_mem~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N4
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~80 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~80_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~79_combout  & ((\serial_inst|rx_queue|queue_mem~57_q ))) # (!\serial_inst|rx_queue|queue_mem~79_combout  & 
// (\serial_inst|rx_queue|queue_mem~41_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|queue_mem~79_combout ))))

	.dataa(\serial_inst|rx_queue|queue_mem~41_q ),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~57_q ),
	.datad(\serial_inst|rx_queue|queue_mem~79_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~80_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~80 .lut_mask = 16'hF388;
defparam \serial_inst|rx_queue|queue_mem~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N2
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~17feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~17feeder_combout  = \serial_inst|UART_inst|rx_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|rx_data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~17feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~17feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|rx_queue|queue_mem~17feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N3
dffeas \serial_inst|rx_queue|queue_mem~17 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~17 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N27
dffeas \serial_inst|rx_queue|queue_mem~25 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~25 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N7
dffeas \serial_inst|rx_queue|queue_mem~1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~1 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~1 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N13
dffeas \serial_inst|rx_queue|queue_mem~9 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~9 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N6
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~81 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~81_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1]) # ((\serial_inst|rx_queue|queue_mem~9_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (!\serial_inst|rx_queue|read_addr [1] & 
// (\serial_inst|rx_queue|queue_mem~1_q )))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|read_addr [1]),
	.datac(\serial_inst|rx_queue|queue_mem~1_q ),
	.datad(\serial_inst|rx_queue|queue_mem~9_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~81_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~81 .lut_mask = 16'hBA98;
defparam \serial_inst|rx_queue|queue_mem~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N26
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~82 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~82_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~81_combout  & ((\serial_inst|rx_queue|queue_mem~25_q ))) # (!\serial_inst|rx_queue|queue_mem~81_combout  & 
// (\serial_inst|rx_queue|queue_mem~17_q )))) # (!\serial_inst|rx_queue|read_addr [1] & (((\serial_inst|rx_queue|queue_mem~81_combout ))))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|queue_mem~17_q ),
	.datac(\serial_inst|rx_queue|queue_mem~25_q ),
	.datad(\serial_inst|rx_queue|queue_mem~81_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~82_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~82 .lut_mask = 16'hF588;
defparam \serial_inst|rx_queue|queue_mem~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N18
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~83 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~83_combout  = (\serial_inst|rx_queue|read_addr [2] & (\serial_inst|rx_queue|queue_mem~80_combout )) # (!\serial_inst|rx_queue|read_addr [2] & ((\serial_inst|rx_queue|queue_mem~82_combout )))

	.dataa(\serial_inst|rx_queue|queue_mem~80_combout ),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|read_addr [2]),
	.datad(\serial_inst|rx_queue|queue_mem~82_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~83_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~83 .lut_mask = 16'hAFA0;
defparam \serial_inst|rx_queue|queue_mem~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N19
dffeas \serial_inst|rx_queue|dout[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|dout[1] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N28
cycloneive_lcell_comb \serial_inst|to_CPU~3 (
// Equation(s):
// \serial_inst|to_CPU~3_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & (\serial_inst|rx_overwrite~q )) # (!\CPU_inst|reg_file0|ivr_reg [0] & ((\serial_inst|rx_queue|dout [1])))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(gnd),
	.datac(\serial_inst|rx_overwrite~q ),
	.datad(\serial_inst|rx_queue|dout [1]),
	.cin(gnd),
	.combout(\serial_inst|to_CPU~3_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|to_CPU~3 .lut_mask = 16'hF5A0;
defparam \serial_inst|to_CPU~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N29
dffeas \serial_inst|to_CPU[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|to_CPU~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|to_CPU [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|to_CPU[1] .is_wysiwyg = "true";
defparam \serial_inst|to_CPU[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N28
cycloneive_lcell_comb \to_CPU_left[1]~10 (
// Equation(s):
// \to_CPU_left[1]~10_combout  = (\prev_serial_en~q  & ((\serial_inst|to_CPU [1]) # ((\prev_timer_en~q  & \timer_inst|to_cpu [1])))) # (!\prev_serial_en~q  & (\prev_timer_en~q  & (\timer_inst|to_cpu [1])))

	.dataa(\prev_serial_en~q ),
	.datab(\prev_timer_en~q ),
	.datac(\timer_inst|to_cpu [1]),
	.datad(\serial_inst|to_CPU [1]),
	.cin(gnd),
	.combout(\to_CPU_left[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[1]~10 .lut_mask = 16'hEAC0;
defparam \to_CPU_left[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\VGA_WrEn~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\CPU_inst|shift_merge0|LBD_reg [7],\CPU_inst|shift_merge0|LBD_reg [1]}),
	.portaaddr({\CPU_inst|reg_file0|ivl_reg [3],\CPU_inst|reg_file0|ivl_reg [2],\CPU_inst|reg_file0|ivl_reg [1],\CPU_inst|reg_file0|ivl_reg [0],\CPU_inst|reg_file0|ivr_reg [7],\CPU_inst|reg_file0|ivr_reg [6],\CPU_inst|reg_file0|ivr_reg [5],\CPU_inst|reg_file0|ivr_reg [4],\CPU_inst|reg_file0|ivr_reg [3],
\CPU_inst|reg_file0|ivr_reg [2],\CPU_inst|reg_file0|ivr_reg [1],\CPU_inst|reg_file0|ivr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout }),
	.portbaddr({\VGA_inst|VDG|DA [11],\VGA_inst|VDG|DA [10],\VGA_inst|VDG|DA [9],\VGA_inst|VDG|DA [8],\VGA_inst|VDG|DA [7],\VGA_inst|VDG|DA [6],\VGA_inst|VDG|DA [5],\VGA_inst|VDG|DA [4],\VGA_inst|VDG|DA [3],\VGA_inst|VDG|DA [2],\VGA_inst|VDG|DA [1],\VGA_inst|VDG|DA [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ALTSYNCRAM";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 4095;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 4096;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \keyboard_inst|always0~0 (
// Equation(s):
// \keyboard_inst|always0~0_combout  = (\keyboard_en~combout  & (\CPU_inst|reg_file0|ivr_reg [0] & \IO_ren~2_combout ))

	.dataa(\keyboard_en~combout ),
	.datab(gnd),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\IO_ren~2_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|always0~0 .lut_mask = 16'hA000;
defparam \keyboard_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N8
cycloneive_lcell_comb \keyboard_inst|rx_overwrite~0 (
// Equation(s):
// \keyboard_inst|rx_overwrite~0_combout  = (\keyboard_inst|rx_queue|full~q  & ((\keyboard_inst|ps2_host_inst|rx_ready~q ) # ((\keyboard_inst|rx_overwrite~q  & !\keyboard_inst|always0~0_combout )))) # (!\keyboard_inst|rx_queue|full~q  & 
// (((\keyboard_inst|rx_overwrite~q  & !\keyboard_inst|always0~0_combout ))))

	.dataa(\keyboard_inst|rx_queue|full~q ),
	.datab(\keyboard_inst|ps2_host_inst|rx_ready~q ),
	.datac(\keyboard_inst|rx_overwrite~q ),
	.datad(\keyboard_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_overwrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_overwrite~0 .lut_mask = 16'h88F8;
defparam \keyboard_inst|rx_overwrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N9
dffeas \keyboard_inst|rx_overwrite (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_overwrite~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_overwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_overwrite .is_wysiwyg = "true";
defparam \keyboard_inst|rx_overwrite .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N30
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_data~4 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_data~4_combout  = (\keyboard_inst|ps2_host_inst|rx_shift_reg [3] & \keyboard_inst|ps2_host_inst|rx_shift_reg [0])

	.dataa(\keyboard_inst|ps2_host_inst|rx_shift_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data~4 .lut_mask = 16'hAA00;
defparam \keyboard_inst|ps2_host_inst|rx_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N31
dffeas \keyboard_inst|ps2_host_inst|rx_data[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_data~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data[1] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N5
dffeas \keyboard_inst|rx_queue|queue_mem~1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~1 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~1 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N17
dffeas \keyboard_inst|rx_queue|queue_mem~9 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~9 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~81 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~81_combout  = (\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|read_addr [1]) # ((\keyboard_inst|rx_queue|queue_mem~9_q )))) # (!\keyboard_inst|rx_queue|read_addr [0] & 
// (!\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|queue_mem~1_q )))

	.dataa(\keyboard_inst|rx_queue|read_addr [0]),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~1_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~9_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~81_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~81 .lut_mask = 16'hBA98;
defparam \keyboard_inst|rx_queue|queue_mem~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N21
dffeas \keyboard_inst|rx_queue|queue_mem~25 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~25 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N17
dffeas \keyboard_inst|rx_queue|queue_mem~17 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~17 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N20
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~82 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~82_combout  = (\keyboard_inst|rx_queue|queue_mem~81_combout  & (((\keyboard_inst|rx_queue|queue_mem~25_q )) # (!\keyboard_inst|rx_queue|read_addr [1]))) # (!\keyboard_inst|rx_queue|queue_mem~81_combout  & 
// (\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|queue_mem~17_q ))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~81_combout ),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~25_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~17_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~82_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~82 .lut_mask = 16'hE6A2;
defparam \keyboard_inst|rx_queue|queue_mem~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N5
dffeas \keyboard_inst|rx_queue|queue_mem~33 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~33 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N29
dffeas \keyboard_inst|rx_queue|queue_mem~49 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~49 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~79 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~79_combout  = (\keyboard_inst|rx_queue|read_addr [0] & (\keyboard_inst|rx_queue|read_addr [1])) # (!\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|read_addr [1] & 
// ((\keyboard_inst|rx_queue|queue_mem~49_q ))) # (!\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|queue_mem~33_q ))))

	.dataa(\keyboard_inst|rx_queue|read_addr [0]),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~33_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~49_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~79_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~79 .lut_mask = 16'hDC98;
defparam \keyboard_inst|rx_queue|queue_mem~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N15
dffeas \keyboard_inst|rx_queue|queue_mem~57 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~57 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N25
dffeas \keyboard_inst|rx_queue|queue_mem~41 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~41 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N14
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~80 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~80_combout  = (\keyboard_inst|rx_queue|queue_mem~79_combout  & (((\keyboard_inst|rx_queue|queue_mem~57_q )) # (!\keyboard_inst|rx_queue|read_addr [0]))) # (!\keyboard_inst|rx_queue|queue_mem~79_combout  & 
// (\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|queue_mem~41_q ))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~79_combout ),
	.datab(\keyboard_inst|rx_queue|read_addr [0]),
	.datac(\keyboard_inst|rx_queue|queue_mem~57_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~41_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~80_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~80 .lut_mask = 16'hE6A2;
defparam \keyboard_inst|rx_queue|queue_mem~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N28
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~83 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~83_combout  = (\keyboard_inst|rx_queue|read_addr [2] & ((\keyboard_inst|rx_queue|queue_mem~80_combout ))) # (!\keyboard_inst|rx_queue|read_addr [2] & (\keyboard_inst|rx_queue|queue_mem~82_combout ))

	.dataa(gnd),
	.datab(\keyboard_inst|rx_queue|queue_mem~82_combout ),
	.datac(\keyboard_inst|rx_queue|read_addr [2]),
	.datad(\keyboard_inst|rx_queue|queue_mem~80_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~83_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~83 .lut_mask = 16'hFC0C;
defparam \keyboard_inst|rx_queue|queue_mem~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N29
dffeas \keyboard_inst|rx_queue|dout[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|queue_mem~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|dout[1] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N14
cycloneive_lcell_comb \keyboard_inst|to_CPU~3 (
// Equation(s):
// \keyboard_inst|to_CPU~3_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & (\keyboard_inst|rx_overwrite~q )) # (!\CPU_inst|reg_file0|ivr_reg [0] & ((\keyboard_inst|rx_queue|dout [1])))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(gnd),
	.datac(\keyboard_inst|rx_overwrite~q ),
	.datad(\keyboard_inst|rx_queue|dout [1]),
	.cin(gnd),
	.combout(\keyboard_inst|to_CPU~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|to_CPU~3 .lut_mask = 16'hF5A0;
defparam \keyboard_inst|to_CPU~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N15
dffeas \keyboard_inst|to_CPU[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|to_CPU~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|to_CPU [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|to_CPU[1] .is_wysiwyg = "true";
defparam \keyboard_inst|to_CPU[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cycloneive_lcell_comb \to_CPU_left[1]~9 (
// Equation(s):
// \to_CPU_left[1]~9_combout  = (\prev_keyboard_en~q  & ((\keyboard_inst|to_CPU [1]) # ((\prev_VGA_en~q  & \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [1])))) # (!\prev_keyboard_en~q  & (\prev_VGA_en~q  & 
// (\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\prev_keyboard_en~q ),
	.datab(\prev_VGA_en~q ),
	.datac(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [1]),
	.datad(\keyboard_inst|to_CPU [1]),
	.cin(gnd),
	.combout(\to_CPU_left[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[1]~9 .lut_mask = 16'hEAC0;
defparam \to_CPU_left[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
cycloneive_lcell_comb \intcon_inst|prev_in~4 (
// Equation(s):
// \intcon_inst|prev_in~4_combout  = (!\VGA_inst|VDG|HSYNC~q  & ((\intcon_inst|control [0]) # (\intcon_inst|prev_in [1])))

	.dataa(\VGA_inst|VDG|HSYNC~q ),
	.datab(\intcon_inst|control [0]),
	.datac(\intcon_inst|prev_in [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\intcon_inst|prev_in~4_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|prev_in~4 .lut_mask = 16'h5454;
defparam \intcon_inst|prev_in~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N9
dffeas \intcon_inst|prev_in[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|prev_in~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|prev_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|prev_in[1] .is_wysiwyg = "true";
defparam \intcon_inst|prev_in[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
cycloneive_lcell_comb \intcon_inst|status~9 (
// Equation(s):
// \intcon_inst|status~9_combout  = (\intcon_inst|status [1]) # ((!\VGA_inst|VDG|HSYNC~q  & (!\intcon_inst|prev_in [1] & \intcon_inst|control [0])))

	.dataa(\VGA_inst|VDG|HSYNC~q ),
	.datab(\intcon_inst|prev_in [1]),
	.datac(\intcon_inst|control [0]),
	.datad(\intcon_inst|status [1]),
	.cin(gnd),
	.combout(\intcon_inst|status~9_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~9 .lut_mask = 16'hFF10;
defparam \intcon_inst|status~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cycloneive_lcell_comb \intcon_inst|status~10 (
// Equation(s):
// \intcon_inst|status~10_combout  = (\always1~0_combout  & ((\intcon_en~combout  & (\CPU_inst|shift_merge0|LBD_reg [1])) # (!\intcon_en~combout  & ((\intcon_inst|status~9_combout ))))) # (!\always1~0_combout  & (((\intcon_inst|status~9_combout ))))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [1]),
	.datab(\always1~0_combout ),
	.datac(\intcon_inst|status~9_combout ),
	.datad(\intcon_en~combout ),
	.cin(gnd),
	.combout(\intcon_inst|status~10_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~10 .lut_mask = 16'hB8F0;
defparam \intcon_inst|status~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N11
dffeas \intcon_inst|status[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|status~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|status [1]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|status[1] .is_wysiwyg = "true";
defparam \intcon_inst|status[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cycloneive_lcell_comb \intcon_inst|control~5 (
// Equation(s):
// \intcon_inst|control~5_combout  = (!\rst~q  & \CPU_inst|shift_merge0|LBD_reg [1])

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [1]),
	.cin(gnd),
	.combout(\intcon_inst|control~5_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|control~5 .lut_mask = 16'h5500;
defparam \intcon_inst|control~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N9
dffeas \intcon_inst|control[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|control~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|control~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|control [1]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|control[1] .is_wysiwyg = "true";
defparam \intcon_inst|control[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N14
cycloneive_lcell_comb \intcon_inst|to_cpu~4 (
// Equation(s):
// \intcon_inst|to_cpu~4_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\intcon_inst|control [1]))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\intcon_inst|status [1]))

	.dataa(gnd),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\intcon_inst|status [1]),
	.datad(\intcon_inst|control [1]),
	.cin(gnd),
	.combout(\intcon_inst|to_cpu~4_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|to_cpu~4 .lut_mask = 16'hFC30;
defparam \intcon_inst|to_cpu~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N15
dffeas \intcon_inst|to_cpu[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|to_cpu~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|to_cpu[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|to_cpu [1]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|to_cpu[1] .is_wysiwyg = "true";
defparam \intcon_inst|to_cpu[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
cycloneive_lcell_comb \to_CPU_left[1]~11 (
// Equation(s):
// \to_CPU_left[1]~11_combout  = (\to_CPU_left[1]~10_combout ) # ((\to_CPU_left[1]~9_combout ) # ((\prev_intcon_en~q  & \intcon_inst|to_cpu [1])))

	.dataa(\prev_intcon_en~q ),
	.datab(\to_CPU_left[1]~10_combout ),
	.datac(\to_CPU_left[1]~9_combout ),
	.datad(\intcon_inst|to_cpu [1]),
	.cin(gnd),
	.combout(\to_CPU_left[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[1]~11 .lut_mask = 16'hFEFC;
defparam \to_CPU_left[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N11
dffeas \CPU_inst|IV_in[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|IV_in[1]~2_combout ),
	.asdata(\to_CPU_left[1]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|IV_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|IV_in[1] .is_wysiwyg = "true";
defparam \CPU_inst|IV_in[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N8
cycloneive_lcell_comb \d_cache_inst|Mux7~0 (
// Equation(s):
// \d_cache_inst|Mux7~0_combout  = (\d_cache_inst|byte_address [1] & (\d_cache_inst|byte_address [0])) # (!\d_cache_inst|byte_address [1] & ((\d_cache_inst|byte_address [0] & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [8])) # 
// (!\d_cache_inst|byte_address [0] & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [0])))))

	.dataa(\d_cache_inst|byte_address [1]),
	.datab(\d_cache_inst|byte_address [0]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [8]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\d_cache_inst|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Mux7~0 .lut_mask = 16'hD9C8;
defparam \d_cache_inst|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N4
cycloneive_lcell_comb \d_cache_inst|Mux7~1 (
// Equation(s):
// \d_cache_inst|Mux7~1_combout  = (\d_cache_inst|byte_address [1] & ((\d_cache_inst|Mux7~0_combout  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [24])) # (!\d_cache_inst|Mux7~0_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [16]))))) # (!\d_cache_inst|byte_address [1] & (\d_cache_inst|Mux7~0_combout ))

	.dataa(\d_cache_inst|byte_address [1]),
	.datab(\d_cache_inst|Mux7~0_combout ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [24]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\d_cache_inst|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Mux7~1 .lut_mask = 16'hE6C4;
defparam \d_cache_inst|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N12
cycloneive_lcell_comb \d_cache_inst|Mux7~2 (
// Equation(s):
// \d_cache_inst|Mux7~2_combout  = (\d_cache_inst|byte_address [1] & ((\d_cache_inst|byte_address [0]) # ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [48])))) # (!\d_cache_inst|byte_address [1] & (!\d_cache_inst|byte_address [0] & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [32])))

	.dataa(\d_cache_inst|byte_address [1]),
	.datab(\d_cache_inst|byte_address [0]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [32]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [48]),
	.cin(gnd),
	.combout(\d_cache_inst|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Mux7~2 .lut_mask = 16'hBA98;
defparam \d_cache_inst|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N0
cycloneive_lcell_comb \d_cache_inst|Mux7~3 (
// Equation(s):
// \d_cache_inst|Mux7~3_combout  = (\d_cache_inst|byte_address [0] & ((\d_cache_inst|Mux7~2_combout  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [56])) # (!\d_cache_inst|Mux7~2_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [40]))))) # (!\d_cache_inst|byte_address [0] & (((\d_cache_inst|Mux7~2_combout ))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [56]),
	.datab(\d_cache_inst|byte_address [0]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [40]),
	.datad(\d_cache_inst|Mux7~2_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Mux7~3 .lut_mask = 16'hBBC0;
defparam \d_cache_inst|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N22
cycloneive_lcell_comb \CPU_inst|IV_in[0]~1 (
// Equation(s):
// \CPU_inst|IV_in[0]~1_combout  = (\d_cache_inst|byte_address [2] & ((\d_cache_inst|Mux7~3_combout ))) # (!\d_cache_inst|byte_address [2] & (\d_cache_inst|Mux7~1_combout ))

	.dataa(\d_cache_inst|Mux7~1_combout ),
	.datab(\d_cache_inst|byte_address [2]),
	.datac(gnd),
	.datad(\d_cache_inst|Mux7~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in[0]~1 .lut_mask = 16'hEE22;
defparam \CPU_inst|IV_in[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \button[2]~input (
	.i(button[2]),
	.ibar(gnd),
	.o(\button[2]~input_o ));
// synopsys translate_off
defparam \button[2]~input .bus_hold = "false";
defparam \button[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cycloneive_lcell_comb \button_s[2]~3 (
// Equation(s):
// \button_s[2]~3_combout  = !\button[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\button[2]~input_o ),
	.cin(gnd),
	.combout(\button_s[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \button_s[2]~3 .lut_mask = 16'h00FF;
defparam \button_s[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N27
dffeas \button_s[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\button_s[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(button_s[2]),
	.prn(vcc));
// synopsys translate_off
defparam \button_s[2] .is_wysiwyg = "true";
defparam \button_s[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N12
cycloneive_lcell_comb \intcon_inst|prev_in~7 (
// Equation(s):
// \intcon_inst|prev_in~7_combout  = (button_s[2] & ((\intcon_inst|control [0]) # (\intcon_inst|prev_in [0])))

	.dataa(button_s[2]),
	.datab(\intcon_inst|control [0]),
	.datac(\intcon_inst|prev_in [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\intcon_inst|prev_in~7_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|prev_in~7 .lut_mask = 16'hA8A8;
defparam \intcon_inst|prev_in~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N13
dffeas \intcon_inst|prev_in[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|prev_in~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|prev_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|prev_in[0] .is_wysiwyg = "true";
defparam \intcon_inst|prev_in[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cycloneive_lcell_comb \intcon_inst|status~15 (
// Equation(s):
// \intcon_inst|status~15_combout  = (\intcon_inst|status [0]) # ((button_s[2] & (\intcon_inst|control [0] & !\intcon_inst|prev_in [0])))

	.dataa(button_s[2]),
	.datab(\intcon_inst|status [0]),
	.datac(\intcon_inst|control [0]),
	.datad(\intcon_inst|prev_in [0]),
	.cin(gnd),
	.combout(\intcon_inst|status~15_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~15 .lut_mask = 16'hCCEC;
defparam \intcon_inst|status~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cycloneive_lcell_comb \intcon_inst|status~16 (
// Equation(s):
// \intcon_inst|status~16_combout  = (\intcon_en~combout  & ((\always1~0_combout  & ((\CPU_inst|shift_merge0|LBD_reg [0]))) # (!\always1~0_combout  & (\intcon_inst|status~15_combout )))) # (!\intcon_en~combout  & (((\intcon_inst|status~15_combout ))))

	.dataa(\intcon_en~combout ),
	.datab(\always1~0_combout ),
	.datac(\intcon_inst|status~15_combout ),
	.datad(\CPU_inst|shift_merge0|LBD_reg [0]),
	.cin(gnd),
	.combout(\intcon_inst|status~16_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~16 .lut_mask = 16'hF870;
defparam \intcon_inst|status~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N5
dffeas \intcon_inst|status[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|status~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|status [0]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|status[0] .is_wysiwyg = "true";
defparam \intcon_inst|status[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N20
cycloneive_lcell_comb \intcon_inst|to_cpu~0 (
// Equation(s):
// \intcon_inst|to_cpu~0_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\intcon_inst|control [0]))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\intcon_inst|status [0]))

	.dataa(\intcon_inst|status [0]),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(gnd),
	.datad(\intcon_inst|control [0]),
	.cin(gnd),
	.combout(\intcon_inst|to_cpu~0_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|to_cpu~0 .lut_mask = 16'hEE22;
defparam \intcon_inst|to_cpu~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N21
dffeas \intcon_inst|to_cpu[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|to_cpu~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|to_cpu[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|to_cpu [0]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|to_cpu[0] .is_wysiwyg = "true";
defparam \intcon_inst|to_cpu[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneive_lcell_comb \timer_inst|Mux8~0 (
// Equation(s):
// \timer_inst|Mux8~0_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & (((\timer_inst|counter [8]) # (\CPU_inst|reg_file0|ivr_reg [1])))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\timer_inst|counter [0] & ((!\CPU_inst|reg_file0|ivr_reg [1]))))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(\timer_inst|counter [0]),
	.datac(\timer_inst|counter [8]),
	.datad(\CPU_inst|reg_file0|ivr_reg [1]),
	.cin(gnd),
	.combout(\timer_inst|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux8~0 .lut_mask = 16'hAAE4;
defparam \timer_inst|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb \timer_inst|Mux8~1 (
// Equation(s):
// \timer_inst|Mux8~1_combout  = (\timer_inst|Mux8~0_combout  & (((\timer_inst|WideOr2~combout )) # (!\CPU_inst|reg_file0|ivr_reg [1]))) # (!\timer_inst|Mux8~0_combout  & (\CPU_inst|reg_file0|ivr_reg [1] & ((\timer_inst|counter [16]))))

	.dataa(\timer_inst|Mux8~0_combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [1]),
	.datac(\timer_inst|WideOr2~combout ),
	.datad(\timer_inst|counter [16]),
	.cin(gnd),
	.combout(\timer_inst|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux8~1 .lut_mask = 16'hE6A2;
defparam \timer_inst|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N3
dffeas \timer_inst|to_cpu[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|Mux8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer_inst|to_cpu[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|to_cpu [0]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|to_cpu[0] .is_wysiwyg = "true";
defparam \timer_inst|to_cpu[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N14
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data~0 (
// Equation(s):
// \serial_inst|UART_inst|rx_data~0_combout  = (!\rst~q  & !\serial_inst|UART_inst|rx_frame [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|rx_frame [1]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data~0 .lut_mask = 16'h000F;
defparam \serial_inst|UART_inst|rx_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N15
dffeas \serial_inst|UART_inst|rx_data[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_data~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[0] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N20
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~16feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~16feeder_combout  = \serial_inst|UART_inst|rx_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|rx_data [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~16feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~16feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|rx_queue|queue_mem~16feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N21
dffeas \serial_inst|rx_queue|queue_mem~16 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~16feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~16 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N15
dffeas \serial_inst|rx_queue|queue_mem~24 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~24 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N19
dffeas \serial_inst|rx_queue|queue_mem~0 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~0 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N17
dffeas \serial_inst|rx_queue|queue_mem~8 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~8 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N18
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~66 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~66_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1]) # ((\serial_inst|rx_queue|queue_mem~8_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (!\serial_inst|rx_queue|read_addr [1] & 
// (\serial_inst|rx_queue|queue_mem~0_q )))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|read_addr [1]),
	.datac(\serial_inst|rx_queue|queue_mem~0_q ),
	.datad(\serial_inst|rx_queue|queue_mem~8_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~66_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~66 .lut_mask = 16'hBA98;
defparam \serial_inst|rx_queue|queue_mem~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N14
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~67 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~67_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~66_combout  & ((\serial_inst|rx_queue|queue_mem~24_q ))) # (!\serial_inst|rx_queue|queue_mem~66_combout  & 
// (\serial_inst|rx_queue|queue_mem~16_q )))) # (!\serial_inst|rx_queue|read_addr [1] & (((\serial_inst|rx_queue|queue_mem~66_combout ))))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|queue_mem~16_q ),
	.datac(\serial_inst|rx_queue|queue_mem~24_q ),
	.datad(\serial_inst|rx_queue|queue_mem~66_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~67_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~67 .lut_mask = 16'hF588;
defparam \serial_inst|rx_queue|queue_mem~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N13
dffeas \serial_inst|rx_queue|queue_mem~48 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~48 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N5
dffeas \serial_inst|rx_queue|queue_mem~32 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~32 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N4
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~64 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~64_combout  = (\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|read_addr [1])))) # (!\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1] & (\serial_inst|rx_queue|queue_mem~48_q )) # 
// (!\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~32_q )))))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|queue_mem~48_q ),
	.datac(\serial_inst|rx_queue|queue_mem~32_q ),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~64_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~64 .lut_mask = 16'hEE50;
defparam \serial_inst|rx_queue|queue_mem~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N15
dffeas \serial_inst|rx_queue|queue_mem~56 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~56 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N21
dffeas \serial_inst|rx_queue|queue_mem~40 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~40 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N14
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~65 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~65_combout  = (\serial_inst|rx_queue|queue_mem~64_combout  & (((\serial_inst|rx_queue|queue_mem~56_q )) # (!\serial_inst|rx_queue|read_addr [0]))) # (!\serial_inst|rx_queue|queue_mem~64_combout  & 
// (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~40_q ))))

	.dataa(\serial_inst|rx_queue|queue_mem~64_combout ),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~56_q ),
	.datad(\serial_inst|rx_queue|queue_mem~40_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~65_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~65 .lut_mask = 16'hE6A2;
defparam \serial_inst|rx_queue|queue_mem~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N18
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~68 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~68_combout  = (\serial_inst|rx_queue|read_addr [2] & ((\serial_inst|rx_queue|queue_mem~65_combout ))) # (!\serial_inst|rx_queue|read_addr [2] & (\serial_inst|rx_queue|queue_mem~67_combout ))

	.dataa(\serial_inst|rx_queue|queue_mem~67_combout ),
	.datab(\serial_inst|rx_queue|queue_mem~65_combout ),
	.datac(\serial_inst|rx_queue|read_addr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~68_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~68 .lut_mask = 16'hCACA;
defparam \serial_inst|rx_queue|queue_mem~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N19
dffeas \serial_inst|rx_queue|dout[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|dout[0] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N20
cycloneive_lcell_comb \serial_inst|tx_queue|full~0 (
// Equation(s):
// \serial_inst|tx_queue|full~0_combout  = (\serial_inst|tx_queue|empty~1_combout  & ((\serial_inst|tx_queue|full~q ) # ((!\serial_inst|UART_inst|prev_tx_req~q  & \serial_inst|tx_queue|prev_push~q ))))

	.dataa(\serial_inst|UART_inst|prev_tx_req~q ),
	.datab(\serial_inst|tx_queue|empty~1_combout ),
	.datac(\serial_inst|tx_queue|full~q ),
	.datad(\serial_inst|tx_queue|prev_push~q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|full~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|full~0 .lut_mask = 16'hC4C0;
defparam \serial_inst|tx_queue|full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N21
dffeas \serial_inst|tx_queue|full (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|full~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|full .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N4
cycloneive_lcell_comb \serial_inst|tx_overwrite~0 (
// Equation(s):
// \serial_inst|tx_overwrite~0_combout  = (!\serial_inst|always0~0_combout  & ((\serial_inst|tx_overwrite~q ) # ((\serial_inst|data_write~combout  & \serial_inst|tx_queue|full~q ))))

	.dataa(\serial_inst|data_write~combout ),
	.datab(\serial_inst|tx_queue|full~q ),
	.datac(\serial_inst|tx_overwrite~q ),
	.datad(\serial_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_overwrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_overwrite~0 .lut_mask = 16'h00F8;
defparam \serial_inst|tx_overwrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N5
dffeas \serial_inst|tx_overwrite (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_overwrite~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_overwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_overwrite .is_wysiwyg = "true";
defparam \serial_inst|tx_overwrite .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N2
cycloneive_lcell_comb \serial_inst|to_CPU~0 (
// Equation(s):
// \serial_inst|to_CPU~0_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\serial_inst|tx_overwrite~q ))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\serial_inst|rx_queue|dout [0]))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|dout [0]),
	.datad(\serial_inst|tx_overwrite~q ),
	.cin(gnd),
	.combout(\serial_inst|to_CPU~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|to_CPU~0 .lut_mask = 16'hFA50;
defparam \serial_inst|to_CPU~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N3
dffeas \serial_inst|to_CPU[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|to_CPU~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|to_CPU [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|to_CPU[0] .is_wysiwyg = "true";
defparam \serial_inst|to_CPU[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N16
cycloneive_lcell_comb \to_CPU_left[0]~1 (
// Equation(s):
// \to_CPU_left[0]~1_combout  = (\prev_serial_en~q  & ((\serial_inst|to_CPU [0]) # ((\timer_inst|to_cpu [0] & \prev_timer_en~q )))) # (!\prev_serial_en~q  & (\timer_inst|to_cpu [0] & (\prev_timer_en~q )))

	.dataa(\prev_serial_en~q ),
	.datab(\timer_inst|to_cpu [0]),
	.datac(\prev_timer_en~q ),
	.datad(\serial_inst|to_CPU [0]),
	.cin(gnd),
	.combout(\to_CPU_left[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[0]~1 .lut_mask = 16'hEAC0;
defparam \to_CPU_left[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \keyboard_inst|tx_queue|full~0 (
// Equation(s):
// \keyboard_inst|tx_queue|full~0_combout  = (\keyboard_inst|tx_queue|empty~1_combout  & ((\keyboard_inst|tx_queue|full~q ) # ((\keyboard_inst|tx_queue|prev_push~q  & !\keyboard_inst|ps2_host_inst|prev_tx_req~q ))))

	.dataa(\keyboard_inst|tx_queue|prev_push~q ),
	.datab(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datac(\keyboard_inst|tx_queue|full~q ),
	.datad(\keyboard_inst|tx_queue|empty~1_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|full~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|full~0 .lut_mask = 16'hF200;
defparam \keyboard_inst|tx_queue|full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N29
dffeas \keyboard_inst|tx_queue|full (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|full~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|full .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneive_lcell_comb \keyboard_inst|tx_overwrite~0 (
// Equation(s):
// \keyboard_inst|tx_overwrite~0_combout  = (!\keyboard_inst|always0~0_combout  & ((\keyboard_inst|tx_overwrite~q ) # ((\keyboard_inst|data_write~combout  & \keyboard_inst|tx_queue|full~q ))))

	.dataa(\keyboard_inst|always0~0_combout ),
	.datab(\keyboard_inst|data_write~combout ),
	.datac(\keyboard_inst|tx_overwrite~q ),
	.datad(\keyboard_inst|tx_queue|full~q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_overwrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_overwrite~0 .lut_mask = 16'h5450;
defparam \keyboard_inst|tx_overwrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N23
dffeas \keyboard_inst|tx_overwrite (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_overwrite~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_overwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_overwrite .is_wysiwyg = "true";
defparam \keyboard_inst|tx_overwrite .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N24
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_data~0 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_data~0_combout  = (\keyboard_inst|ps2_host_inst|rx_shift_reg [2] & \keyboard_inst|ps2_host_inst|rx_shift_reg [0])

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|rx_shift_reg [2]),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data~0 .lut_mask = 16'hCC00;
defparam \keyboard_inst|ps2_host_inst|rx_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N25
dffeas \keyboard_inst|ps2_host_inst|rx_data[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_data~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data[0] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N15
dffeas \keyboard_inst|rx_queue|queue_mem~0 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~0 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N25
dffeas \keyboard_inst|rx_queue|queue_mem~8 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~8 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~66 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~66_combout  = (\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|read_addr [1]) # ((\keyboard_inst|rx_queue|queue_mem~8_q )))) # (!\keyboard_inst|rx_queue|read_addr [0] & 
// (!\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|queue_mem~0_q )))

	.dataa(\keyboard_inst|rx_queue|read_addr [0]),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~0_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~8_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~66_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~66 .lut_mask = 16'hBA98;
defparam \keyboard_inst|rx_queue|queue_mem~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N29
dffeas \keyboard_inst|rx_queue|queue_mem~24 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~24 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N3
dffeas \keyboard_inst|rx_queue|queue_mem~16 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~16 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N28
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~67 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~67_combout  = (\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|queue_mem~66_combout  & (\keyboard_inst|rx_queue|queue_mem~24_q )) # (!\keyboard_inst|rx_queue|queue_mem~66_combout  & 
// ((\keyboard_inst|rx_queue|queue_mem~16_q ))))) # (!\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|queue_mem~66_combout ))

	.dataa(\keyboard_inst|rx_queue|read_addr [1]),
	.datab(\keyboard_inst|rx_queue|queue_mem~66_combout ),
	.datac(\keyboard_inst|rx_queue|queue_mem~24_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~16_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~67_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~67 .lut_mask = 16'hE6C4;
defparam \keyboard_inst|rx_queue|queue_mem~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N13
dffeas \keyboard_inst|rx_queue|queue_mem~40 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~40 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N9
dffeas \keyboard_inst|rx_queue|queue_mem~56 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~56 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N23
dffeas \keyboard_inst|rx_queue|queue_mem~32 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~32 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N15
dffeas \keyboard_inst|rx_queue|queue_mem~48 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~48 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~64 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~64_combout  = (\keyboard_inst|rx_queue|read_addr [0] & (\keyboard_inst|rx_queue|read_addr [1])) # (!\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|read_addr [1] & 
// ((\keyboard_inst|rx_queue|queue_mem~48_q ))) # (!\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|queue_mem~32_q ))))

	.dataa(\keyboard_inst|rx_queue|read_addr [0]),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~32_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~48_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~64_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~64 .lut_mask = 16'hDC98;
defparam \keyboard_inst|rx_queue|queue_mem~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N8
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~65 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~65_combout  = (\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|queue_mem~64_combout  & ((\keyboard_inst|rx_queue|queue_mem~56_q ))) # (!\keyboard_inst|rx_queue|queue_mem~64_combout  & 
// (\keyboard_inst|rx_queue|queue_mem~40_q )))) # (!\keyboard_inst|rx_queue|read_addr [0] & (((\keyboard_inst|rx_queue|queue_mem~64_combout ))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~40_q ),
	.datab(\keyboard_inst|rx_queue|read_addr [0]),
	.datac(\keyboard_inst|rx_queue|queue_mem~56_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~64_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~65_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~65 .lut_mask = 16'hF388;
defparam \keyboard_inst|rx_queue|queue_mem~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N10
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~68 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~68_combout  = (\keyboard_inst|rx_queue|read_addr [2] & ((\keyboard_inst|rx_queue|queue_mem~65_combout ))) # (!\keyboard_inst|rx_queue|read_addr [2] & (\keyboard_inst|rx_queue|queue_mem~67_combout ))

	.dataa(gnd),
	.datab(\keyboard_inst|rx_queue|read_addr [2]),
	.datac(\keyboard_inst|rx_queue|queue_mem~67_combout ),
	.datad(\keyboard_inst|rx_queue|queue_mem~65_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~68_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~68 .lut_mask = 16'hFC30;
defparam \keyboard_inst|rx_queue|queue_mem~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N11
dffeas \keyboard_inst|rx_queue|dout[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|queue_mem~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|dout[0] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneive_lcell_comb \keyboard_inst|to_CPU~0 (
// Equation(s):
// \keyboard_inst|to_CPU~0_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & (\keyboard_inst|tx_overwrite~q )) # (!\CPU_inst|reg_file0|ivr_reg [0] & ((\keyboard_inst|rx_queue|dout [0])))

	.dataa(gnd),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\keyboard_inst|tx_overwrite~q ),
	.datad(\keyboard_inst|rx_queue|dout [0]),
	.cin(gnd),
	.combout(\keyboard_inst|to_CPU~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|to_CPU~0 .lut_mask = 16'hF3C0;
defparam \keyboard_inst|to_CPU~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N21
dffeas \keyboard_inst|to_CPU[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|to_CPU~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|to_CPU [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|to_CPU[0] .is_wysiwyg = "true";
defparam \keyboard_inst|to_CPU[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneive_lcell_comb \to_CPU_left[0]~0 (
// Equation(s):
// \to_CPU_left[0]~0_combout  = (\keyboard_inst|to_CPU [0] & ((\prev_keyboard_en~q ) # ((\prev_VGA_en~q  & \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [0])))) # (!\keyboard_inst|to_CPU [0] & (\prev_VGA_en~q  & 
// ((\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\keyboard_inst|to_CPU [0]),
	.datab(\prev_VGA_en~q ),
	.datac(\prev_keyboard_en~q ),
	.datad(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\to_CPU_left[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[0]~0 .lut_mask = 16'hECA0;
defparam \to_CPU_left[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
cycloneive_lcell_comb \to_CPU_left[0]~2 (
// Equation(s):
// \to_CPU_left[0]~2_combout  = (\to_CPU_left[0]~1_combout ) # ((\to_CPU_left[0]~0_combout ) # ((\prev_intcon_en~q  & \intcon_inst|to_cpu [0])))

	.dataa(\prev_intcon_en~q ),
	.datab(\intcon_inst|to_cpu [0]),
	.datac(\to_CPU_left[0]~1_combout ),
	.datad(\to_CPU_left[0]~0_combout ),
	.cin(gnd),
	.combout(\to_CPU_left[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[0]~2 .lut_mask = 16'hFFF8;
defparam \to_CPU_left[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N23
dffeas \CPU_inst|IV_in[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|IV_in[0]~1_combout ),
	.asdata(\to_CPU_left[0]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|IV_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|IV_in[0] .is_wysiwyg = "true";
defparam \CPU_inst|IV_in[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
cycloneive_lcell_comb \CPU_inst|right_rotate1|Mux0~5 (
// Equation(s):
// \CPU_inst|right_rotate1|Mux0~5_combout  = (\CPU_inst|rotate_S01 [0] & (\CPU_inst|IV_in [1])) # (!\CPU_inst|rotate_S01 [0] & ((\CPU_inst|IV_in [0])))

	.dataa(gnd),
	.datab(\CPU_inst|IV_in [1]),
	.datac(\CPU_inst|rotate_S01 [0]),
	.datad(\CPU_inst|IV_in [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|Mux0~5 .lut_mask = 16'hCFC0;
defparam \CPU_inst|right_rotate1|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N4
cycloneive_lcell_comb \d_cache_inst|Mux1~2 (
// Equation(s):
// \d_cache_inst|Mux1~2_combout  = (\d_cache_inst|byte_address [1] & ((\d_cache_inst|byte_address [0]) # ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [54])))) # (!\d_cache_inst|byte_address [1] & (!\d_cache_inst|byte_address [0] & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [38]))))

	.dataa(\d_cache_inst|byte_address [1]),
	.datab(\d_cache_inst|byte_address [0]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [54]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [38]),
	.cin(gnd),
	.combout(\d_cache_inst|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Mux1~2 .lut_mask = 16'hB9A8;
defparam \d_cache_inst|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N22
cycloneive_lcell_comb \d_cache_inst|Mux1~3 (
// Equation(s):
// \d_cache_inst|Mux1~3_combout  = (\d_cache_inst|byte_address [0] & ((\d_cache_inst|Mux1~2_combout  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [62])) # (!\d_cache_inst|Mux1~2_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [46]))))) # (!\d_cache_inst|byte_address [0] & (((\d_cache_inst|Mux1~2_combout ))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [62]),
	.datab(\d_cache_inst|byte_address [0]),
	.datac(\d_cache_inst|Mux1~2_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [46]),
	.cin(gnd),
	.combout(\d_cache_inst|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Mux1~3 .lut_mask = 16'hBCB0;
defparam \d_cache_inst|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N28
cycloneive_lcell_comb \d_cache_inst|Mux1~0 (
// Equation(s):
// \d_cache_inst|Mux1~0_combout  = (\d_cache_inst|byte_address [0] & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [14]) # ((\d_cache_inst|byte_address [1])))) # (!\d_cache_inst|byte_address [0] & (((!\d_cache_inst|byte_address [1] & 
// \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(\d_cache_inst|byte_address [0]),
	.datac(\d_cache_inst|byte_address [1]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\d_cache_inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Mux1~0 .lut_mask = 16'hCBC8;
defparam \d_cache_inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N12
cycloneive_lcell_comb \d_cache_inst|Mux1~1 (
// Equation(s):
// \d_cache_inst|Mux1~1_combout  = (\d_cache_inst|byte_address [1] & ((\d_cache_inst|Mux1~0_combout  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [30])) # (!\d_cache_inst|Mux1~0_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [22]))))) # (!\d_cache_inst|byte_address [1] & (((\d_cache_inst|Mux1~0_combout ))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [30]),
	.datab(\d_cache_inst|byte_address [1]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [22]),
	.datad(\d_cache_inst|Mux1~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Mux1~1 .lut_mask = 16'hBBC0;
defparam \d_cache_inst|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
cycloneive_lcell_comb \CPU_inst|IV_in[6]~7 (
// Equation(s):
// \CPU_inst|IV_in[6]~7_combout  = (\d_cache_inst|byte_address [2] & (\d_cache_inst|Mux1~3_combout )) # (!\d_cache_inst|byte_address [2] & ((\d_cache_inst|Mux1~1_combout )))

	.dataa(\d_cache_inst|byte_address [2]),
	.datab(\d_cache_inst|Mux1~3_combout ),
	.datac(gnd),
	.datad(\d_cache_inst|Mux1~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in[6]~7 .lut_mask = 16'hDD88;
defparam \CPU_inst|IV_in[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N4
cycloneive_lcell_comb \intcon_inst|prev_in~1 (
// Equation(s):
// \intcon_inst|prev_in~1_combout  = (\timer_inst|count_active~q  & (!\timer_inst|WideOr3~combout  & ((\intcon_inst|prev_in [6]) # (\intcon_inst|control [0]))))

	.dataa(\timer_inst|count_active~q ),
	.datab(\timer_inst|WideOr3~combout ),
	.datac(\intcon_inst|prev_in [6]),
	.datad(\intcon_inst|control [0]),
	.cin(gnd),
	.combout(\intcon_inst|prev_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|prev_in~1 .lut_mask = 16'h2220;
defparam \intcon_inst|prev_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N5
dffeas \intcon_inst|prev_in[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|prev_in~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|prev_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|prev_in[6] .is_wysiwyg = "true";
defparam \intcon_inst|prev_in[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
cycloneive_lcell_comb \intcon_inst|status~2 (
// Equation(s):
// \intcon_inst|status~2_combout  = (!\intcon_inst|prev_in [6] & \intcon_inst|control [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\intcon_inst|prev_in [6]),
	.datad(\intcon_inst|control [0]),
	.cin(gnd),
	.combout(\intcon_inst|status~2_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~2 .lut_mask = 16'h0F00;
defparam \intcon_inst|status~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N8
cycloneive_lcell_comb \intcon_inst|status~3 (
// Equation(s):
// \intcon_inst|status~3_combout  = (\intcon_inst|status [6]) # ((\timer_inst|count_active~q  & (!\timer_inst|WideOr3~combout  & \intcon_inst|status~2_combout )))

	.dataa(\timer_inst|count_active~q ),
	.datab(\intcon_inst|status [6]),
	.datac(\timer_inst|WideOr3~combout ),
	.datad(\intcon_inst|status~2_combout ),
	.cin(gnd),
	.combout(\intcon_inst|status~3_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~3 .lut_mask = 16'hCECC;
defparam \intcon_inst|status~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cycloneive_lcell_comb \intcon_inst|status~4 (
// Equation(s):
// \intcon_inst|status~4_combout  = (\intcon_en~combout  & ((\always1~0_combout  & ((\CPU_inst|shift_merge0|LBD_reg [6]))) # (!\always1~0_combout  & (\intcon_inst|status~3_combout )))) # (!\intcon_en~combout  & (\intcon_inst|status~3_combout ))

	.dataa(\intcon_en~combout ),
	.datab(\intcon_inst|status~3_combout ),
	.datac(\CPU_inst|shift_merge0|LBD_reg [6]),
	.datad(\always1~0_combout ),
	.cin(gnd),
	.combout(\intcon_inst|status~4_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~4 .lut_mask = 16'hE4CC;
defparam \intcon_inst|status~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N23
dffeas \intcon_inst|status[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|status~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|status [6]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|status[6] .is_wysiwyg = "true";
defparam \intcon_inst|status[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneive_lcell_comb \intcon_inst|control~2 (
// Equation(s):
// \intcon_inst|control~2_combout  = (!\rst~q  & \CPU_inst|shift_merge0|LBD_reg [6])

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\intcon_inst|control~2_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|control~2 .lut_mask = 16'h5050;
defparam \intcon_inst|control~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N25
dffeas \intcon_inst|control[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|control~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|control~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|control [6]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|control[6] .is_wysiwyg = "true";
defparam \intcon_inst|control[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
cycloneive_lcell_comb \intcon_inst|to_cpu~7 (
// Equation(s):
// \intcon_inst|to_cpu~7_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\intcon_inst|control [6]))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\intcon_inst|status [6]))

	.dataa(\intcon_inst|status [6]),
	.datab(gnd),
	.datac(\intcon_inst|control [6]),
	.datad(\CPU_inst|reg_file0|ivr_reg [0]),
	.cin(gnd),
	.combout(\intcon_inst|to_cpu~7_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|to_cpu~7 .lut_mask = 16'hF0AA;
defparam \intcon_inst|to_cpu~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N11
dffeas \intcon_inst|to_cpu[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|to_cpu~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|to_cpu[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|to_cpu [6]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|to_cpu[6] .is_wysiwyg = "true";
defparam \intcon_inst|to_cpu[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \timer_inst|Mux2~0 (
// Equation(s):
// \timer_inst|Mux2~0_combout  = (\CPU_inst|reg_file0|ivr_reg [1] & (\timer_inst|counter [22])) # (!\CPU_inst|reg_file0|ivr_reg [1] & ((\timer_inst|counter [6])))

	.dataa(gnd),
	.datab(\timer_inst|counter [22]),
	.datac(\CPU_inst|reg_file0|ivr_reg [1]),
	.datad(\timer_inst|counter [6]),
	.cin(gnd),
	.combout(\timer_inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux2~0 .lut_mask = 16'hCFC0;
defparam \timer_inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \timer_inst|Mux2~1 (
// Equation(s):
// \timer_inst|Mux2~1_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & (((!\CPU_inst|reg_file0|ivr_reg [1] & \timer_inst|counter [14])))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\timer_inst|Mux2~0_combout ))

	.dataa(\timer_inst|Mux2~0_combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [1]),
	.datac(\timer_inst|counter [14]),
	.datad(\CPU_inst|reg_file0|ivr_reg [0]),
	.cin(gnd),
	.combout(\timer_inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux2~1 .lut_mask = 16'h30AA;
defparam \timer_inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N25
dffeas \timer_inst|to_cpu[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer_inst|to_cpu[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|to_cpu [6]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|to_cpu[6] .is_wysiwyg = "true";
defparam \timer_inst|to_cpu[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N4
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data~7 (
// Equation(s):
// \serial_inst|UART_inst|rx_data~7_combout  = (!\rst~q  & !\serial_inst|UART_inst|rx_frame [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|rx_frame [7]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data~7 .lut_mask = 16'h000F;
defparam \serial_inst|UART_inst|rx_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N5
dffeas \serial_inst|UART_inst|rx_data[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_data~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[6] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N24
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~22feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~22feeder_combout  = \serial_inst|UART_inst|rx_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|rx_data [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~22feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~22feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|rx_queue|queue_mem~22feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N25
dffeas \serial_inst|rx_queue|queue_mem~22 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~22feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~22 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N11
dffeas \serial_inst|rx_queue|queue_mem~30 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~30 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N23
dffeas \serial_inst|rx_queue|queue_mem~6 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~6 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~6 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N21
dffeas \serial_inst|rx_queue|queue_mem~14 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~14 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N22
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~96 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~96_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1]) # ((\serial_inst|rx_queue|queue_mem~14_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (!\serial_inst|rx_queue|read_addr [1] & 
// (\serial_inst|rx_queue|queue_mem~6_q )))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|read_addr [1]),
	.datac(\serial_inst|rx_queue|queue_mem~6_q ),
	.datad(\serial_inst|rx_queue|queue_mem~14_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~96_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~96 .lut_mask = 16'hBA98;
defparam \serial_inst|rx_queue|queue_mem~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N10
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~97 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~97_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~96_combout  & ((\serial_inst|rx_queue|queue_mem~30_q ))) # (!\serial_inst|rx_queue|queue_mem~96_combout  & 
// (\serial_inst|rx_queue|queue_mem~22_q )))) # (!\serial_inst|rx_queue|read_addr [1] & (((\serial_inst|rx_queue|queue_mem~96_combout ))))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|queue_mem~22_q ),
	.datac(\serial_inst|rx_queue|queue_mem~30_q ),
	.datad(\serial_inst|rx_queue|queue_mem~96_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~97_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~97 .lut_mask = 16'hF588;
defparam \serial_inst|rx_queue|queue_mem~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N13
dffeas \serial_inst|rx_queue|queue_mem~46 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~46 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N17
dffeas \serial_inst|rx_queue|queue_mem~62 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~62 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N31
dffeas \serial_inst|rx_queue|queue_mem~54 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~54 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N7
dffeas \serial_inst|rx_queue|queue_mem~38 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~38 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N6
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~94 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~94_combout  = (\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|read_addr [1])))) # (!\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1] & (\serial_inst|rx_queue|queue_mem~54_q )) # 
// (!\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~38_q )))))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|queue_mem~54_q ),
	.datac(\serial_inst|rx_queue|queue_mem~38_q ),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~94_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~94 .lut_mask = 16'hEE50;
defparam \serial_inst|rx_queue|queue_mem~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N16
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~95 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~95_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~94_combout  & ((\serial_inst|rx_queue|queue_mem~62_q ))) # (!\serial_inst|rx_queue|queue_mem~94_combout  & 
// (\serial_inst|rx_queue|queue_mem~46_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|queue_mem~94_combout ))))

	.dataa(\serial_inst|rx_queue|queue_mem~46_q ),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~62_q ),
	.datad(\serial_inst|rx_queue|queue_mem~94_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~95_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~95 .lut_mask = 16'hF388;
defparam \serial_inst|rx_queue|queue_mem~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N12
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~98 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~98_combout  = (\serial_inst|rx_queue|read_addr [2] & ((\serial_inst|rx_queue|queue_mem~95_combout ))) # (!\serial_inst|rx_queue|read_addr [2] & (\serial_inst|rx_queue|queue_mem~97_combout ))

	.dataa(\serial_inst|rx_queue|queue_mem~97_combout ),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|read_addr [2]),
	.datad(\serial_inst|rx_queue|queue_mem~95_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~98_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~98 .lut_mask = 16'hFA0A;
defparam \serial_inst|rx_queue|queue_mem~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N13
dffeas \serial_inst|rx_queue|dout[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|dout[6] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N6
cycloneive_lcell_comb \serial_inst|to_CPU~6 (
// Equation(s):
// \serial_inst|to_CPU~6_combout  = (!\CPU_inst|reg_file0|ivr_reg [0] & \serial_inst|rx_queue|dout [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\serial_inst|rx_queue|dout [6]),
	.cin(gnd),
	.combout(\serial_inst|to_CPU~6_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|to_CPU~6 .lut_mask = 16'h0F00;
defparam \serial_inst|to_CPU~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N7
dffeas \serial_inst|to_CPU[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|to_CPU~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|to_CPU [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|to_CPU[6] .is_wysiwyg = "true";
defparam \serial_inst|to_CPU[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
cycloneive_lcell_comb \to_CPU_left[6]~19 (
// Equation(s):
// \to_CPU_left[6]~19_combout  = (\prev_serial_en~q  & ((\serial_inst|to_CPU [6]) # ((\timer_inst|to_cpu [6] & \prev_timer_en~q )))) # (!\prev_serial_en~q  & (\timer_inst|to_cpu [6] & (\prev_timer_en~q )))

	.dataa(\prev_serial_en~q ),
	.datab(\timer_inst|to_cpu [6]),
	.datac(\prev_timer_en~q ),
	.datad(\serial_inst|to_CPU [6]),
	.cin(gnd),
	.combout(\to_CPU_left[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[6]~19 .lut_mask = 16'hEAC0;
defparam \to_CPU_left[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N26
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_data~7 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_data~7_combout  = (\keyboard_inst|ps2_host_inst|rx_shift_reg [8] & \keyboard_inst|ps2_host_inst|rx_shift_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard_inst|ps2_host_inst|rx_shift_reg [8]),
	.datad(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data~7 .lut_mask = 16'hF000;
defparam \keyboard_inst|ps2_host_inst|rx_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N27
dffeas \keyboard_inst|ps2_host_inst|rx_data[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_data~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data[6] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N27
dffeas \keyboard_inst|rx_queue|queue_mem~22 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~22 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N15
dffeas \keyboard_inst|rx_queue|queue_mem~30 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~30 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N23
dffeas \keyboard_inst|rx_queue|queue_mem~6 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~6 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~6 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N1
dffeas \keyboard_inst|rx_queue|queue_mem~14 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~14 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~96 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~96_combout  = (\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|read_addr [1]) # ((\keyboard_inst|rx_queue|queue_mem~14_q )))) # (!\keyboard_inst|rx_queue|read_addr [0] & 
// (!\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|queue_mem~6_q )))

	.dataa(\keyboard_inst|rx_queue|read_addr [0]),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~6_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~14_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~96_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~96 .lut_mask = 16'hBA98;
defparam \keyboard_inst|rx_queue|queue_mem~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N14
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~97 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~97_combout  = (\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|queue_mem~96_combout  & ((\keyboard_inst|rx_queue|queue_mem~30_q ))) # (!\keyboard_inst|rx_queue|queue_mem~96_combout  & 
// (\keyboard_inst|rx_queue|queue_mem~22_q )))) # (!\keyboard_inst|rx_queue|read_addr [1] & (((\keyboard_inst|rx_queue|queue_mem~96_combout ))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~22_q ),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~30_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~96_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~97_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~97 .lut_mask = 16'hF388;
defparam \keyboard_inst|rx_queue|queue_mem~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N3
dffeas \keyboard_inst|rx_queue|queue_mem~38 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~38 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N13
dffeas \keyboard_inst|rx_queue|queue_mem~54 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~54 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N2
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~94 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~94_combout  = (\keyboard_inst|rx_queue|read_addr [0] & (\keyboard_inst|rx_queue|read_addr [1])) # (!\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|read_addr [1] & 
// ((\keyboard_inst|rx_queue|queue_mem~54_q ))) # (!\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|queue_mem~38_q ))))

	.dataa(\keyboard_inst|rx_queue|read_addr [0]),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~38_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~54_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~94_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~94 .lut_mask = 16'hDC98;
defparam \keyboard_inst|rx_queue|queue_mem~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N5
dffeas \keyboard_inst|rx_queue|queue_mem~62 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~62 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N3
dffeas \keyboard_inst|rx_queue|queue_mem~46 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~46 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N4
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~95 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~95_combout  = (\keyboard_inst|rx_queue|queue_mem~94_combout  & (((\keyboard_inst|rx_queue|queue_mem~62_q )) # (!\keyboard_inst|rx_queue|read_addr [0]))) # (!\keyboard_inst|rx_queue|queue_mem~94_combout  & 
// (\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|queue_mem~46_q ))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~94_combout ),
	.datab(\keyboard_inst|rx_queue|read_addr [0]),
	.datac(\keyboard_inst|rx_queue|queue_mem~62_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~46_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~95_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~95 .lut_mask = 16'hE6A2;
defparam \keyboard_inst|rx_queue|queue_mem~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N12
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~98 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~98_combout  = (\keyboard_inst|rx_queue|read_addr [2] & ((\keyboard_inst|rx_queue|queue_mem~95_combout ))) # (!\keyboard_inst|rx_queue|read_addr [2] & (\keyboard_inst|rx_queue|queue_mem~97_combout ))

	.dataa(gnd),
	.datab(\keyboard_inst|rx_queue|queue_mem~97_combout ),
	.datac(\keyboard_inst|rx_queue|read_addr [2]),
	.datad(\keyboard_inst|rx_queue|queue_mem~95_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~98_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~98 .lut_mask = 16'hFC0C;
defparam \keyboard_inst|rx_queue|queue_mem~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N13
dffeas \keyboard_inst|rx_queue|dout[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|queue_mem~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|dout[6] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N24
cycloneive_lcell_comb \keyboard_inst|to_CPU~6 (
// Equation(s):
// \keyboard_inst|to_CPU~6_combout  = (!\CPU_inst|reg_file0|ivr_reg [0] & \keyboard_inst|rx_queue|dout [6])

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyboard_inst|rx_queue|dout [6]),
	.cin(gnd),
	.combout(\keyboard_inst|to_CPU~6_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|to_CPU~6 .lut_mask = 16'h5500;
defparam \keyboard_inst|to_CPU~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N25
dffeas \keyboard_inst|to_CPU[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|to_CPU~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|to_CPU [6]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|to_CPU[6] .is_wysiwyg = "true";
defparam \keyboard_inst|to_CPU[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneive_lcell_comb \to_CPU_left[6]~18 (
// Equation(s):
// \to_CPU_left[6]~18_combout  = (\prev_VGA_en~q  & ((\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [6]) # ((\keyboard_inst|to_CPU [6] & \prev_keyboard_en~q )))) # (!\prev_VGA_en~q  & (\keyboard_inst|to_CPU [6] & (\prev_keyboard_en~q )))

	.dataa(\prev_VGA_en~q ),
	.datab(\keyboard_inst|to_CPU [6]),
	.datac(\prev_keyboard_en~q ),
	.datad(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\to_CPU_left[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[6]~18 .lut_mask = 16'hEAC0;
defparam \to_CPU_left[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
cycloneive_lcell_comb \to_CPU_left[6]~20 (
// Equation(s):
// \to_CPU_left[6]~20_combout  = (\to_CPU_left[6]~19_combout ) # ((\to_CPU_left[6]~18_combout ) # ((\intcon_inst|to_cpu [6] & \prev_intcon_en~q )))

	.dataa(\intcon_inst|to_cpu [6]),
	.datab(\prev_intcon_en~q ),
	.datac(\to_CPU_left[6]~19_combout ),
	.datad(\to_CPU_left[6]~18_combout ),
	.cin(gnd),
	.combout(\to_CPU_left[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[6]~20 .lut_mask = 16'hFFF8;
defparam \to_CPU_left[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N13
dffeas \CPU_inst|IV_in[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|IV_in[6]~7_combout ),
	.asdata(\to_CPU_left[6]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|IV_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|IV_in[6] .is_wysiwyg = "true";
defparam \CPU_inst|IV_in[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cycloneive_lcell_comb \CPU_inst|right_rotate1|Mux0~4 (
// Equation(s):
// \CPU_inst|right_rotate1|Mux0~4_combout  = (\CPU_inst|rotate_S01 [0] & (\CPU_inst|IV_in [7])) # (!\CPU_inst|rotate_S01 [0] & ((\CPU_inst|IV_in [6])))

	.dataa(\CPU_inst|IV_in [7]),
	.datab(gnd),
	.datac(\CPU_inst|rotate_S01 [0]),
	.datad(\CPU_inst|IV_in [6]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|Mux0~4 .lut_mask = 16'hAFA0;
defparam \CPU_inst|right_rotate1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
cycloneive_lcell_comb \CPU_inst|right_rotate1|rotate_reg[6]~1 (
// Equation(s):
// \CPU_inst|right_rotate1|rotate_reg[6]~1_combout  = (\CPU_inst|rotate_S01 [1] & (\CPU_inst|right_rotate1|Mux0~5_combout )) # (!\CPU_inst|rotate_S01 [1] & ((\CPU_inst|right_rotate1|Mux0~4_combout )))

	.dataa(\CPU_inst|rotate_S01 [1]),
	.datab(\CPU_inst|right_rotate1|Mux0~5_combout ),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate1|Mux0~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|rotate_reg[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[6]~1 .lut_mask = 16'hDD88;
defparam \CPU_inst|right_rotate1|rotate_reg[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N30
cycloneive_lcell_comb \CPU_inst|rotate_S01~2 (
// Equation(s):
// \CPU_inst|rotate_S01~2_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (!\CPU_inst|PC0|stack_pop~1_combout  & (\CPU_inst|hazard_unit0|hazard~13_combout  & \CPU_inst|decode_unit0|PC_I_field_reg [10])))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datab(\CPU_inst|PC0|stack_pop~1_combout ),
	.datac(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.datad(\CPU_inst|decode_unit0|PC_I_field_reg [10]),
	.cin(gnd),
	.combout(\CPU_inst|rotate_S01~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_S01~2 .lut_mask = 16'h1000;
defparam \CPU_inst|rotate_S01~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N31
dffeas \CPU_inst|rotate_S01[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_S01~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_S01 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_S01[2] .is_wysiwyg = "true";
defparam \CPU_inst|rotate_S01[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N9
dffeas \CPU_inst|right_rotate1|rotate_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate1|rotate_reg[2]~5_combout ),
	.asdata(\CPU_inst|right_rotate1|rotate_reg[6]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|rotate_S01 [2]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate1|rotate_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate1|rotate_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
cycloneive_lcell_comb \CPU_inst|mask0|mask_reg~5 (
// Equation(s):
// \CPU_inst|mask0|mask_reg~5_combout  = (\CPU_inst|right_rotate1|rotate_reg [2] & ((\CPU_inst|mask_L2 [2]) # (\CPU_inst|mask_L2 [1] $ (!\CPU_inst|mask_L2 [0]))))

	.dataa(\CPU_inst|mask_L2 [1]),
	.datab(\CPU_inst|mask_L2 [2]),
	.datac(\CPU_inst|right_rotate1|rotate_reg [2]),
	.datad(\CPU_inst|mask_L2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|mask0|mask_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg~5 .lut_mask = 16'hE0D0;
defparam \CPU_inst|mask0|mask_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N15
dffeas \CPU_inst|mask0|mask_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask0|mask_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask0|mask_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|mask0|mask_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N26
cycloneive_lcell_comb \CPU_inst|alu_I_field1~5 (
// Equation(s):
// \CPU_inst|alu_I_field1~5_combout  = (\CPU_inst|decode_unit0|PC_I_field_reg [2] & (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (!\CPU_inst|PC0|stack_pop~1_combout  & \CPU_inst|hazard_unit0|hazard~13_combout )))

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [2]),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datac(\CPU_inst|PC0|stack_pop~1_combout ),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field1~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field1~5 .lut_mask = 16'h0200;
defparam \CPU_inst|alu_I_field1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N27
dffeas \CPU_inst|alu_I_field1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field1~5_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field1[2] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N16
cycloneive_lcell_comb \CPU_inst|alu_I_field2~5 (
// Equation(s):
// \CPU_inst|alu_I_field2~5_combout  = (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|stack_pop~2_combout  & (\CPU_inst|alu_I_field1 [2] & !\CPU_inst|interrupt~q )))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|PC0|stack_pop~2_combout ),
	.datac(\CPU_inst|alu_I_field1 [2]),
	.datad(\CPU_inst|interrupt~q ),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field2~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field2~5 .lut_mask = 16'h0040;
defparam \CPU_inst|alu_I_field2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N17
dffeas \CPU_inst|alu_I_field2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field2~5_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field2[2] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N11
dffeas \CPU_inst|alu_I_field3[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|alu_I_field2 [2]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field3[2] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N10
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[2]~10 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[2]~10_combout  = (\CPU_inst|alu_b_source3~q  & ((\CPU_inst|alu_I_field3 [2]))) # (!\CPU_inst|alu_b_source3~q  & (\CPU_inst|ALU0|alu_reg [2]))

	.dataa(\CPU_inst|ALU0|alu_reg [2]),
	.datab(\CPU_inst|alu_b_source3~q ),
	.datac(\CPU_inst|alu_I_field3 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[2]~10 .lut_mask = 16'hE2E2;
defparam \CPU_inst|alu_b_mux_out[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N27
dffeas \CPU_inst|reg_file0|aux[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|aux [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|aux[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|aux[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N26
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[2]~11 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[2]~11_combout  = (\CPU_inst|alu_b_source3~q  & (\CPU_inst|alu_b_mux_out[2]~10_combout )) # (!\CPU_inst|alu_b_source3~q  & ((\CPU_inst|reg_file0|aux_forward~combout  & (\CPU_inst|alu_b_mux_out[2]~10_combout )) # 
// (!\CPU_inst|reg_file0|aux_forward~combout  & ((\CPU_inst|reg_file0|aux [2])))))

	.dataa(\CPU_inst|alu_b_mux_out[2]~10_combout ),
	.datab(\CPU_inst|alu_b_source3~q ),
	.datac(\CPU_inst|reg_file0|aux [2]),
	.datad(\CPU_inst|reg_file0|aux_forward~combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[2]~11 .lut_mask = 16'hAAB8;
defparam \CPU_inst|alu_b_mux_out[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg~19 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg~19_combout  = \CPU_inst|alu_b_mux_out[2]~11_combout  $ (((\CPU_inst|alu_a_source3~q  & ((\CPU_inst|mask0|mask_reg [2]))) # (!\CPU_inst|alu_a_source3~q  & (\CPU_inst|right_rotate0|rotate_reg [2]))))

	.dataa(\CPU_inst|right_rotate0|rotate_reg [2]),
	.datab(\CPU_inst|alu_a_source3~q ),
	.datac(\CPU_inst|mask0|mask_reg [2]),
	.datad(\CPU_inst|alu_b_mux_out[2]~11_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg~19 .lut_mask = 16'h1DE2;
defparam \CPU_inst|ALU0|alu_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg~18 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg~18_combout  = (\CPU_inst|alu_b_mux_out[2]~11_combout  & ((\CPU_inst|alu_a_source3~q  & ((\CPU_inst|mask0|mask_reg [2]))) # (!\CPU_inst|alu_a_source3~q  & (\CPU_inst|right_rotate0|rotate_reg [2]))))

	.dataa(\CPU_inst|right_rotate0|rotate_reg [2]),
	.datab(\CPU_inst|alu_a_source3~q ),
	.datac(\CPU_inst|mask0|mask_reg [2]),
	.datad(\CPU_inst|alu_b_mux_out[2]~11_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg~18 .lut_mask = 16'hE200;
defparam \CPU_inst|ALU0|alu_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg[2]~5 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg[2]~5_combout  = (\CPU_inst|alu_op3 [0] & (\CPU_inst|ALU0|alu_reg~19_combout )) # (!\CPU_inst|alu_op3 [0] & ((\CPU_inst|ALU0|alu_reg~18_combout )))

	.dataa(\CPU_inst|alu_op3 [0]),
	.datab(\CPU_inst|ALU0|alu_reg~19_combout ),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg~18_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[2]~5 .lut_mask = 16'hDD88;
defparam \CPU_inst|ALU0|alu_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneive_lcell_comb \CPU_inst|alu_a_mux_out[2]~5 (
// Equation(s):
// \CPU_inst|alu_a_mux_out[2]~5_combout  = (\CPU_inst|alu_a_source3~q  & ((\CPU_inst|mask0|mask_reg [2]))) # (!\CPU_inst|alu_a_source3~q  & (\CPU_inst|right_rotate0|rotate_reg [2]))

	.dataa(\CPU_inst|right_rotate0|rotate_reg [2]),
	.datab(\CPU_inst|alu_a_source3~q ),
	.datac(\CPU_inst|mask0|mask_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|alu_a_mux_out[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_a_mux_out[2]~5 .lut_mask = 16'hE2E2;
defparam \CPU_inst|alu_a_mux_out[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cycloneive_lcell_comb \CPU_inst|ALU0|Mux5~0 (
// Equation(s):
// \CPU_inst|ALU0|Mux5~0_combout  = (\CPU_inst|alu_op3 [2] & ((\CPU_inst|alu_b_mux_out[2]~11_combout ))) # (!\CPU_inst|alu_op3 [2] & (\CPU_inst|alu_a_mux_out[2]~5_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|alu_op3 [2]),
	.datac(\CPU_inst|alu_a_mux_out[2]~5_combout ),
	.datad(\CPU_inst|alu_b_mux_out[2]~11_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux5~0 .lut_mask = 16'hFC30;
defparam \CPU_inst|ALU0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cycloneive_lcell_comb \CPU_inst|right_rotate1|Mux0~2 (
// Equation(s):
// \CPU_inst|right_rotate1|Mux0~2_combout  = (\CPU_inst|rotate_S01 [0] & ((\CPU_inst|IV_in [4]))) # (!\CPU_inst|rotate_S01 [0] & (\CPU_inst|IV_in [3]))

	.dataa(\CPU_inst|IV_in [3]),
	.datab(gnd),
	.datac(\CPU_inst|rotate_S01 [0]),
	.datad(\CPU_inst|IV_in [4]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|Mux0~2 .lut_mask = 16'hFA0A;
defparam \CPU_inst|right_rotate1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N4
cycloneive_lcell_comb \CPU_inst|right_rotate1|rotate_reg[1]~6 (
// Equation(s):
// \CPU_inst|right_rotate1|rotate_reg[1]~6_combout  = (\CPU_inst|rotate_S01 [1] & (\CPU_inst|right_rotate1|Mux0~2_combout )) # (!\CPU_inst|rotate_S01 [1] & ((\CPU_inst|right_rotate1|Mux0~1_combout )))

	.dataa(\CPU_inst|rotate_S01 [1]),
	.datab(\CPU_inst|right_rotate1|Mux0~2_combout ),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate1|Mux0~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|rotate_reg[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[1]~6 .lut_mask = 16'hDD88;
defparam \CPU_inst|right_rotate1|rotate_reg[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N5
dffeas \CPU_inst|right_rotate1|rotate_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate1|rotate_reg[1]~6_combout ),
	.asdata(\CPU_inst|right_rotate1|rotate_reg[5]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|rotate_S01 [2]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate1|rotate_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate1|rotate_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cycloneive_lcell_comb \CPU_inst|mask0|mask_reg~6 (
// Equation(s):
// \CPU_inst|mask0|mask_reg~6_combout  = (\CPU_inst|right_rotate1|rotate_reg [1] & (((\CPU_inst|mask_L2 [1]) # (\CPU_inst|mask_L2 [2])) # (!\CPU_inst|mask_L2 [0])))

	.dataa(\CPU_inst|mask_L2 [0]),
	.datab(\CPU_inst|right_rotate1|rotate_reg [1]),
	.datac(\CPU_inst|mask_L2 [1]),
	.datad(\CPU_inst|mask_L2 [2]),
	.cin(gnd),
	.combout(\CPU_inst|mask0|mask_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg~6 .lut_mask = 16'hCCC4;
defparam \CPU_inst|mask0|mask_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N7
dffeas \CPU_inst|mask0|mask_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask0|mask_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask0|mask_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|mask0|mask_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N22
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~17 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~17_combout  = (!\CPU_inst|rotate_mux2~q  & (\CPU_inst|rotate_R2 [1] & (\CPU_inst|rotate_R2 [0] & \CPU_inst|reg_file0|a_data[4]~11_combout )))

	.dataa(\CPU_inst|rotate_mux2~q ),
	.datab(\CPU_inst|rotate_R2 [1]),
	.datac(\CPU_inst|rotate_R2 [0]),
	.datad(\CPU_inst|reg_file0|a_data[4]~11_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~17 .lut_mask = 16'h4000;
defparam \CPU_inst|right_rotate0|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~16 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~16_combout  = (\CPU_inst|reg_file0|a_data[1]~20_combout  & ((\CPU_inst|right_rotate0|Mux0~3_combout ) # ((\CPU_inst|right_rotate0|Mux0~4_combout  & \CPU_inst|reg_file0|a_data[2]~17_combout )))) # 
// (!\CPU_inst|reg_file0|a_data[1]~20_combout  & (\CPU_inst|right_rotate0|Mux0~4_combout  & (\CPU_inst|reg_file0|a_data[2]~17_combout )))

	.dataa(\CPU_inst|reg_file0|a_data[1]~20_combout ),
	.datab(\CPU_inst|right_rotate0|Mux0~4_combout ),
	.datac(\CPU_inst|reg_file0|a_data[2]~17_combout ),
	.datad(\CPU_inst|right_rotate0|Mux0~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~16 .lut_mask = 16'hEAC0;
defparam \CPU_inst|right_rotate0|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N16
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~18 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~18_combout  = (\CPU_inst|right_rotate0|Mux0~17_combout ) # ((\CPU_inst|right_rotate0|Mux0~16_combout ) # ((\CPU_inst|right_rotate0|Mux0~7_combout  & \CPU_inst|reg_file0|a_data[3]~14_combout )))

	.dataa(\CPU_inst|right_rotate0|Mux0~17_combout ),
	.datab(\CPU_inst|right_rotate0|Mux0~7_combout ),
	.datac(\CPU_inst|right_rotate0|Mux0~16_combout ),
	.datad(\CPU_inst|reg_file0|a_data[3]~14_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~18 .lut_mask = 16'hFEFA;
defparam \CPU_inst|right_rotate0|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~0 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~0_combout  = (!\CPU_inst|rotate_mux2~q  & ((\CPU_inst|rotate_R2 [0] & ((\CPU_inst|reg_file0|a_data[0]~23_combout ))) # (!\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[7]~2_combout ))))

	.dataa(\CPU_inst|reg_file0|a_data[7]~2_combout ),
	.datab(\CPU_inst|rotate_R2 [0]),
	.datac(\CPU_inst|rotate_mux2~q ),
	.datad(\CPU_inst|reg_file0|a_data[0]~23_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~0 .lut_mask = 16'h0E02;
defparam \CPU_inst|right_rotate0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N4
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~1 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~1_combout  = (\CPU_inst|right_rotate0|Mux0~0_combout ) # ((\CPU_inst|ALU0|OVF_reg~q  & (\CPU_inst|rotate_R2 [0] & \CPU_inst|rotate_mux2~q )))

	.dataa(\CPU_inst|ALU0|OVF_reg~q ),
	.datab(\CPU_inst|rotate_R2 [0]),
	.datac(\CPU_inst|rotate_mux2~q ),
	.datad(\CPU_inst|right_rotate0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~1 .lut_mask = 16'hFF80;
defparam \CPU_inst|right_rotate0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N0
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~15 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~15_combout  = (!\CPU_inst|rotate_mux2~q  & ((\CPU_inst|rotate_R2 [0] & ((\CPU_inst|reg_file0|a_data[6]~5_combout ))) # (!\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[5]~8_combout ))))

	.dataa(\CPU_inst|reg_file0|a_data[5]~8_combout ),
	.datab(\CPU_inst|rotate_mux2~q ),
	.datac(\CPU_inst|reg_file0|a_data[6]~5_combout ),
	.datad(\CPU_inst|rotate_R2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~15 .lut_mask = 16'h3022;
defparam \CPU_inst|right_rotate0|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneive_lcell_comb \CPU_inst|right_rotate0|rotate_reg[5]~2 (
// Equation(s):
// \CPU_inst|right_rotate0|rotate_reg[5]~2_combout  = (\CPU_inst|rotate_R2 [1] & (\CPU_inst|right_rotate0|Mux0~1_combout )) # (!\CPU_inst|rotate_R2 [1] & ((\CPU_inst|right_rotate0|Mux0~15_combout )))

	.dataa(\CPU_inst|rotate_R2 [1]),
	.datab(\CPU_inst|right_rotate0|Mux0~1_combout ),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate0|Mux0~15_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|rotate_reg[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[5]~2 .lut_mask = 16'hDD88;
defparam \CPU_inst|right_rotate0|rotate_reg[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~25 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~25_combout  = (\CPU_inst|rotate_R2 [2] & ((\CPU_inst|right_rotate0|rotate_reg[5]~2_combout ))) # (!\CPU_inst|rotate_R2 [2] & (\CPU_inst|right_rotate0|Mux0~18_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|rotate_R2 [2]),
	.datac(\CPU_inst|right_rotate0|Mux0~18_combout ),
	.datad(\CPU_inst|right_rotate0|rotate_reg[5]~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~25 .lut_mask = 16'hFC30;
defparam \CPU_inst|right_rotate0|Mux0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N23
dffeas \CPU_inst|right_rotate0|rotate_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate0|Mux0~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate0|rotate_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate0|rotate_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneive_lcell_comb \CPU_inst|alu_a_mux_out[1]~6 (
// Equation(s):
// \CPU_inst|alu_a_mux_out[1]~6_combout  = (\CPU_inst|alu_a_source3~q  & (\CPU_inst|mask0|mask_reg [1])) # (!\CPU_inst|alu_a_source3~q  & ((\CPU_inst|right_rotate0|rotate_reg [1])))

	.dataa(\CPU_inst|alu_a_source3~q ),
	.datab(\CPU_inst|mask0|mask_reg [1]),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate0|rotate_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|alu_a_mux_out[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_a_mux_out[1]~6 .lut_mask = 16'hDD88;
defparam \CPU_inst|alu_a_mux_out[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
cycloneive_lcell_comb \CPU_inst|right_rotate1|rotate_reg[0]~7 (
// Equation(s):
// \CPU_inst|right_rotate1|rotate_reg[0]~7_combout  = (\CPU_inst|rotate_S01 [1] & ((\CPU_inst|right_rotate1|Mux0~6_combout ))) # (!\CPU_inst|rotate_S01 [1] & (\CPU_inst|right_rotate1|Mux0~5_combout ))

	.dataa(\CPU_inst|rotate_S01 [1]),
	.datab(\CPU_inst|right_rotate1|Mux0~5_combout ),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate1|Mux0~6_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|rotate_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[0]~7 .lut_mask = 16'hEE44;
defparam \CPU_inst|right_rotate1|rotate_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
cycloneive_lcell_comb \CPU_inst|right_rotate1|rotate_reg[4]~3 (
// Equation(s):
// \CPU_inst|right_rotate1|rotate_reg[4]~3_combout  = (\CPU_inst|rotate_S01 [1] & (\CPU_inst|right_rotate1|Mux0~4_combout )) # (!\CPU_inst|rotate_S01 [1] & ((\CPU_inst|right_rotate1|Mux0~7_combout )))

	.dataa(\CPU_inst|rotate_S01 [1]),
	.datab(\CPU_inst|right_rotate1|Mux0~4_combout ),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate1|Mux0~7_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|rotate_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[4]~3 .lut_mask = 16'hDD88;
defparam \CPU_inst|right_rotate1|rotate_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N31
dffeas \CPU_inst|right_rotate1|rotate_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate1|rotate_reg[0]~7_combout ),
	.asdata(\CPU_inst|right_rotate1|rotate_reg[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|rotate_S01 [2]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate1|rotate_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate1|rotate_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N19
dffeas \CPU_inst|mask0|mask_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|right_rotate1|rotate_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask0|mask_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|mask0|mask_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N10
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~21 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~21_combout  = (\CPU_inst|right_rotate0|Mux0~3_combout  & ((\CPU_inst|reg_file0|a_data[4]~11_combout ) # ((\CPU_inst|right_rotate0|Mux0~4_combout  & \CPU_inst|reg_file0|a_data[5]~8_combout )))) # 
// (!\CPU_inst|right_rotate0|Mux0~3_combout  & (\CPU_inst|right_rotate0|Mux0~4_combout  & (\CPU_inst|reg_file0|a_data[5]~8_combout )))

	.dataa(\CPU_inst|right_rotate0|Mux0~3_combout ),
	.datab(\CPU_inst|right_rotate0|Mux0~4_combout ),
	.datac(\CPU_inst|reg_file0|a_data[5]~8_combout ),
	.datad(\CPU_inst|reg_file0|a_data[4]~11_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~21 .lut_mask = 16'hEAC0;
defparam \CPU_inst|right_rotate0|Mux0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N28
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~20 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~20_combout  = (!\CPU_inst|rotate_mux2~q  & (\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[7]~2_combout  & \CPU_inst|rotate_R2 [1])))

	.dataa(\CPU_inst|rotate_mux2~q ),
	.datab(\CPU_inst|rotate_R2 [0]),
	.datac(\CPU_inst|reg_file0|a_data[7]~2_combout ),
	.datad(\CPU_inst|rotate_R2 [1]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~20 .lut_mask = 16'h4000;
defparam \CPU_inst|right_rotate0|Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N20
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~22 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~22_combout  = (\CPU_inst|right_rotate0|Mux0~21_combout ) # ((\CPU_inst|right_rotate0|Mux0~20_combout ) # ((\CPU_inst|right_rotate0|Mux0~7_combout  & \CPU_inst|reg_file0|a_data[6]~5_combout )))

	.dataa(\CPU_inst|right_rotate0|Mux0~21_combout ),
	.datab(\CPU_inst|right_rotate0|Mux0~7_combout ),
	.datac(\CPU_inst|reg_file0|a_data[6]~5_combout ),
	.datad(\CPU_inst|right_rotate0|Mux0~20_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~22 .lut_mask = 16'hFFEA;
defparam \CPU_inst|right_rotate0|Mux0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N14
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~26 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~26_combout  = (\CPU_inst|rotate_R2 [2] & (\CPU_inst|right_rotate0|Mux0~22_combout )) # (!\CPU_inst|rotate_R2 [2] & ((\CPU_inst|right_rotate0|rotate_reg[4]~3_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|rotate_R2 [2]),
	.datac(\CPU_inst|right_rotate0|Mux0~22_combout ),
	.datad(\CPU_inst|right_rotate0|rotate_reg[4]~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~26 .lut_mask = 16'hF3C0;
defparam \CPU_inst|right_rotate0|Mux0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N15
dffeas \CPU_inst|right_rotate0|rotate_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate0|Mux0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate0|rotate_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate0|rotate_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneive_lcell_comb \CPU_inst|alu_a_mux_out[0]~7 (
// Equation(s):
// \CPU_inst|alu_a_mux_out[0]~7_combout  = (\CPU_inst|alu_a_source3~q  & (\CPU_inst|mask0|mask_reg [0])) # (!\CPU_inst|alu_a_source3~q  & ((\CPU_inst|right_rotate0|rotate_reg [0])))

	.dataa(\CPU_inst|alu_a_source3~q ),
	.datab(\CPU_inst|mask0|mask_reg [0]),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate0|rotate_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|alu_a_mux_out[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_a_mux_out[0]~7 .lut_mask = 16'hDD88;
defparam \CPU_inst|alu_a_mux_out[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cycloneive_lcell_comb \CPU_inst|ALU0|add_result[0]~0 (
// Equation(s):
// \CPU_inst|ALU0|add_result[0]~0_combout  = (\CPU_inst|alu_b_mux_out[0]~15_combout  & (\CPU_inst|alu_a_mux_out[0]~7_combout  $ (VCC))) # (!\CPU_inst|alu_b_mux_out[0]~15_combout  & (\CPU_inst|alu_a_mux_out[0]~7_combout  & VCC))
// \CPU_inst|ALU0|add_result[0]~1  = CARRY((\CPU_inst|alu_b_mux_out[0]~15_combout  & \CPU_inst|alu_a_mux_out[0]~7_combout ))

	.dataa(\CPU_inst|alu_b_mux_out[0]~15_combout ),
	.datab(\CPU_inst|alu_a_mux_out[0]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|add_result[0]~0_combout ),
	.cout(\CPU_inst|ALU0|add_result[0]~1 ));
// synopsys translate_off
defparam \CPU_inst|ALU0|add_result[0]~0 .lut_mask = 16'h6688;
defparam \CPU_inst|ALU0|add_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneive_lcell_comb \CPU_inst|ALU0|add_result[1]~2 (
// Equation(s):
// \CPU_inst|ALU0|add_result[1]~2_combout  = (\CPU_inst|alu_b_mux_out[1]~13_combout  & ((\CPU_inst|alu_a_mux_out[1]~6_combout  & (\CPU_inst|ALU0|add_result[0]~1  & VCC)) # (!\CPU_inst|alu_a_mux_out[1]~6_combout  & (!\CPU_inst|ALU0|add_result[0]~1 )))) # 
// (!\CPU_inst|alu_b_mux_out[1]~13_combout  & ((\CPU_inst|alu_a_mux_out[1]~6_combout  & (!\CPU_inst|ALU0|add_result[0]~1 )) # (!\CPU_inst|alu_a_mux_out[1]~6_combout  & ((\CPU_inst|ALU0|add_result[0]~1 ) # (GND)))))
// \CPU_inst|ALU0|add_result[1]~3  = CARRY((\CPU_inst|alu_b_mux_out[1]~13_combout  & (!\CPU_inst|alu_a_mux_out[1]~6_combout  & !\CPU_inst|ALU0|add_result[0]~1 )) # (!\CPU_inst|alu_b_mux_out[1]~13_combout  & ((!\CPU_inst|ALU0|add_result[0]~1 ) # 
// (!\CPU_inst|alu_a_mux_out[1]~6_combout ))))

	.dataa(\CPU_inst|alu_b_mux_out[1]~13_combout ),
	.datab(\CPU_inst|alu_a_mux_out[1]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|ALU0|add_result[0]~1 ),
	.combout(\CPU_inst|ALU0|add_result[1]~2_combout ),
	.cout(\CPU_inst|ALU0|add_result[1]~3 ));
// synopsys translate_off
defparam \CPU_inst|ALU0|add_result[1]~2 .lut_mask = 16'h9617;
defparam \CPU_inst|ALU0|add_result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneive_lcell_comb \CPU_inst|ALU0|add_result[2]~4 (
// Equation(s):
// \CPU_inst|ALU0|add_result[2]~4_combout  = ((\CPU_inst|alu_b_mux_out[2]~11_combout  $ (\CPU_inst|alu_a_mux_out[2]~5_combout  $ (!\CPU_inst|ALU0|add_result[1]~3 )))) # (GND)
// \CPU_inst|ALU0|add_result[2]~5  = CARRY((\CPU_inst|alu_b_mux_out[2]~11_combout  & ((\CPU_inst|alu_a_mux_out[2]~5_combout ) # (!\CPU_inst|ALU0|add_result[1]~3 ))) # (!\CPU_inst|alu_b_mux_out[2]~11_combout  & (\CPU_inst|alu_a_mux_out[2]~5_combout  & 
// !\CPU_inst|ALU0|add_result[1]~3 )))

	.dataa(\CPU_inst|alu_b_mux_out[2]~11_combout ),
	.datab(\CPU_inst|alu_a_mux_out[2]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|ALU0|add_result[1]~3 ),
	.combout(\CPU_inst|ALU0|add_result[2]~4_combout ),
	.cout(\CPU_inst|ALU0|add_result[2]~5 ));
// synopsys translate_off
defparam \CPU_inst|ALU0|add_result[2]~4 .lut_mask = 16'h698E;
defparam \CPU_inst|ALU0|add_result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneive_lcell_comb \CPU_inst|ALU0|Mux5~1 (
// Equation(s):
// \CPU_inst|ALU0|Mux5~1_combout  = (\CPU_inst|alu_op3 [0] & ((\CPU_inst|ALU0|add_result[2]~4_combout ))) # (!\CPU_inst|alu_op3 [0] & (\CPU_inst|ALU0|Mux5~0_combout ))

	.dataa(\CPU_inst|alu_op3 [0]),
	.datab(gnd),
	.datac(\CPU_inst|ALU0|Mux5~0_combout ),
	.datad(\CPU_inst|ALU0|add_result[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux5~1 .lut_mask = 16'hFA50;
defparam \CPU_inst|ALU0|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N29
dffeas \CPU_inst|ALU0|alu_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|alu_reg[2]~5_combout ),
	.asdata(\CPU_inst|ALU0|Mux5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|alu_op3 [1]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|alu_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|alu_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
cycloneive_lcell_comb \CPU_inst|reg_file0|ivr_reg[2]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|ivr_reg[2]~feeder_combout  = \CPU_inst|ALU0|alu_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|ivr_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivr_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|ivr_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N3
dffeas \CPU_inst|reg_file0|ivr_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|ivr_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivr_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N15
dffeas \d_cache_inst|byte_address[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|reg_file0|ivr_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d_cache_inst|CPU_data_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|byte_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|byte_address[2] .is_wysiwyg = "true";
defparam \d_cache_inst|byte_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N30
cycloneive_lcell_comb \d_cache_inst|Mux5~2 (
// Equation(s):
// \d_cache_inst|Mux5~2_combout  = (\d_cache_inst|byte_address [1] & ((\d_cache_inst|byte_address [0]) # ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [50])))) # (!\d_cache_inst|byte_address [1] & (!\d_cache_inst|byte_address [0] & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [34]))))

	.dataa(\d_cache_inst|byte_address [1]),
	.datab(\d_cache_inst|byte_address [0]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [50]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [34]),
	.cin(gnd),
	.combout(\d_cache_inst|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Mux5~2 .lut_mask = 16'hB9A8;
defparam \d_cache_inst|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N6
cycloneive_lcell_comb \d_cache_inst|Mux5~3 (
// Equation(s):
// \d_cache_inst|Mux5~3_combout  = (\d_cache_inst|byte_address [0] & ((\d_cache_inst|Mux5~2_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [58]))) # (!\d_cache_inst|Mux5~2_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [42])))) # (!\d_cache_inst|byte_address [0] & (((\d_cache_inst|Mux5~2_combout ))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [42]),
	.datab(\d_cache_inst|byte_address [0]),
	.datac(\d_cache_inst|Mux5~2_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [58]),
	.cin(gnd),
	.combout(\d_cache_inst|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Mux5~3 .lut_mask = 16'hF838;
defparam \d_cache_inst|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N10
cycloneive_lcell_comb \d_cache_inst|Mux5~0 (
// Equation(s):
// \d_cache_inst|Mux5~0_combout  = (\d_cache_inst|byte_address [1] & (\d_cache_inst|byte_address [0])) # (!\d_cache_inst|byte_address [1] & ((\d_cache_inst|byte_address [0] & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [10])) # 
// (!\d_cache_inst|byte_address [0] & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [2])))))

	.dataa(\d_cache_inst|byte_address [1]),
	.datab(\d_cache_inst|byte_address [0]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\d_cache_inst|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Mux5~0 .lut_mask = 16'hD9C8;
defparam \d_cache_inst|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N20
cycloneive_lcell_comb \d_cache_inst|Mux5~1 (
// Equation(s):
// \d_cache_inst|Mux5~1_combout  = (\d_cache_inst|Mux5~0_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [26]) # ((!\d_cache_inst|byte_address [1])))) # (!\d_cache_inst|Mux5~0_combout  & (((\d_cache_inst|byte_address [1] & 
// \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\d_cache_inst|Mux5~0_combout ),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [26]),
	.datac(\d_cache_inst|byte_address [1]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\d_cache_inst|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Mux5~1 .lut_mask = 16'hDA8A;
defparam \d_cache_inst|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N24
cycloneive_lcell_comb \CPU_inst|IV_in[2]~3 (
// Equation(s):
// \CPU_inst|IV_in[2]~3_combout  = (\d_cache_inst|byte_address [2] & (\d_cache_inst|Mux5~3_combout )) # (!\d_cache_inst|byte_address [2] & ((\d_cache_inst|Mux5~1_combout )))

	.dataa(\d_cache_inst|byte_address [2]),
	.datab(\d_cache_inst|Mux5~3_combout ),
	.datac(gnd),
	.datad(\d_cache_inst|Mux5~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in[2]~3 .lut_mask = 16'hDD88;
defparam \CPU_inst|IV_in[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb \timer_inst|Mux6~0 (
// Equation(s):
// \timer_inst|Mux6~0_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\CPU_inst|reg_file0|ivr_reg [1]) # ((\timer_inst|counter [10])))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (!\CPU_inst|reg_file0|ivr_reg [1] & ((\timer_inst|counter [2]))))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(\CPU_inst|reg_file0|ivr_reg [1]),
	.datac(\timer_inst|counter [10]),
	.datad(\timer_inst|counter [2]),
	.cin(gnd),
	.combout(\timer_inst|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux6~0 .lut_mask = 16'hB9A8;
defparam \timer_inst|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \timer_inst|Mux6~1 (
// Equation(s):
// \timer_inst|Mux6~1_combout  = (\timer_inst|Mux6~0_combout  & (((\timer_inst|WideOr0~combout )) # (!\CPU_inst|reg_file0|ivr_reg [1]))) # (!\timer_inst|Mux6~0_combout  & (\CPU_inst|reg_file0|ivr_reg [1] & (\timer_inst|counter [18])))

	.dataa(\timer_inst|Mux6~0_combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [1]),
	.datac(\timer_inst|counter [18]),
	.datad(\timer_inst|WideOr0~combout ),
	.cin(gnd),
	.combout(\timer_inst|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux6~1 .lut_mask = 16'hEA62;
defparam \timer_inst|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N23
dffeas \timer_inst|to_cpu[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer_inst|to_cpu[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|to_cpu [2]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|to_cpu[2] .is_wysiwyg = "true";
defparam \timer_inst|to_cpu[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N8
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data~3 (
// Equation(s):
// \serial_inst|UART_inst|rx_data~3_combout  = (!\serial_inst|UART_inst|rx_frame [3] & !\rst~q )

	.dataa(\serial_inst|UART_inst|rx_frame [3]),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data~3 .lut_mask = 16'h0505;
defparam \serial_inst|UART_inst|rx_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N9
dffeas \serial_inst|UART_inst|rx_data[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_data~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[2] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N9
dffeas \serial_inst|rx_queue|queue_mem~2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~2 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~2 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N31
dffeas \serial_inst|rx_queue|queue_mem~10 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~10 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N8
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~76 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~76_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1]) # ((\serial_inst|rx_queue|queue_mem~10_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (!\serial_inst|rx_queue|read_addr [1] & 
// (\serial_inst|rx_queue|queue_mem~2_q )))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|read_addr [1]),
	.datac(\serial_inst|rx_queue|queue_mem~2_q ),
	.datad(\serial_inst|rx_queue|queue_mem~10_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~76_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~76 .lut_mask = 16'hBA98;
defparam \serial_inst|rx_queue|queue_mem~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N23
dffeas \serial_inst|rx_queue|queue_mem~26 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~26 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N12
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~18feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~18feeder_combout  = \serial_inst|UART_inst|rx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|rx_data [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~18feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~18feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|rx_queue|queue_mem~18feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N13
dffeas \serial_inst|rx_queue|queue_mem~18 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~18 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N22
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~77 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~77_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~76_combout  & (\serial_inst|rx_queue|queue_mem~26_q )) # (!\serial_inst|rx_queue|queue_mem~76_combout  & 
// ((\serial_inst|rx_queue|queue_mem~18_q ))))) # (!\serial_inst|rx_queue|read_addr [1] & (\serial_inst|rx_queue|queue_mem~76_combout ))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|queue_mem~76_combout ),
	.datac(\serial_inst|rx_queue|queue_mem~26_q ),
	.datad(\serial_inst|rx_queue|queue_mem~18_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~77_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~77 .lut_mask = 16'hE6C4;
defparam \serial_inst|rx_queue|queue_mem~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N19
dffeas \serial_inst|rx_queue|queue_mem~50 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~50 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N21
dffeas \serial_inst|rx_queue|queue_mem~34 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~34 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N20
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~74 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~74_combout  = (\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|read_addr [1])))) # (!\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1] & (\serial_inst|rx_queue|queue_mem~50_q )) # 
// (!\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~34_q )))))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|queue_mem~50_q ),
	.datac(\serial_inst|rx_queue|queue_mem~34_q ),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~74_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~74 .lut_mask = 16'hEE50;
defparam \serial_inst|rx_queue|queue_mem~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N19
dffeas \serial_inst|rx_queue|queue_mem~58 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~58 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N25
dffeas \serial_inst|rx_queue|queue_mem~42 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~42 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N18
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~75 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~75_combout  = (\serial_inst|rx_queue|queue_mem~74_combout  & (((\serial_inst|rx_queue|queue_mem~58_q )) # (!\serial_inst|rx_queue|read_addr [0]))) # (!\serial_inst|rx_queue|queue_mem~74_combout  & 
// (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~42_q ))))

	.dataa(\serial_inst|rx_queue|queue_mem~74_combout ),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~58_q ),
	.datad(\serial_inst|rx_queue|queue_mem~42_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~75_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~75 .lut_mask = 16'hE6A2;
defparam \serial_inst|rx_queue|queue_mem~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N28
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~78 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~78_combout  = (\serial_inst|rx_queue|read_addr [2] & ((\serial_inst|rx_queue|queue_mem~75_combout ))) # (!\serial_inst|rx_queue|read_addr [2] & (\serial_inst|rx_queue|queue_mem~77_combout ))

	.dataa(\serial_inst|rx_queue|queue_mem~77_combout ),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|read_addr [2]),
	.datad(\serial_inst|rx_queue|queue_mem~75_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~78_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~78 .lut_mask = 16'hFA0A;
defparam \serial_inst|rx_queue|queue_mem~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N29
dffeas \serial_inst|rx_queue|dout[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|dout[2] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N18
cycloneive_lcell_comb \serial_inst|to_CPU~2 (
// Equation(s):
// \serial_inst|to_CPU~2_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((!\serial_inst|tx_queue|full~q ))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\serial_inst|rx_queue|dout [2]))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|dout [2]),
	.datad(\serial_inst|tx_queue|full~q ),
	.cin(gnd),
	.combout(\serial_inst|to_CPU~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|to_CPU~2 .lut_mask = 16'h50FA;
defparam \serial_inst|to_CPU~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N19
dffeas \serial_inst|to_CPU[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|to_CPU~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|to_CPU [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|to_CPU[2] .is_wysiwyg = "true";
defparam \serial_inst|to_CPU[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N26
cycloneive_lcell_comb \to_CPU_left[2]~7 (
// Equation(s):
// \to_CPU_left[2]~7_combout  = (\prev_serial_en~q  & ((\serial_inst|to_CPU [2]) # ((\timer_inst|to_cpu [2] & \prev_timer_en~q )))) # (!\prev_serial_en~q  & (\timer_inst|to_cpu [2] & (\prev_timer_en~q )))

	.dataa(\prev_serial_en~q ),
	.datab(\timer_inst|to_cpu [2]),
	.datac(\prev_timer_en~q ),
	.datad(\serial_inst|to_CPU [2]),
	.cin(gnd),
	.combout(\to_CPU_left[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[2]~7 .lut_mask = 16'hEAC0;
defparam \to_CPU_left[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cycloneive_lcell_comb \intcon_inst|control~6 (
// Equation(s):
// \intcon_inst|control~6_combout  = (!\rst~q  & \CPU_inst|shift_merge0|LBD_reg [2])

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [2]),
	.cin(gnd),
	.combout(\intcon_inst|control~6_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|control~6 .lut_mask = 16'h5500;
defparam \intcon_inst|control~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N13
dffeas \intcon_inst|control[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|control~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|control~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|control [2]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|control[2] .is_wysiwyg = "true";
defparam \intcon_inst|control[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
cycloneive_lcell_comb \intcon_inst|prev_in~5 (
// Equation(s):
// \intcon_inst|prev_in~5_combout  = (!\VGA_inst|VDG|VSYNC~q  & ((\intcon_inst|control [0]) # (\intcon_inst|prev_in [2])))

	.dataa(gnd),
	.datab(\intcon_inst|control [0]),
	.datac(\intcon_inst|prev_in [2]),
	.datad(\VGA_inst|VDG|VSYNC~q ),
	.cin(gnd),
	.combout(\intcon_inst|prev_in~5_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|prev_in~5 .lut_mask = 16'h00FC;
defparam \intcon_inst|prev_in~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N7
dffeas \intcon_inst|prev_in[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|prev_in~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|prev_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|prev_in[2] .is_wysiwyg = "true";
defparam \intcon_inst|prev_in[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cycloneive_lcell_comb \intcon_inst|status~11 (
// Equation(s):
// \intcon_inst|status~11_combout  = (\intcon_inst|status [2]) # ((!\intcon_inst|prev_in [2] & (\intcon_inst|control [0] & !\VGA_inst|VDG|VSYNC~q )))

	.dataa(\intcon_inst|prev_in [2]),
	.datab(\intcon_inst|status [2]),
	.datac(\intcon_inst|control [0]),
	.datad(\VGA_inst|VDG|VSYNC~q ),
	.cin(gnd),
	.combout(\intcon_inst|status~11_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~11 .lut_mask = 16'hCCDC;
defparam \intcon_inst|status~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cycloneive_lcell_comb \intcon_inst|status~12 (
// Equation(s):
// \intcon_inst|status~12_combout  = (\intcon_en~combout  & ((\always1~0_combout  & ((\CPU_inst|shift_merge0|LBD_reg [2]))) # (!\always1~0_combout  & (\intcon_inst|status~11_combout )))) # (!\intcon_en~combout  & (((\intcon_inst|status~11_combout ))))

	.dataa(\intcon_en~combout ),
	.datab(\always1~0_combout ),
	.datac(\intcon_inst|status~11_combout ),
	.datad(\CPU_inst|shift_merge0|LBD_reg [2]),
	.cin(gnd),
	.combout(\intcon_inst|status~12_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~12 .lut_mask = 16'hF870;
defparam \intcon_inst|status~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N29
dffeas \intcon_inst|status[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|status~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|status [2]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|status[2] .is_wysiwyg = "true";
defparam \intcon_inst|status[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cycloneive_lcell_comb \intcon_inst|to_cpu~3 (
// Equation(s):
// \intcon_inst|to_cpu~3_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & (\intcon_inst|control [2])) # (!\CPU_inst|reg_file0|ivr_reg [0] & ((\intcon_inst|status [2])))

	.dataa(gnd),
	.datab(\intcon_inst|control [2]),
	.datac(\intcon_inst|status [2]),
	.datad(\CPU_inst|reg_file0|ivr_reg [0]),
	.cin(gnd),
	.combout(\intcon_inst|to_cpu~3_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|to_cpu~3 .lut_mask = 16'hCCF0;
defparam \intcon_inst|to_cpu~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N25
dffeas \intcon_inst|to_cpu[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|to_cpu~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|to_cpu[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|to_cpu [2]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|to_cpu[2] .is_wysiwyg = "true";
defparam \intcon_inst|to_cpu[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N10
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_data~3 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_data~3_combout  = (\keyboard_inst|ps2_host_inst|rx_shift_reg [4] & \keyboard_inst|ps2_host_inst|rx_shift_reg [0])

	.dataa(\keyboard_inst|ps2_host_inst|rx_shift_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data~3 .lut_mask = 16'hAA00;
defparam \keyboard_inst|ps2_host_inst|rx_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N11
dffeas \keyboard_inst|ps2_host_inst|rx_data[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_data~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data[2] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N23
dffeas \keyboard_inst|rx_queue|queue_mem~42 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~42 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N29
dffeas \keyboard_inst|rx_queue|queue_mem~58 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~58 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N17
dffeas \keyboard_inst|rx_queue|queue_mem~34 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~34 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N11
dffeas \keyboard_inst|rx_queue|queue_mem~50 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~50 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~74 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~74_combout  = (\keyboard_inst|rx_queue|read_addr [0] & (\keyboard_inst|rx_queue|read_addr [1])) # (!\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|read_addr [1] & 
// ((\keyboard_inst|rx_queue|queue_mem~50_q ))) # (!\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|queue_mem~34_q ))))

	.dataa(\keyboard_inst|rx_queue|read_addr [0]),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~34_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~50_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~74_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~74 .lut_mask = 16'hDC98;
defparam \keyboard_inst|rx_queue|queue_mem~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N28
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~75 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~75_combout  = (\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|queue_mem~74_combout  & ((\keyboard_inst|rx_queue|queue_mem~58_q ))) # (!\keyboard_inst|rx_queue|queue_mem~74_combout  & 
// (\keyboard_inst|rx_queue|queue_mem~42_q )))) # (!\keyboard_inst|rx_queue|read_addr [0] & (((\keyboard_inst|rx_queue|queue_mem~74_combout ))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~42_q ),
	.datab(\keyboard_inst|rx_queue|read_addr [0]),
	.datac(\keyboard_inst|rx_queue|queue_mem~58_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~74_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~75_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~75 .lut_mask = 16'hF388;
defparam \keyboard_inst|rx_queue|queue_mem~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N23
dffeas \keyboard_inst|rx_queue|queue_mem~18 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~18 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N31
dffeas \keyboard_inst|rx_queue|queue_mem~26 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~26 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N29
dffeas \keyboard_inst|rx_queue|queue_mem~2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~2 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~2 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N9
dffeas \keyboard_inst|rx_queue|queue_mem~10 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~10 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~76 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~76_combout  = (\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|read_addr [1]) # ((\keyboard_inst|rx_queue|queue_mem~10_q )))) # (!\keyboard_inst|rx_queue|read_addr [0] & 
// (!\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|queue_mem~2_q )))

	.dataa(\keyboard_inst|rx_queue|read_addr [0]),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~2_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~10_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~76_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~76 .lut_mask = 16'hBA98;
defparam \keyboard_inst|rx_queue|queue_mem~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N30
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~77 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~77_combout  = (\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|queue_mem~76_combout  & ((\keyboard_inst|rx_queue|queue_mem~26_q ))) # (!\keyboard_inst|rx_queue|queue_mem~76_combout  & 
// (\keyboard_inst|rx_queue|queue_mem~18_q )))) # (!\keyboard_inst|rx_queue|read_addr [1] & (((\keyboard_inst|rx_queue|queue_mem~76_combout ))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~18_q ),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~26_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~76_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~77_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~77 .lut_mask = 16'hF388;
defparam \keyboard_inst|rx_queue|queue_mem~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N26
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~78 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~78_combout  = (\keyboard_inst|rx_queue|read_addr [2] & (\keyboard_inst|rx_queue|queue_mem~75_combout )) # (!\keyboard_inst|rx_queue|read_addr [2] & ((\keyboard_inst|rx_queue|queue_mem~77_combout )))

	.dataa(\keyboard_inst|rx_queue|queue_mem~75_combout ),
	.datab(\keyboard_inst|rx_queue|read_addr [2]),
	.datac(\keyboard_inst|rx_queue|queue_mem~77_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~78_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~78 .lut_mask = 16'hB8B8;
defparam \keyboard_inst|rx_queue|queue_mem~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N27
dffeas \keyboard_inst|rx_queue|dout[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|queue_mem~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|dout[2] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \keyboard_inst|to_CPU~2 (
// Equation(s):
// \keyboard_inst|to_CPU~2_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((!\keyboard_inst|tx_queue|full~q ))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\keyboard_inst|rx_queue|dout [2]))

	.dataa(gnd),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\keyboard_inst|rx_queue|dout [2]),
	.datad(\keyboard_inst|tx_queue|full~q ),
	.cin(gnd),
	.combout(\keyboard_inst|to_CPU~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|to_CPU~2 .lut_mask = 16'h30FC;
defparam \keyboard_inst|to_CPU~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N25
dffeas \keyboard_inst|to_CPU[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|to_CPU~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|to_CPU [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|to_CPU[2] .is_wysiwyg = "true";
defparam \keyboard_inst|to_CPU[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
cycloneive_lcell_comb \to_CPU_left[2]~6 (
// Equation(s):
// \to_CPU_left[2]~6_combout  = (\prev_keyboard_en~q  & ((\keyboard_inst|to_CPU [2]) # ((\prev_VGA_en~q  & \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [2])))) # (!\prev_keyboard_en~q  & (\prev_VGA_en~q  & 
// ((\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\prev_keyboard_en~q ),
	.datab(\prev_VGA_en~q ),
	.datac(\keyboard_inst|to_CPU [2]),
	.datad(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\to_CPU_left[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[2]~6 .lut_mask = 16'hECA0;
defparam \to_CPU_left[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N4
cycloneive_lcell_comb \to_CPU_left[2]~8 (
// Equation(s):
// \to_CPU_left[2]~8_combout  = (\to_CPU_left[2]~7_combout ) # ((\to_CPU_left[2]~6_combout ) # ((\prev_intcon_en~q  & \intcon_inst|to_cpu [2])))

	.dataa(\to_CPU_left[2]~7_combout ),
	.datab(\prev_intcon_en~q ),
	.datac(\intcon_inst|to_cpu [2]),
	.datad(\to_CPU_left[2]~6_combout ),
	.cin(gnd),
	.combout(\to_CPU_left[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[2]~8 .lut_mask = 16'hFFEA;
defparam \to_CPU_left[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N25
dffeas \CPU_inst|IV_in[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|IV_in[2]~3_combout ),
	.asdata(\to_CPU_left[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|IV_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|IV_in[2] .is_wysiwyg = "true";
defparam \CPU_inst|IV_in[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
cycloneive_lcell_comb \CPU_inst|right_rotate1|Mux0~1 (
// Equation(s):
// \CPU_inst|right_rotate1|Mux0~1_combout  = (\CPU_inst|rotate_S01 [0] & (\CPU_inst|IV_in [2])) # (!\CPU_inst|rotate_S01 [0] & ((\CPU_inst|IV_in [1])))

	.dataa(gnd),
	.datab(\CPU_inst|IV_in [2]),
	.datac(\CPU_inst|rotate_S01 [0]),
	.datad(\CPU_inst|IV_in [1]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|Mux0~1 .lut_mask = 16'hCFC0;
defparam \CPU_inst|right_rotate1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
cycloneive_lcell_comb \CPU_inst|right_rotate1|rotate_reg[7]~0 (
// Equation(s):
// \CPU_inst|right_rotate1|rotate_reg[7]~0_combout  = (\CPU_inst|rotate_S01 [1] & ((\CPU_inst|right_rotate1|Mux0~1_combout ))) # (!\CPU_inst|rotate_S01 [1] & (\CPU_inst|right_rotate1|Mux0~0_combout ))

	.dataa(\CPU_inst|rotate_S01 [1]),
	.datab(\CPU_inst|right_rotate1|Mux0~0_combout ),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate1|Mux0~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|rotate_reg[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[7]~0 .lut_mask = 16'hEE44;
defparam \CPU_inst|right_rotate1|rotate_reg[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cycloneive_lcell_comb \CPU_inst|right_rotate1|Mux0~3 (
// Equation(s):
// \CPU_inst|right_rotate1|Mux0~3_combout  = (\CPU_inst|rotate_S01 [0] & ((\CPU_inst|IV_in [6]))) # (!\CPU_inst|rotate_S01 [0] & (\CPU_inst|IV_in [5]))

	.dataa(\CPU_inst|IV_in [5]),
	.datab(gnd),
	.datac(\CPU_inst|rotate_S01 [0]),
	.datad(\CPU_inst|IV_in [6]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|Mux0~3 .lut_mask = 16'hFA0A;
defparam \CPU_inst|right_rotate1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cycloneive_lcell_comb \CPU_inst|right_rotate1|rotate_reg[3]~4 (
// Equation(s):
// \CPU_inst|right_rotate1|rotate_reg[3]~4_combout  = (\CPU_inst|rotate_S01 [1] & ((\CPU_inst|right_rotate1|Mux0~3_combout ))) # (!\CPU_inst|rotate_S01 [1] & (\CPU_inst|right_rotate1|Mux0~2_combout ))

	.dataa(\CPU_inst|rotate_S01 [1]),
	.datab(\CPU_inst|right_rotate1|Mux0~2_combout ),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|rotate_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[3]~4 .lut_mask = 16'hEE44;
defparam \CPU_inst|right_rotate1|rotate_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N15
dffeas \CPU_inst|right_rotate1|rotate_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate1|rotate_reg[7]~0_combout ),
	.asdata(\CPU_inst|right_rotate1|rotate_reg[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|rotate_S01 [2]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate1|rotate_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate1|rotate_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneive_lcell_comb \CPU_inst|mask0|mask_reg~0 (
// Equation(s):
// \CPU_inst|mask0|mask_reg~0_combout  = (!\CPU_inst|mask_L2 [0] & (\CPU_inst|right_rotate1|rotate_reg [7] & (!\CPU_inst|mask_L2 [1] & !\CPU_inst|mask_L2 [2])))

	.dataa(\CPU_inst|mask_L2 [0]),
	.datab(\CPU_inst|right_rotate1|rotate_reg [7]),
	.datac(\CPU_inst|mask_L2 [1]),
	.datad(\CPU_inst|mask_L2 [2]),
	.cin(gnd),
	.combout(\CPU_inst|mask0|mask_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg~0 .lut_mask = 16'h0004;
defparam \CPU_inst|mask0|mask_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N9
dffeas \CPU_inst|mask0|mask_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask0|mask_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask0|mask_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|mask0|mask_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N28
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~2 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~2_combout  = (!\CPU_inst|rotate_mux2~q  & ((\CPU_inst|rotate_R2 [0] & ((\CPU_inst|reg_file0|a_data[2]~17_combout ))) # (!\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[1]~20_combout ))))

	.dataa(\CPU_inst|reg_file0|a_data[1]~20_combout ),
	.datab(\CPU_inst|rotate_R2 [0]),
	.datac(\CPU_inst|rotate_mux2~q ),
	.datad(\CPU_inst|reg_file0|a_data[2]~17_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~2 .lut_mask = 16'h0E02;
defparam \CPU_inst|right_rotate0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneive_lcell_comb \CPU_inst|right_rotate0|rotate_reg[7]~0 (
// Equation(s):
// \CPU_inst|right_rotate0|rotate_reg[7]~0_combout  = (\CPU_inst|rotate_R2 [1] & (\CPU_inst|right_rotate0|Mux0~2_combout )) # (!\CPU_inst|rotate_R2 [1] & ((\CPU_inst|right_rotate0|Mux0~1_combout )))

	.dataa(\CPU_inst|right_rotate0|Mux0~2_combout ),
	.datab(\CPU_inst|rotate_R2 [1]),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate0|Mux0~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|rotate_reg[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[7]~0 .lut_mask = 16'hBB88;
defparam \CPU_inst|right_rotate0|rotate_reg[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N19
dffeas \CPU_inst|right_rotate0|rotate_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate0|rotate_reg[7]~0_combout ),
	.asdata(\CPU_inst|right_rotate0|Mux0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|rotate_R2 [2]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate0|rotate_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate0|rotate_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneive_lcell_comb \CPU_inst|alu_a_mux_out[7]~0 (
// Equation(s):
// \CPU_inst|alu_a_mux_out[7]~0_combout  = (\CPU_inst|alu_a_source3~q  & (\CPU_inst|mask0|mask_reg [7])) # (!\CPU_inst|alu_a_source3~q  & ((\CPU_inst|right_rotate0|rotate_reg [7])))

	.dataa(\CPU_inst|alu_a_source3~q ),
	.datab(\CPU_inst|mask0|mask_reg [7]),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate0|rotate_reg [7]),
	.cin(gnd),
	.combout(\CPU_inst|alu_a_mux_out[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_a_mux_out[7]~0 .lut_mask = 16'hDD88;
defparam \CPU_inst|alu_a_mux_out[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N27
dffeas \CPU_inst|right_rotate1|rotate_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate1|rotate_reg[6]~1_combout ),
	.asdata(\CPU_inst|right_rotate1|rotate_reg[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|rotate_S01 [2]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate1|rotate_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate1|rotate_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneive_lcell_comb \CPU_inst|mask0|mask_reg~1 (
// Equation(s):
// \CPU_inst|mask0|mask_reg~1_combout  = (\CPU_inst|right_rotate1|rotate_reg [6] & ((\CPU_inst|mask_L2 [1] & (\CPU_inst|mask_L2 [2] & \CPU_inst|mask_L2 [0])) # (!\CPU_inst|mask_L2 [1] & (!\CPU_inst|mask_L2 [2] & !\CPU_inst|mask_L2 [0]))))

	.dataa(\CPU_inst|mask_L2 [1]),
	.datab(\CPU_inst|mask_L2 [2]),
	.datac(\CPU_inst|right_rotate1|rotate_reg [6]),
	.datad(\CPU_inst|mask_L2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|mask0|mask_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg~1 .lut_mask = 16'h8010;
defparam \CPU_inst|mask0|mask_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N21
dffeas \CPU_inst|mask0|mask_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask0|mask_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask0|mask_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|mask0|mask_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N17
dffeas \CPU_inst|right_rotate0|rotate_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate0|rotate_reg[6]~1_combout ),
	.asdata(\CPU_inst|right_rotate0|Mux0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|rotate_R2 [2]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate0|rotate_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate0|rotate_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneive_lcell_comb \CPU_inst|alu_a_mux_out[6]~1 (
// Equation(s):
// \CPU_inst|alu_a_mux_out[6]~1_combout  = (\CPU_inst|alu_a_source3~q  & (\CPU_inst|mask0|mask_reg [6])) # (!\CPU_inst|alu_a_source3~q  & ((\CPU_inst|right_rotate0|rotate_reg [6])))

	.dataa(gnd),
	.datab(\CPU_inst|alu_a_source3~q ),
	.datac(\CPU_inst|mask0|mask_reg [6]),
	.datad(\CPU_inst|right_rotate0|rotate_reg [6]),
	.cin(gnd),
	.combout(\CPU_inst|alu_a_mux_out[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_a_mux_out[6]~1 .lut_mask = 16'hF3C0;
defparam \CPU_inst|alu_a_mux_out[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N3
dffeas \CPU_inst|right_rotate0|rotate_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate0|rotate_reg[5]~2_combout ),
	.asdata(\CPU_inst|right_rotate0|Mux0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|rotate_R2 [2]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate0|rotate_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate0|rotate_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneive_lcell_comb \CPU_inst|alu_a_mux_out[5]~2 (
// Equation(s):
// \CPU_inst|alu_a_mux_out[5]~2_combout  = (\CPU_inst|alu_a_source3~q  & ((\CPU_inst|mask0|mask_reg [5]))) # (!\CPU_inst|alu_a_source3~q  & (\CPU_inst|right_rotate0|rotate_reg [5]))

	.dataa(\CPU_inst|right_rotate0|rotate_reg [5]),
	.datab(\CPU_inst|mask0|mask_reg [5]),
	.datac(gnd),
	.datad(\CPU_inst|alu_a_source3~q ),
	.cin(gnd),
	.combout(\CPU_inst|alu_a_mux_out[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_a_mux_out[5]~2 .lut_mask = 16'hCCAA;
defparam \CPU_inst|alu_a_mux_out[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N11
dffeas \CPU_inst|right_rotate1|rotate_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate1|rotate_reg[4]~3_combout ),
	.asdata(\CPU_inst|right_rotate1|rotate_reg[0]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|rotate_S01 [2]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate1|rotate_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate1|rotate_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cycloneive_lcell_comb \CPU_inst|mask0|mask_reg~3 (
// Equation(s):
// \CPU_inst|mask0|mask_reg~3_combout  = (\CPU_inst|right_rotate1|rotate_reg [4] & (\CPU_inst|mask_L2 [2] $ (((!\CPU_inst|mask_L2 [1] & !\CPU_inst|mask_L2 [0])))))

	.dataa(\CPU_inst|right_rotate1|rotate_reg [4]),
	.datab(\CPU_inst|mask_L2 [2]),
	.datac(\CPU_inst|mask_L2 [1]),
	.datad(\CPU_inst|mask_L2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|mask0|mask_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg~3 .lut_mask = 16'h8882;
defparam \CPU_inst|mask0|mask_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N29
dffeas \CPU_inst|mask0|mask_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask0|mask_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask0|mask_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|mask0|mask_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cycloneive_lcell_comb \CPU_inst|alu_a_mux_out[4]~3 (
// Equation(s):
// \CPU_inst|alu_a_mux_out[4]~3_combout  = (\CPU_inst|alu_a_source3~q  & ((\CPU_inst|mask0|mask_reg [4]))) # (!\CPU_inst|alu_a_source3~q  & (\CPU_inst|right_rotate0|rotate_reg [4]))

	.dataa(\CPU_inst|right_rotate0|rotate_reg [4]),
	.datab(gnd),
	.datac(\CPU_inst|alu_a_source3~q ),
	.datad(\CPU_inst|mask0|mask_reg [4]),
	.cin(gnd),
	.combout(\CPU_inst|alu_a_mux_out[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_a_mux_out[4]~3 .lut_mask = 16'hFA0A;
defparam \CPU_inst|alu_a_mux_out[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N23
dffeas \CPU_inst|right_rotate1|rotate_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate1|rotate_reg[3]~4_combout ),
	.asdata(\CPU_inst|right_rotate1|rotate_reg[7]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|rotate_S01 [2]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate1|rotate_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate1|rotate_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneive_lcell_comb \CPU_inst|mask0|mask_reg~4 (
// Equation(s):
// \CPU_inst|mask0|mask_reg~4_combout  = (\CPU_inst|right_rotate1|rotate_reg [3] & ((\CPU_inst|mask_L2 [2]) # ((!\CPU_inst|mask_L2 [1] & !\CPU_inst|mask_L2 [0]))))

	.dataa(\CPU_inst|mask_L2 [1]),
	.datab(\CPU_inst|mask_L2 [2]),
	.datac(\CPU_inst|right_rotate1|rotate_reg [3]),
	.datad(\CPU_inst|mask_L2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|mask0|mask_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg~4 .lut_mask = 16'hC0D0;
defparam \CPU_inst|mask0|mask_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N17
dffeas \CPU_inst|mask0|mask_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask0|mask_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask0|mask_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|mask0|mask_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneive_lcell_comb \CPU_inst|alu_a_mux_out[3]~4 (
// Equation(s):
// \CPU_inst|alu_a_mux_out[3]~4_combout  = (\CPU_inst|alu_a_source3~q  & (\CPU_inst|mask0|mask_reg [3])) # (!\CPU_inst|alu_a_source3~q  & ((\CPU_inst|right_rotate0|rotate_reg [3])))

	.dataa(\CPU_inst|mask0|mask_reg [3]),
	.datab(\CPU_inst|alu_a_source3~q ),
	.datac(\CPU_inst|right_rotate0|rotate_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|alu_a_mux_out[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_a_mux_out[3]~4 .lut_mask = 16'hB8B8;
defparam \CPU_inst|alu_a_mux_out[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cycloneive_lcell_comb \CPU_inst|ALU0|add_result[3]~6 (
// Equation(s):
// \CPU_inst|ALU0|add_result[3]~6_combout  = (\CPU_inst|alu_a_mux_out[3]~4_combout  & ((\CPU_inst|alu_b_mux_out[3]~9_combout  & (\CPU_inst|ALU0|add_result[2]~5  & VCC)) # (!\CPU_inst|alu_b_mux_out[3]~9_combout  & (!\CPU_inst|ALU0|add_result[2]~5 )))) # 
// (!\CPU_inst|alu_a_mux_out[3]~4_combout  & ((\CPU_inst|alu_b_mux_out[3]~9_combout  & (!\CPU_inst|ALU0|add_result[2]~5 )) # (!\CPU_inst|alu_b_mux_out[3]~9_combout  & ((\CPU_inst|ALU0|add_result[2]~5 ) # (GND)))))
// \CPU_inst|ALU0|add_result[3]~7  = CARRY((\CPU_inst|alu_a_mux_out[3]~4_combout  & (!\CPU_inst|alu_b_mux_out[3]~9_combout  & !\CPU_inst|ALU0|add_result[2]~5 )) # (!\CPU_inst|alu_a_mux_out[3]~4_combout  & ((!\CPU_inst|ALU0|add_result[2]~5 ) # 
// (!\CPU_inst|alu_b_mux_out[3]~9_combout ))))

	.dataa(\CPU_inst|alu_a_mux_out[3]~4_combout ),
	.datab(\CPU_inst|alu_b_mux_out[3]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|ALU0|add_result[2]~5 ),
	.combout(\CPU_inst|ALU0|add_result[3]~6_combout ),
	.cout(\CPU_inst|ALU0|add_result[3]~7 ));
// synopsys translate_off
defparam \CPU_inst|ALU0|add_result[3]~6 .lut_mask = 16'h9617;
defparam \CPU_inst|ALU0|add_result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneive_lcell_comb \CPU_inst|ALU0|add_result[4]~8 (
// Equation(s):
// \CPU_inst|ALU0|add_result[4]~8_combout  = ((\CPU_inst|alu_a_mux_out[4]~3_combout  $ (\CPU_inst|alu_b_mux_out[4]~7_combout  $ (!\CPU_inst|ALU0|add_result[3]~7 )))) # (GND)
// \CPU_inst|ALU0|add_result[4]~9  = CARRY((\CPU_inst|alu_a_mux_out[4]~3_combout  & ((\CPU_inst|alu_b_mux_out[4]~7_combout ) # (!\CPU_inst|ALU0|add_result[3]~7 ))) # (!\CPU_inst|alu_a_mux_out[4]~3_combout  & (\CPU_inst|alu_b_mux_out[4]~7_combout  & 
// !\CPU_inst|ALU0|add_result[3]~7 )))

	.dataa(\CPU_inst|alu_a_mux_out[4]~3_combout ),
	.datab(\CPU_inst|alu_b_mux_out[4]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|ALU0|add_result[3]~7 ),
	.combout(\CPU_inst|ALU0|add_result[4]~8_combout ),
	.cout(\CPU_inst|ALU0|add_result[4]~9 ));
// synopsys translate_off
defparam \CPU_inst|ALU0|add_result[4]~8 .lut_mask = 16'h698E;
defparam \CPU_inst|ALU0|add_result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneive_lcell_comb \CPU_inst|ALU0|add_result[5]~10 (
// Equation(s):
// \CPU_inst|ALU0|add_result[5]~10_combout  = (\CPU_inst|alu_a_mux_out[5]~2_combout  & ((\CPU_inst|alu_b_mux_out[5]~5_combout  & (\CPU_inst|ALU0|add_result[4]~9  & VCC)) # (!\CPU_inst|alu_b_mux_out[5]~5_combout  & (!\CPU_inst|ALU0|add_result[4]~9 )))) # 
// (!\CPU_inst|alu_a_mux_out[5]~2_combout  & ((\CPU_inst|alu_b_mux_out[5]~5_combout  & (!\CPU_inst|ALU0|add_result[4]~9 )) # (!\CPU_inst|alu_b_mux_out[5]~5_combout  & ((\CPU_inst|ALU0|add_result[4]~9 ) # (GND)))))
// \CPU_inst|ALU0|add_result[5]~11  = CARRY((\CPU_inst|alu_a_mux_out[5]~2_combout  & (!\CPU_inst|alu_b_mux_out[5]~5_combout  & !\CPU_inst|ALU0|add_result[4]~9 )) # (!\CPU_inst|alu_a_mux_out[5]~2_combout  & ((!\CPU_inst|ALU0|add_result[4]~9 ) # 
// (!\CPU_inst|alu_b_mux_out[5]~5_combout ))))

	.dataa(\CPU_inst|alu_a_mux_out[5]~2_combout ),
	.datab(\CPU_inst|alu_b_mux_out[5]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|ALU0|add_result[4]~9 ),
	.combout(\CPU_inst|ALU0|add_result[5]~10_combout ),
	.cout(\CPU_inst|ALU0|add_result[5]~11 ));
// synopsys translate_off
defparam \CPU_inst|ALU0|add_result[5]~10 .lut_mask = 16'h9617;
defparam \CPU_inst|ALU0|add_result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneive_lcell_comb \CPU_inst|ALU0|add_result[6]~12 (
// Equation(s):
// \CPU_inst|ALU0|add_result[6]~12_combout  = ((\CPU_inst|alu_b_mux_out[6]~3_combout  $ (\CPU_inst|alu_a_mux_out[6]~1_combout  $ (!\CPU_inst|ALU0|add_result[5]~11 )))) # (GND)
// \CPU_inst|ALU0|add_result[6]~13  = CARRY((\CPU_inst|alu_b_mux_out[6]~3_combout  & ((\CPU_inst|alu_a_mux_out[6]~1_combout ) # (!\CPU_inst|ALU0|add_result[5]~11 ))) # (!\CPU_inst|alu_b_mux_out[6]~3_combout  & (\CPU_inst|alu_a_mux_out[6]~1_combout  & 
// !\CPU_inst|ALU0|add_result[5]~11 )))

	.dataa(\CPU_inst|alu_b_mux_out[6]~3_combout ),
	.datab(\CPU_inst|alu_a_mux_out[6]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|ALU0|add_result[5]~11 ),
	.combout(\CPU_inst|ALU0|add_result[6]~12_combout ),
	.cout(\CPU_inst|ALU0|add_result[6]~13 ));
// synopsys translate_off
defparam \CPU_inst|ALU0|add_result[6]~12 .lut_mask = 16'h698E;
defparam \CPU_inst|ALU0|add_result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneive_lcell_comb \CPU_inst|ALU0|add_result[7]~14 (
// Equation(s):
// \CPU_inst|ALU0|add_result[7]~14_combout  = (\CPU_inst|alu_b_mux_out[7]~1_combout  & ((\CPU_inst|alu_a_mux_out[7]~0_combout  & (\CPU_inst|ALU0|add_result[6]~13  & VCC)) # (!\CPU_inst|alu_a_mux_out[7]~0_combout  & (!\CPU_inst|ALU0|add_result[6]~13 )))) # 
// (!\CPU_inst|alu_b_mux_out[7]~1_combout  & ((\CPU_inst|alu_a_mux_out[7]~0_combout  & (!\CPU_inst|ALU0|add_result[6]~13 )) # (!\CPU_inst|alu_a_mux_out[7]~0_combout  & ((\CPU_inst|ALU0|add_result[6]~13 ) # (GND)))))
// \CPU_inst|ALU0|add_result[7]~15  = CARRY((\CPU_inst|alu_b_mux_out[7]~1_combout  & (!\CPU_inst|alu_a_mux_out[7]~0_combout  & !\CPU_inst|ALU0|add_result[6]~13 )) # (!\CPU_inst|alu_b_mux_out[7]~1_combout  & ((!\CPU_inst|ALU0|add_result[6]~13 ) # 
// (!\CPU_inst|alu_a_mux_out[7]~0_combout ))))

	.dataa(\CPU_inst|alu_b_mux_out[7]~1_combout ),
	.datab(\CPU_inst|alu_a_mux_out[7]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|ALU0|add_result[6]~13 ),
	.combout(\CPU_inst|ALU0|add_result[7]~14_combout ),
	.cout(\CPU_inst|ALU0|add_result[7]~15 ));
// synopsys translate_off
defparam \CPU_inst|ALU0|add_result[7]~14 .lut_mask = 16'h9617;
defparam \CPU_inst|ALU0|add_result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneive_lcell_comb \CPU_inst|ALU0|Add0~0 (
// Equation(s):
// \CPU_inst|ALU0|Add0~0_combout  = !\CPU_inst|ALU0|add_result[7]~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU_inst|ALU0|add_result[7]~15 ),
	.combout(\CPU_inst|ALU0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Add0~0 .lut_mask = 16'h0F0F;
defparam \CPU_inst|ALU0|Add0~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneive_lcell_comb \CPU_inst|ALU0|OVF_reg~1 (
// Equation(s):
// \CPU_inst|ALU0|OVF_reg~1_combout  = (\CPU_inst|ALU0|OVF_reg~0_combout  & ((\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|ALU0|Add0~0_combout ))) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|ALU0|OVF_reg~q )))) # 
// (!\CPU_inst|ALU0|OVF_reg~0_combout  & (((\CPU_inst|ALU0|OVF_reg~q ))))

	.dataa(\CPU_inst|ALU0|OVF_reg~0_combout ),
	.datab(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.datac(\CPU_inst|ALU0|OVF_reg~q ),
	.datad(\CPU_inst|ALU0|Add0~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|OVF_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|OVF_reg~1 .lut_mask = 16'hF870;
defparam \CPU_inst|ALU0|OVF_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N29
dffeas \CPU_inst|ALU0|OVF_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|OVF_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|OVF_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|OVF_reg .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|OVF_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~10 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~10_combout  = (!\CPU_inst|rotate_mux2~q  & ((\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[1]~20_combout )) # (!\CPU_inst|rotate_R2 [0] & ((\CPU_inst|reg_file0|a_data[0]~23_combout )))))

	.dataa(\CPU_inst|reg_file0|a_data[1]~20_combout ),
	.datab(\CPU_inst|rotate_R2 [0]),
	.datac(\CPU_inst|rotate_mux2~q ),
	.datad(\CPU_inst|reg_file0|a_data[0]~23_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~10 .lut_mask = 16'h0B08;
defparam \CPU_inst|right_rotate0|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N20
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~11 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~11_combout  = (\CPU_inst|right_rotate0|Mux0~10_combout ) # ((\CPU_inst|ALU0|OVF_reg~q  & (!\CPU_inst|rotate_R2 [0] & \CPU_inst|rotate_mux2~q )))

	.dataa(\CPU_inst|ALU0|OVF_reg~q ),
	.datab(\CPU_inst|rotate_R2 [0]),
	.datac(\CPU_inst|rotate_mux2~q ),
	.datad(\CPU_inst|right_rotate0|Mux0~10_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~11 .lut_mask = 16'hFF20;
defparam \CPU_inst|right_rotate0|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cycloneive_lcell_comb \CPU_inst|right_rotate0|rotate_reg[4]~3 (
// Equation(s):
// \CPU_inst|right_rotate0|rotate_reg[4]~3_combout  = (\CPU_inst|rotate_R2 [1] & (\CPU_inst|right_rotate0|Mux0~19_combout )) # (!\CPU_inst|rotate_R2 [1] & ((\CPU_inst|right_rotate0|Mux0~11_combout )))

	.dataa(\CPU_inst|right_rotate0|Mux0~19_combout ),
	.datab(\CPU_inst|rotate_R2 [1]),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate0|Mux0~11_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|rotate_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[4]~3 .lut_mask = 16'hBB88;
defparam \CPU_inst|right_rotate0|rotate_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N1
dffeas \CPU_inst|right_rotate0|rotate_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate0|rotate_reg[4]~3_combout ),
	.asdata(\CPU_inst|right_rotate0|Mux0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|rotate_R2 [2]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate0|rotate_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate0|rotate_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg~15 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg~15_combout  = \CPU_inst|alu_b_mux_out[4]~7_combout  $ (((\CPU_inst|alu_a_source3~q  & ((\CPU_inst|mask0|mask_reg [4]))) # (!\CPU_inst|alu_a_source3~q  & (\CPU_inst|right_rotate0|rotate_reg [4]))))

	.dataa(\CPU_inst|alu_b_mux_out[4]~7_combout ),
	.datab(\CPU_inst|alu_a_source3~q ),
	.datac(\CPU_inst|right_rotate0|rotate_reg [4]),
	.datad(\CPU_inst|mask0|mask_reg [4]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg~15 .lut_mask = 16'h569A;
defparam \CPU_inst|ALU0|alu_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg~14 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg~14_combout  = (\CPU_inst|alu_b_mux_out[4]~7_combout  & ((\CPU_inst|alu_a_source3~q  & ((\CPU_inst|mask0|mask_reg [4]))) # (!\CPU_inst|alu_a_source3~q  & (\CPU_inst|right_rotate0|rotate_reg [4]))))

	.dataa(\CPU_inst|alu_b_mux_out[4]~7_combout ),
	.datab(\CPU_inst|alu_a_source3~q ),
	.datac(\CPU_inst|right_rotate0|rotate_reg [4]),
	.datad(\CPU_inst|mask0|mask_reg [4]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg~14 .lut_mask = 16'hA820;
defparam \CPU_inst|ALU0|alu_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg[4]~3 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg[4]~3_combout  = (\CPU_inst|alu_op3 [0] & (\CPU_inst|ALU0|alu_reg~15_combout )) # (!\CPU_inst|alu_op3 [0] & ((\CPU_inst|ALU0|alu_reg~14_combout )))

	.dataa(\CPU_inst|alu_op3 [0]),
	.datab(\CPU_inst|ALU0|alu_reg~15_combout ),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg~14_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[4]~3 .lut_mask = 16'hDD88;
defparam \CPU_inst|ALU0|alu_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneive_lcell_comb \CPU_inst|ALU0|Mux3~0 (
// Equation(s):
// \CPU_inst|ALU0|Mux3~0_combout  = (\CPU_inst|alu_op3 [2] & ((\CPU_inst|alu_b_mux_out[4]~7_combout ))) # (!\CPU_inst|alu_op3 [2] & (\CPU_inst|alu_a_mux_out[4]~3_combout ))

	.dataa(\CPU_inst|alu_op3 [2]),
	.datab(\CPU_inst|alu_a_mux_out[4]~3_combout ),
	.datac(gnd),
	.datad(\CPU_inst|alu_b_mux_out[4]~7_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux3~0 .lut_mask = 16'hEE44;
defparam \CPU_inst|ALU0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneive_lcell_comb \CPU_inst|ALU0|Mux3~1 (
// Equation(s):
// \CPU_inst|ALU0|Mux3~1_combout  = (\CPU_inst|alu_op3 [0] & ((\CPU_inst|ALU0|add_result[4]~8_combout ))) # (!\CPU_inst|alu_op3 [0] & (\CPU_inst|ALU0|Mux3~0_combout ))

	.dataa(\CPU_inst|alu_op3 [0]),
	.datab(gnd),
	.datac(\CPU_inst|ALU0|Mux3~0_combout ),
	.datad(\CPU_inst|ALU0|add_result[4]~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux3~1 .lut_mask = 16'hFA50;
defparam \CPU_inst|ALU0|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N21
dffeas \CPU_inst|ALU0|alu_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|alu_reg[4]~3_combout ),
	.asdata(\CPU_inst|ALU0|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|alu_op3 [1]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|alu_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|alu_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N5
dffeas \CPU_inst|reg_file0|ivr_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivr_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N29
dffeas \CPU_inst|reg_file0|r3[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r3[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N15
dffeas \CPU_inst|reg_file0|r13[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r13 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r13[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r13[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux3~7 (
// Equation(s):
// \CPU_inst|reg_file0|Mux3~7_combout  = (\CPU_inst|src_raddr1 [2] & (\CPU_inst|src_raddr1 [3])) # (!\CPU_inst|src_raddr1 [2] & ((\CPU_inst|src_raddr1 [3] & ((\CPU_inst|reg_file0|r13 [4]))) # (!\CPU_inst|src_raddr1 [3] & (\CPU_inst|reg_file0|r3 [4]))))

	.dataa(\CPU_inst|src_raddr1 [2]),
	.datab(\CPU_inst|src_raddr1 [3]),
	.datac(\CPU_inst|reg_file0|r3 [4]),
	.datad(\CPU_inst|reg_file0|r13 [4]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux3~7 .lut_mask = 16'hDC98;
defparam \CPU_inst|reg_file0|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux3~8 (
// Equation(s):
// \CPU_inst|reg_file0|Mux3~8_combout  = (\CPU_inst|src_raddr1 [2] & ((\CPU_inst|reg_file0|Mux3~7_combout  & (\CPU_inst|reg_file0|ivr_reg [4])) # (!\CPU_inst|reg_file0|Mux3~7_combout  & ((\CPU_inst|reg_file0|ivl_reg [4]))))) # (!\CPU_inst|src_raddr1 [2] & 
// (((\CPU_inst|reg_file0|Mux3~7_combout ))))

	.dataa(\CPU_inst|reg_file0|ivr_reg [4]),
	.datab(\CPU_inst|src_raddr1 [2]),
	.datac(\CPU_inst|reg_file0|ivl_reg [4]),
	.datad(\CPU_inst|reg_file0|Mux3~7_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux3~8 .lut_mask = 16'hBBC0;
defparam \CPU_inst|reg_file0|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|r12[4]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|r12[4]~feeder_combout  = \CPU_inst|ALU0|alu_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [4]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|r12[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[4]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|r12[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N11
dffeas \CPU_inst|reg_file0|r12[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|r12[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r12 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r12[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N13
dffeas \CPU_inst|reg_file0|r16[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r16 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r16[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r16[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N25
dffeas \CPU_inst|reg_file0|r6[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r6 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r6[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N7
dffeas \CPU_inst|reg_file0|r2[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r2[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N6
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux3~2 (
// Equation(s):
// \CPU_inst|reg_file0|Mux3~2_combout  = (\CPU_inst|src_raddr1 [2] & ((\CPU_inst|reg_file0|r6 [4]) # ((\CPU_inst|src_raddr1 [3])))) # (!\CPU_inst|src_raddr1 [2] & (((\CPU_inst|reg_file0|r2 [4] & !\CPU_inst|src_raddr1 [3]))))

	.dataa(\CPU_inst|src_raddr1 [2]),
	.datab(\CPU_inst|reg_file0|r6 [4]),
	.datac(\CPU_inst|reg_file0|r2 [4]),
	.datad(\CPU_inst|src_raddr1 [3]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux3~2 .lut_mask = 16'hAAD8;
defparam \CPU_inst|reg_file0|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux3~3 (
// Equation(s):
// \CPU_inst|reg_file0|Mux3~3_combout  = (\CPU_inst|src_raddr1 [3] & ((\CPU_inst|reg_file0|Mux3~2_combout  & ((\CPU_inst|reg_file0|r16 [4]))) # (!\CPU_inst|reg_file0|Mux3~2_combout  & (\CPU_inst|reg_file0|r12 [4])))) # (!\CPU_inst|src_raddr1 [3] & 
// (((\CPU_inst|reg_file0|Mux3~2_combout ))))

	.dataa(\CPU_inst|reg_file0|r12 [4]),
	.datab(\CPU_inst|src_raddr1 [3]),
	.datac(\CPU_inst|reg_file0|r16 [4]),
	.datad(\CPU_inst|reg_file0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux3~3 .lut_mask = 16'hF388;
defparam \CPU_inst|reg_file0|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N15
dffeas \CPU_inst|reg_file0|r14[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r14 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r14[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r14[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N7
dffeas \CPU_inst|reg_file0|r4[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r4[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r4[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N6
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux3~4 (
// Equation(s):
// \CPU_inst|reg_file0|Mux3~4_combout  = (\CPU_inst|src_raddr1 [2] & (\CPU_inst|reg_file0|r4 [4])) # (!\CPU_inst|src_raddr1 [2] & ((\CPU_inst|reg_file0|aux [4])))

	.dataa(gnd),
	.datab(\CPU_inst|src_raddr1 [2]),
	.datac(\CPU_inst|reg_file0|r4 [4]),
	.datad(\CPU_inst|reg_file0|aux [4]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux3~4 .lut_mask = 16'hF3C0;
defparam \CPU_inst|reg_file0|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N14
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux3~5 (
// Equation(s):
// \CPU_inst|reg_file0|Mux3~5_combout  = (\CPU_inst|src_raddr1 [3] & (\CPU_inst|src_raddr1 [2] & (\CPU_inst|reg_file0|r14 [4]))) # (!\CPU_inst|src_raddr1 [3] & (((\CPU_inst|reg_file0|Mux3~4_combout ))))

	.dataa(\CPU_inst|src_raddr1 [2]),
	.datab(\CPU_inst|src_raddr1 [3]),
	.datac(\CPU_inst|reg_file0|r14 [4]),
	.datad(\CPU_inst|reg_file0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux3~5 .lut_mask = 16'hB380;
defparam \CPU_inst|reg_file0|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux3~6 (
// Equation(s):
// \CPU_inst|reg_file0|Mux3~6_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0]) # ((\CPU_inst|reg_file0|Mux3~3_combout )))) # (!\CPU_inst|src_raddr1 [1] & (!\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|Mux3~5_combout ))))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|Mux3~3_combout ),
	.datad(\CPU_inst|reg_file0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux3~6 .lut_mask = 16'hB9A8;
defparam \CPU_inst|reg_file0|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N3
dffeas \CPU_inst|reg_file0|r15[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r15 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r15[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r15[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N29
dffeas \CPU_inst|reg_file0|r5[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r5[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r5[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N18
cycloneive_lcell_comb \CPU_inst|reg_file0|r1[4]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|r1[4]~feeder_combout  = \CPU_inst|ALU0|alu_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [4]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|r1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|r1[4]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|r1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N19
dffeas \CPU_inst|reg_file0|r1[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|r1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r1[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N31
dffeas \CPU_inst|reg_file0|r11[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r11 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r11[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r11[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux3~0 (
// Equation(s):
// \CPU_inst|reg_file0|Mux3~0_combout  = (\CPU_inst|src_raddr1 [3] & (((\CPU_inst|reg_file0|r11 [4]) # (\CPU_inst|src_raddr1 [2])))) # (!\CPU_inst|src_raddr1 [3] & (\CPU_inst|reg_file0|r1 [4] & ((!\CPU_inst|src_raddr1 [2]))))

	.dataa(\CPU_inst|src_raddr1 [3]),
	.datab(\CPU_inst|reg_file0|r1 [4]),
	.datac(\CPU_inst|reg_file0|r11 [4]),
	.datad(\CPU_inst|src_raddr1 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux3~0 .lut_mask = 16'hAAE4;
defparam \CPU_inst|reg_file0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux3~1 (
// Equation(s):
// \CPU_inst|reg_file0|Mux3~1_combout  = (\CPU_inst|src_raddr1 [2] & ((\CPU_inst|reg_file0|Mux3~0_combout  & (\CPU_inst|reg_file0|r15 [4])) # (!\CPU_inst|reg_file0|Mux3~0_combout  & ((\CPU_inst|reg_file0|r5 [4]))))) # (!\CPU_inst|src_raddr1 [2] & 
// (((\CPU_inst|reg_file0|Mux3~0_combout ))))

	.dataa(\CPU_inst|reg_file0|r15 [4]),
	.datab(\CPU_inst|src_raddr1 [2]),
	.datac(\CPU_inst|reg_file0|r5 [4]),
	.datad(\CPU_inst|reg_file0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux3~1 .lut_mask = 16'hBBC0;
defparam \CPU_inst|reg_file0|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N18
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux3~9 (
// Equation(s):
// \CPU_inst|reg_file0|Mux3~9_combout  = (\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|Mux3~6_combout  & (\CPU_inst|reg_file0|Mux3~8_combout )) # (!\CPU_inst|reg_file0|Mux3~6_combout  & ((\CPU_inst|reg_file0|Mux3~1_combout ))))) # (!\CPU_inst|src_raddr1 
// [0] & (((\CPU_inst|reg_file0|Mux3~6_combout ))))

	.dataa(\CPU_inst|reg_file0|Mux3~8_combout ),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|Mux3~6_combout ),
	.datad(\CPU_inst|reg_file0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux3~9 .lut_mask = 16'hBCB0;
defparam \CPU_inst|reg_file0|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N19
dffeas \CPU_inst|reg_file0|a_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|Mux3~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|a_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|a_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[4]~10 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[4]~10_combout  = (\CPU_inst|reg_file0|a_reg [4] & (((!\CPU_inst|reg_file0|prev_wren~q ) # (!\CPU_inst|reg_file0|a_forward1~1_combout )) # (!\CPU_inst|reg_file0|a_forward1~0_combout )))

	.dataa(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.datab(\CPU_inst|reg_file0|a_reg [4]),
	.datac(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.datad(\CPU_inst|reg_file0|prev_wren~q ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[4]~10 .lut_mask = 16'h4CCC;
defparam \CPU_inst|reg_file0|a_data[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N3
dffeas \CPU_inst|reg_file0|prev_w_data[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_w_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_data[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_w_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[4]~9 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[4]~9_combout  = (\CPU_inst|reg_file0|a_forward1~1_combout  & (\CPU_inst|reg_file0|prev_wren~q  & (\CPU_inst|reg_file0|prev_w_data [4] & \CPU_inst|reg_file0|a_forward1~0_combout )))

	.dataa(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.datab(\CPU_inst|reg_file0|prev_wren~q ),
	.datac(\CPU_inst|reg_file0|prev_w_data [4]),
	.datad(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[4]~9 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|a_data[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N4
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[4]~11 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[4]~11_combout  = (\CPU_inst|reg_file0|a_forward0~2_combout  & (((\CPU_inst|ALU0|alu_reg [4])))) # (!\CPU_inst|reg_file0|a_forward0~2_combout  & ((\CPU_inst|reg_file0|a_data[4]~10_combout ) # 
// ((\CPU_inst|reg_file0|a_data[4]~9_combout ))))

	.dataa(\CPU_inst|reg_file0|a_data[4]~10_combout ),
	.datab(\CPU_inst|ALU0|alu_reg [4]),
	.datac(\CPU_inst|reg_file0|a_forward0~2_combout ),
	.datad(\CPU_inst|reg_file0|a_data[4]~9_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[4]~11 .lut_mask = 16'hCFCA;
defparam \CPU_inst|reg_file0|a_data[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N26
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~5 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~5_combout  = (\CPU_inst|right_rotate0|Mux0~3_combout  & ((\CPU_inst|reg_file0|a_data[3]~14_combout ) # ((\CPU_inst|right_rotate0|Mux0~4_combout  & \CPU_inst|reg_file0|a_data[4]~11_combout )))) # 
// (!\CPU_inst|right_rotate0|Mux0~3_combout  & (((\CPU_inst|right_rotate0|Mux0~4_combout  & \CPU_inst|reg_file0|a_data[4]~11_combout ))))

	.dataa(\CPU_inst|right_rotate0|Mux0~3_combout ),
	.datab(\CPU_inst|reg_file0|a_data[3]~14_combout ),
	.datac(\CPU_inst|right_rotate0|Mux0~4_combout ),
	.datad(\CPU_inst|reg_file0|a_data[4]~11_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~5 .lut_mask = 16'hF888;
defparam \CPU_inst|right_rotate0|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N2
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~6 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~6_combout  = (!\CPU_inst|rotate_mux2~q  & (\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[6]~5_combout  & \CPU_inst|rotate_R2 [1])))

	.dataa(\CPU_inst|rotate_mux2~q ),
	.datab(\CPU_inst|rotate_R2 [0]),
	.datac(\CPU_inst|reg_file0|a_data[6]~5_combout ),
	.datad(\CPU_inst|rotate_R2 [1]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~6 .lut_mask = 16'h4000;
defparam \CPU_inst|right_rotate0|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N8
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~8 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~8_combout  = (\CPU_inst|right_rotate0|Mux0~5_combout ) # ((\CPU_inst|right_rotate0|Mux0~6_combout ) # ((\CPU_inst|reg_file0|a_data[5]~8_combout  & \CPU_inst|right_rotate0|Mux0~7_combout )))

	.dataa(\CPU_inst|reg_file0|a_data[5]~8_combout ),
	.datab(\CPU_inst|right_rotate0|Mux0~7_combout ),
	.datac(\CPU_inst|right_rotate0|Mux0~5_combout ),
	.datad(\CPU_inst|right_rotate0|Mux0~6_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~8 .lut_mask = 16'hFFF8;
defparam \CPU_inst|right_rotate0|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~23 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~23_combout  = (\CPU_inst|rotate_R2 [2] & ((\CPU_inst|right_rotate0|rotate_reg[7]~0_combout ))) # (!\CPU_inst|rotate_R2 [2] & (\CPU_inst|right_rotate0|Mux0~8_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|rotate_R2 [2]),
	.datac(\CPU_inst|right_rotate0|Mux0~8_combout ),
	.datad(\CPU_inst|right_rotate0|rotate_reg[7]~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~23 .lut_mask = 16'hFC30;
defparam \CPU_inst|right_rotate0|Mux0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N31
dffeas \CPU_inst|right_rotate0|rotate_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate0|Mux0~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate0|rotate_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate0|rotate_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg~16 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg~16_combout  = (\CPU_inst|alu_b_mux_out[3]~9_combout  & ((\CPU_inst|alu_a_source3~q  & ((\CPU_inst|mask0|mask_reg [3]))) # (!\CPU_inst|alu_a_source3~q  & (\CPU_inst|right_rotate0|rotate_reg [3]))))

	.dataa(\CPU_inst|alu_b_mux_out[3]~9_combout ),
	.datab(\CPU_inst|alu_a_source3~q ),
	.datac(\CPU_inst|right_rotate0|rotate_reg [3]),
	.datad(\CPU_inst|mask0|mask_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg~16 .lut_mask = 16'hA820;
defparam \CPU_inst|ALU0|alu_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg~17 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg~17_combout  = \CPU_inst|alu_b_mux_out[3]~9_combout  $ (((\CPU_inst|alu_a_source3~q  & ((\CPU_inst|mask0|mask_reg [3]))) # (!\CPU_inst|alu_a_source3~q  & (\CPU_inst|right_rotate0|rotate_reg [3]))))

	.dataa(\CPU_inst|alu_b_mux_out[3]~9_combout ),
	.datab(\CPU_inst|alu_a_source3~q ),
	.datac(\CPU_inst|right_rotate0|rotate_reg [3]),
	.datad(\CPU_inst|mask0|mask_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg~17 .lut_mask = 16'h569A;
defparam \CPU_inst|ALU0|alu_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg[3]~4 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg[3]~4_combout  = (\CPU_inst|alu_op3 [0] & ((\CPU_inst|ALU0|alu_reg~17_combout ))) # (!\CPU_inst|alu_op3 [0] & (\CPU_inst|ALU0|alu_reg~16_combout ))

	.dataa(\CPU_inst|alu_op3 [0]),
	.datab(\CPU_inst|ALU0|alu_reg~16_combout ),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg~17_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[3]~4 .lut_mask = 16'hEE44;
defparam \CPU_inst|ALU0|alu_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneive_lcell_comb \CPU_inst|ALU0|Mux4~0 (
// Equation(s):
// \CPU_inst|ALU0|Mux4~0_combout  = (\CPU_inst|alu_op3 [2] & ((\CPU_inst|alu_b_mux_out[3]~9_combout ))) # (!\CPU_inst|alu_op3 [2] & (\CPU_inst|alu_a_mux_out[3]~4_combout ))

	.dataa(\CPU_inst|alu_a_mux_out[3]~4_combout ),
	.datab(gnd),
	.datac(\CPU_inst|alu_op3 [2]),
	.datad(\CPU_inst|alu_b_mux_out[3]~9_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux4~0 .lut_mask = 16'hFA0A;
defparam \CPU_inst|ALU0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneive_lcell_comb \CPU_inst|ALU0|Mux4~1 (
// Equation(s):
// \CPU_inst|ALU0|Mux4~1_combout  = (\CPU_inst|alu_op3 [0] & ((\CPU_inst|ALU0|add_result[3]~6_combout ))) # (!\CPU_inst|alu_op3 [0] & (\CPU_inst|ALU0|Mux4~0_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|alu_op3 [0]),
	.datac(\CPU_inst|ALU0|Mux4~0_combout ),
	.datad(\CPU_inst|ALU0|add_result[3]~6_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux4~1 .lut_mask = 16'hFC30;
defparam \CPU_inst|ALU0|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N11
dffeas \CPU_inst|ALU0|alu_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|alu_reg[3]~4_combout ),
	.asdata(\CPU_inst|ALU0|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|alu_op3 [1]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|alu_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|alu_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N17
dffeas \CPU_inst|reg_file0|ivr_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivr_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
cycloneive_lcell_comb \MSC_inst|p2_flush_reg~0 (
// Equation(s):
// \MSC_inst|p2_flush_reg~0_combout  = (\CPU_inst|shift_merge0|LBD_reg [1] & (\CPU_inst|reg_file0|ivr_reg [3] & (!\CPU_inst|reg_file0|ivr_reg [2] & \MSC_en~0_combout )))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [1]),
	.datab(\CPU_inst|reg_file0|ivr_reg [3]),
	.datac(\CPU_inst|reg_file0|ivr_reg [2]),
	.datad(\MSC_en~0_combout ),
	.cin(gnd),
	.combout(\MSC_inst|p2_flush_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p2_flush_reg~0 .lut_mask = 16'h0800;
defparam \MSC_inst|p2_flush_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
cycloneive_lcell_comb \MSC_inst|p2_control_enable~0 (
// Equation(s):
// \MSC_inst|p2_control_enable~0_combout  = (\MSC_en~0_combout  & (!\CPU_inst|reg_file0|ivr_reg [2] & (!\CPU_inst|reg_file0|ivr_reg [0] & \CPU_inst|reg_file0|ivr_reg [3])))

	.dataa(\MSC_en~0_combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [2]),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\CPU_inst|reg_file0|ivr_reg [3]),
	.cin(gnd),
	.combout(\MSC_inst|p2_control_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p2_control_enable~0 .lut_mask = 16'h0200;
defparam \MSC_inst|p2_control_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N14
cycloneive_lcell_comb \MSC_inst|p2_control_enable~1 (
// Equation(s):
// \MSC_inst|p2_control_enable~1_combout  = (\MSC_inst|p2_control_enable~0_combout  & ((\CPU_inst|reg_file0|ivr_reg [1] & (\CPU_inst|shift_merge0|LBD_reg [3])) # (!\CPU_inst|reg_file0|ivr_reg [1] & ((\MSC_inst|p2_control_enable~q ))))) # 
// (!\MSC_inst|p2_control_enable~0_combout  & (((\MSC_inst|p2_control_enable~q ))))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [3]),
	.datab(\MSC_inst|p2_control_enable~0_combout ),
	.datac(\MSC_inst|p2_control_enable~q ),
	.datad(\CPU_inst|reg_file0|ivr_reg [1]),
	.cin(gnd),
	.combout(\MSC_inst|p2_control_enable~1_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p2_control_enable~1 .lut_mask = 16'hB8F0;
defparam \MSC_inst|p2_control_enable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N15
dffeas \MSC_inst|p2_control_enable (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|p2_control_enable~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|p2_control_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|p2_control_enable .is_wysiwyg = "true";
defparam \MSC_inst|p2_control_enable .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneive_lcell_comb MSC_en(
// Equation(s):
// \MSC_en~combout  = (\MSC_en~0_combout  & (\CPU_inst|reg_file0|ivr_reg [3] & !\CPU_inst|reg_file0|ivr_reg [2]))

	.dataa(gnd),
	.datab(\MSC_en~0_combout ),
	.datac(\CPU_inst|reg_file0|ivr_reg [3]),
	.datad(\CPU_inst|reg_file0|ivr_reg [2]),
	.cin(gnd),
	.combout(\MSC_en~combout ),
	.cout());
// synopsys translate_off
defparam MSC_en.lut_mask = 16'h00C0;
defparam MSC_en.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N16
cycloneive_lcell_comb \MSC_inst|p2_reset_reg~1 (
// Equation(s):
// \MSC_inst|p2_reset_reg~1_combout  = ((\CPU_inst|reg_file0|ivr_reg [1] & (\MSC_inst|p2_control_enable~q  & !\CPU_inst|reg_file0|ivr_reg [0]))) # (!\MSC_en~combout )

	.dataa(\CPU_inst|reg_file0|ivr_reg [1]),
	.datab(\MSC_inst|p2_control_enable~q ),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\MSC_en~combout ),
	.cin(gnd),
	.combout(\MSC_inst|p2_reset_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p2_reset_reg~1 .lut_mask = 16'h08FF;
defparam \MSC_inst|p2_reset_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N23
dffeas \MSC_inst|p2_flush_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|p2_flush_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MSC_inst|p2_reset_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|p2_flush_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|p2_flush_reg .is_wysiwyg = "true";
defparam \MSC_inst|p2_flush_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N30
cycloneive_lcell_comb \MSC_inst|prev_p2_flush_reg~feeder (
// Equation(s):
// \MSC_inst|prev_p2_flush_reg~feeder_combout  = \MSC_inst|p2_flush_reg~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MSC_inst|p2_flush_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MSC_inst|prev_p2_flush_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|prev_p2_flush_reg~feeder .lut_mask = 16'hF0F0;
defparam \MSC_inst|prev_p2_flush_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N31
dffeas \MSC_inst|prev_p2_flush_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|prev_p2_flush_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|prev_p2_flush_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|prev_p2_flush_reg .is_wysiwyg = "true";
defparam \MSC_inst|prev_p2_flush_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N18
cycloneive_lcell_comb \MSC_inst|p2_flush_req~0 (
// Equation(s):
// \MSC_inst|p2_flush_req~0_combout  = (\MSC_inst|p2_flush_req~q  & (((\MSC_inst|p2_idle~0_combout )))) # (!\MSC_inst|p2_flush_req~q  & (!\MSC_inst|prev_p2_flush_reg~q  & (\MSC_inst|p2_flush_reg~q )))

	.dataa(\MSC_inst|prev_p2_flush_reg~q ),
	.datab(\MSC_inst|p2_flush_reg~q ),
	.datac(\MSC_inst|p2_flush_req~q ),
	.datad(\MSC_inst|p2_idle~0_combout ),
	.cin(gnd),
	.combout(\MSC_inst|p2_flush_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p2_flush_req~0 .lut_mask = 16'hF404;
defparam \MSC_inst|p2_flush_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N19
dffeas \MSC_inst|p2_flush_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|p2_flush_req~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|p2_flush_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|p2_flush_req .is_wysiwyg = "true";
defparam \MSC_inst|p2_flush_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N24
cycloneive_lcell_comb \d_cache_inst|CPU_data_hold[0]~0 (
// Equation(s):
// \d_cache_inst|CPU_data_hold[0]~0_combout  = (!\MSC_inst|p2_reset~combout  & (!\d_cache_inst|always0~2_combout  & ((\MSC_inst|p2_idle~0_combout ) # (!\MSC_inst|p2_flush_req~q ))))

	.dataa(\MSC_inst|p2_flush_req~q ),
	.datab(\MSC_inst|p2_idle~0_combout ),
	.datac(\MSC_inst|p2_reset~combout ),
	.datad(\d_cache_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_data_hold[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_data_hold[0]~0 .lut_mask = 16'h000D;
defparam \d_cache_inst|CPU_data_hold[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N27
dffeas \d_cache_inst|byte_address[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|reg_file0|ivr_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d_cache_inst|CPU_data_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|byte_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|byte_address[0] .is_wysiwyg = "true";
defparam \d_cache_inst|byte_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N18
cycloneive_lcell_comb \d_cache_inst|Mux0~2 (
// Equation(s):
// \d_cache_inst|Mux0~2_combout  = (\d_cache_inst|byte_address [1] & ((\d_cache_inst|byte_address [0]) # ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [55])))) # (!\d_cache_inst|byte_address [1] & (!\d_cache_inst|byte_address [0] & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [39]))))

	.dataa(\d_cache_inst|byte_address [1]),
	.datab(\d_cache_inst|byte_address [0]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [55]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [39]),
	.cin(gnd),
	.combout(\d_cache_inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Mux0~2 .lut_mask = 16'hB9A8;
defparam \d_cache_inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N0
cycloneive_lcell_comb \d_cache_inst|Mux0~3 (
// Equation(s):
// \d_cache_inst|Mux0~3_combout  = (\d_cache_inst|byte_address [0] & ((\d_cache_inst|Mux0~2_combout  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [63])) # (!\d_cache_inst|Mux0~2_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [47]))))) # (!\d_cache_inst|byte_address [0] & (\d_cache_inst|Mux0~2_combout ))

	.dataa(\d_cache_inst|byte_address [0]),
	.datab(\d_cache_inst|Mux0~2_combout ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [63]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [47]),
	.cin(gnd),
	.combout(\d_cache_inst|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Mux0~3 .lut_mask = 16'hE6C4;
defparam \d_cache_inst|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N4
cycloneive_lcell_comb \d_cache_inst|Mux0~0 (
// Equation(s):
// \d_cache_inst|Mux0~0_combout  = (\d_cache_inst|byte_address [1] & (((\d_cache_inst|byte_address [0])))) # (!\d_cache_inst|byte_address [1] & ((\d_cache_inst|byte_address [0] & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [15]))) # 
// (!\d_cache_inst|byte_address [0] & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\d_cache_inst|byte_address [1]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [7]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\d_cache_inst|byte_address [0]),
	.cin(gnd),
	.combout(\d_cache_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Mux0~0 .lut_mask = 16'hFA44;
defparam \d_cache_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N16
cycloneive_lcell_comb \d_cache_inst|Mux0~1 (
// Equation(s):
// \d_cache_inst|Mux0~1_combout  = (\d_cache_inst|byte_address [1] & ((\d_cache_inst|Mux0~0_combout  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [31])) # (!\d_cache_inst|Mux0~0_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [23]))))) # (!\d_cache_inst|byte_address [1] & (((\d_cache_inst|Mux0~0_combout ))))

	.dataa(\d_cache_inst|byte_address [1]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [31]),
	.datac(\d_cache_inst|Mux0~0_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\d_cache_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Mux0~1 .lut_mask = 16'hDAD0;
defparam \d_cache_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
cycloneive_lcell_comb \CPU_inst|IV_in[7]~0 (
// Equation(s):
// \CPU_inst|IV_in[7]~0_combout  = (\d_cache_inst|byte_address [2] & (\d_cache_inst|Mux0~3_combout )) # (!\d_cache_inst|byte_address [2] & ((\d_cache_inst|Mux0~1_combout )))

	.dataa(\d_cache_inst|Mux0~3_combout ),
	.datab(\d_cache_inst|byte_address [2]),
	.datac(gnd),
	.datad(\d_cache_inst|Mux0~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in[7]~0 .lut_mask = 16'hBB88;
defparam \CPU_inst|IV_in[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \timer_inst|Mux1~0 (
// Equation(s):
// \timer_inst|Mux1~0_combout  = (\CPU_inst|reg_file0|ivr_reg [1] & ((\timer_inst|counter [23]))) # (!\CPU_inst|reg_file0|ivr_reg [1] & (\timer_inst|counter [7]))

	.dataa(\timer_inst|counter [7]),
	.datab(\timer_inst|counter [23]),
	.datac(\CPU_inst|reg_file0|ivr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\timer_inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux1~0 .lut_mask = 16'hCACA;
defparam \timer_inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \timer_inst|Mux1~1 (
// Equation(s):
// \timer_inst|Mux1~1_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & (\timer_inst|counter [15] & ((!\CPU_inst|reg_file0|ivr_reg [1])))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (((\timer_inst|Mux1~0_combout ))))

	.dataa(\timer_inst|counter [15]),
	.datab(\timer_inst|Mux1~0_combout ),
	.datac(\CPU_inst|reg_file0|ivr_reg [1]),
	.datad(\CPU_inst|reg_file0|ivr_reg [0]),
	.cin(gnd),
	.combout(\timer_inst|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux1~1 .lut_mask = 16'h0ACC;
defparam \timer_inst|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N11
dffeas \timer_inst|to_cpu[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\timer_inst|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer_inst|to_cpu[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|to_cpu [7]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|to_cpu[7] .is_wysiwyg = "true";
defparam \timer_inst|to_cpu[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N24
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data~2 (
// Equation(s):
// \serial_inst|UART_inst|rx_data~2_combout  = (!\rst~q  & !\serial_inst|UART_inst|rx_frame [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|rx_frame [8]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data~2 .lut_mask = 16'h000F;
defparam \serial_inst|UART_inst|rx_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N25
dffeas \serial_inst|UART_inst|rx_data[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_data~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[7] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N0
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~23feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~23feeder_combout  = \serial_inst|UART_inst|rx_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|rx_data [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~23feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~23feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|rx_queue|queue_mem~23feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N1
dffeas \serial_inst|rx_queue|queue_mem~23 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~23feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~23 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N9
dffeas \serial_inst|rx_queue|queue_mem~31 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~31 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N15
dffeas \serial_inst|rx_queue|queue_mem~15 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~15 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~15 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N27
dffeas \serial_inst|rx_queue|queue_mem~7 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~7 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N26
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~71 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~71_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~15_q ) # ((\serial_inst|rx_queue|read_addr [1])))) # (!\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|queue_mem~7_q  & 
// !\serial_inst|rx_queue|read_addr [1]))))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|queue_mem~15_q ),
	.datac(\serial_inst|rx_queue|queue_mem~7_q ),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~71_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~71 .lut_mask = 16'hAAD8;
defparam \serial_inst|rx_queue|queue_mem~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N8
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~72 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~72_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~71_combout  & ((\serial_inst|rx_queue|queue_mem~31_q ))) # (!\serial_inst|rx_queue|queue_mem~71_combout  & 
// (\serial_inst|rx_queue|queue_mem~23_q )))) # (!\serial_inst|rx_queue|read_addr [1] & (((\serial_inst|rx_queue|queue_mem~71_combout ))))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|queue_mem~23_q ),
	.datac(\serial_inst|rx_queue|queue_mem~31_q ),
	.datad(\serial_inst|rx_queue|queue_mem~71_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~72_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~72 .lut_mask = 16'hF588;
defparam \serial_inst|rx_queue|queue_mem~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N31
dffeas \serial_inst|rx_queue|queue_mem~47 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~47 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N3
dffeas \serial_inst|rx_queue|queue_mem~63 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~63 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N11
dffeas \serial_inst|rx_queue|queue_mem~55 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~55 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N27
dffeas \serial_inst|rx_queue|queue_mem~39 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~39 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N26
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~69 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~69_combout  = (\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|read_addr [1])))) # (!\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1] & (\serial_inst|rx_queue|queue_mem~55_q )) # 
// (!\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~39_q )))))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|queue_mem~55_q ),
	.datac(\serial_inst|rx_queue|queue_mem~39_q ),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~69_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~69 .lut_mask = 16'hEE50;
defparam \serial_inst|rx_queue|queue_mem~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N2
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~70 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~70_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~69_combout  & ((\serial_inst|rx_queue|queue_mem~63_q ))) # (!\serial_inst|rx_queue|queue_mem~69_combout  & 
// (\serial_inst|rx_queue|queue_mem~47_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|queue_mem~69_combout ))))

	.dataa(\serial_inst|rx_queue|queue_mem~47_q ),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~63_q ),
	.datad(\serial_inst|rx_queue|queue_mem~69_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~70_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~70 .lut_mask = 16'hF388;
defparam \serial_inst|rx_queue|queue_mem~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N24
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~73 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~73_combout  = (\serial_inst|rx_queue|read_addr [2] & ((\serial_inst|rx_queue|queue_mem~70_combout ))) # (!\serial_inst|rx_queue|read_addr [2] & (\serial_inst|rx_queue|queue_mem~72_combout ))

	.dataa(gnd),
	.datab(\serial_inst|rx_queue|queue_mem~72_combout ),
	.datac(\serial_inst|rx_queue|read_addr [2]),
	.datad(\serial_inst|rx_queue|queue_mem~70_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~73_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~73 .lut_mask = 16'hFC0C;
defparam \serial_inst|rx_queue|queue_mem~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N25
dffeas \serial_inst|rx_queue|dout[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|dout[7] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N28
cycloneive_lcell_comb \serial_inst|to_CPU~1 (
// Equation(s):
// \serial_inst|to_CPU~1_combout  = (!\CPU_inst|reg_file0|ivr_reg [0] & \serial_inst|rx_queue|dout [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\serial_inst|rx_queue|dout [7]),
	.cin(gnd),
	.combout(\serial_inst|to_CPU~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|to_CPU~1 .lut_mask = 16'h0F00;
defparam \serial_inst|to_CPU~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N29
dffeas \serial_inst|to_CPU[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|to_CPU~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|to_CPU [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|to_CPU[7] .is_wysiwyg = "true";
defparam \serial_inst|to_CPU[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N14
cycloneive_lcell_comb \to_CPU_left[7]~4 (
// Equation(s):
// \to_CPU_left[7]~4_combout  = (\prev_serial_en~q  & ((\serial_inst|to_CPU [7]) # ((\timer_inst|to_cpu [7] & \prev_timer_en~q )))) # (!\prev_serial_en~q  & (\timer_inst|to_cpu [7] & (\prev_timer_en~q )))

	.dataa(\prev_serial_en~q ),
	.datab(\timer_inst|to_cpu [7]),
	.datac(\prev_timer_en~q ),
	.datad(\serial_inst|to_CPU [7]),
	.cin(gnd),
	.combout(\to_CPU_left[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[7]~4 .lut_mask = 16'hEAC0;
defparam \to_CPU_left[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \button[3]~input (
	.i(button[3]),
	.ibar(gnd),
	.o(\button[3]~input_o ));
// synopsys translate_off
defparam \button[3]~input .bus_hold = "false";
defparam \button[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N28
cycloneive_lcell_comb \button_s[3]~2 (
// Equation(s):
// \button_s[3]~2_combout  = !\button[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\button[3]~input_o ),
	.cin(gnd),
	.combout(\button_s[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \button_s[3]~2 .lut_mask = 16'h00FF;
defparam \button_s[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N29
dffeas \button_s[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\button_s[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(button_s[3]),
	.prn(vcc));
// synopsys translate_off
defparam \button_s[3] .is_wysiwyg = "true";
defparam \button_s[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N22
cycloneive_lcell_comb \intcon_inst|prev_in~2 (
// Equation(s):
// \intcon_inst|prev_in~2_combout  = (button_s[3] & ((\intcon_inst|control [0]) # (\intcon_inst|prev_in [7])))

	.dataa(gnd),
	.datab(\intcon_inst|control [0]),
	.datac(\intcon_inst|prev_in [7]),
	.datad(button_s[3]),
	.cin(gnd),
	.combout(\intcon_inst|prev_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|prev_in~2 .lut_mask = 16'hFC00;
defparam \intcon_inst|prev_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N23
dffeas \intcon_inst|prev_in[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|prev_in~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|prev_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|prev_in[7] .is_wysiwyg = "true";
defparam \intcon_inst|prev_in[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cycloneive_lcell_comb \intcon_inst|status~5 (
// Equation(s):
// \intcon_inst|status~5_combout  = (\intcon_inst|status [7]) # ((!\intcon_inst|prev_in [7] & (button_s[3] & \intcon_inst|control [0])))

	.dataa(\intcon_inst|prev_in [7]),
	.datab(button_s[3]),
	.datac(\intcon_inst|control [0]),
	.datad(\intcon_inst|status [7]),
	.cin(gnd),
	.combout(\intcon_inst|status~5_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~5 .lut_mask = 16'hFF40;
defparam \intcon_inst|status~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cycloneive_lcell_comb \intcon_inst|status~6 (
// Equation(s):
// \intcon_inst|status~6_combout  = (\intcon_en~combout  & ((\always1~0_combout  & ((\CPU_inst|shift_merge0|LBD_reg [7]))) # (!\always1~0_combout  & (\intcon_inst|status~5_combout )))) # (!\intcon_en~combout  & (\intcon_inst|status~5_combout ))

	.dataa(\intcon_en~combout ),
	.datab(\intcon_inst|status~5_combout ),
	.datac(\CPU_inst|shift_merge0|LBD_reg [7]),
	.datad(\always1~0_combout ),
	.cin(gnd),
	.combout(\intcon_inst|status~6_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~6 .lut_mask = 16'hE4CC;
defparam \intcon_inst|status~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N31
dffeas \intcon_inst|status[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|status~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|status [7]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|status[7] .is_wysiwyg = "true";
defparam \intcon_inst|status[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
cycloneive_lcell_comb \intcon_inst|to_cpu~2 (
// Equation(s):
// \intcon_inst|to_cpu~2_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & (\intcon_inst|control [7])) # (!\CPU_inst|reg_file0|ivr_reg [0] & ((\intcon_inst|status [7])))

	.dataa(\intcon_inst|control [7]),
	.datab(gnd),
	.datac(\intcon_inst|status [7]),
	.datad(\CPU_inst|reg_file0|ivr_reg [0]),
	.cin(gnd),
	.combout(\intcon_inst|to_cpu~2_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|to_cpu~2 .lut_mask = 16'hAAF0;
defparam \intcon_inst|to_cpu~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N9
dffeas \intcon_inst|to_cpu[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|to_cpu~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|to_cpu[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|to_cpu [7]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|to_cpu[7] .is_wysiwyg = "true";
defparam \intcon_inst|to_cpu[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N16
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_data~2 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_data~2_combout  = (\keyboard_inst|ps2_host_inst|rx_shift_reg [9] & \keyboard_inst|ps2_host_inst|rx_shift_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard_inst|ps2_host_inst|rx_shift_reg [9]),
	.datad(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data~2 .lut_mask = 16'hF000;
defparam \keyboard_inst|ps2_host_inst|rx_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N17
dffeas \keyboard_inst|ps2_host_inst|rx_data[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_data~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data[7] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N7
dffeas \keyboard_inst|rx_queue|queue_mem~39 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~39 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N19
dffeas \keyboard_inst|rx_queue|queue_mem~55 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~55 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~69 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~69_combout  = (\keyboard_inst|rx_queue|read_addr [0] & (\keyboard_inst|rx_queue|read_addr [1])) # (!\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|read_addr [1] & 
// ((\keyboard_inst|rx_queue|queue_mem~55_q ))) # (!\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|queue_mem~39_q ))))

	.dataa(\keyboard_inst|rx_queue|read_addr [0]),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~39_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~55_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~69_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~69 .lut_mask = 16'hDC98;
defparam \keyboard_inst|rx_queue|queue_mem~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N7
dffeas \keyboard_inst|rx_queue|queue_mem~63 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~63 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N21
dffeas \keyboard_inst|rx_queue|queue_mem~47 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~47 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N6
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~70 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~70_combout  = (\keyboard_inst|rx_queue|queue_mem~69_combout  & (((\keyboard_inst|rx_queue|queue_mem~63_q )) # (!\keyboard_inst|rx_queue|read_addr [0]))) # (!\keyboard_inst|rx_queue|queue_mem~69_combout  & 
// (\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|queue_mem~47_q ))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~69_combout ),
	.datab(\keyboard_inst|rx_queue|read_addr [0]),
	.datac(\keyboard_inst|rx_queue|queue_mem~63_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~47_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~70_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~70 .lut_mask = 16'hE6A2;
defparam \keyboard_inst|rx_queue|queue_mem~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N25
dffeas \keyboard_inst|rx_queue|queue_mem~23 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~23 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N5
dffeas \keyboard_inst|rx_queue|queue_mem~31 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~31 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N27
dffeas \keyboard_inst|rx_queue|queue_mem~7 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~7 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N21
dffeas \keyboard_inst|rx_queue|queue_mem~15 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~15 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~71 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~71_combout  = (\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|read_addr [1]) # ((\keyboard_inst|rx_queue|queue_mem~15_q )))) # (!\keyboard_inst|rx_queue|read_addr [0] & 
// (!\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|queue_mem~7_q )))

	.dataa(\keyboard_inst|rx_queue|read_addr [0]),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~7_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~15_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~71_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~71 .lut_mask = 16'hBA98;
defparam \keyboard_inst|rx_queue|queue_mem~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N4
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~72 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~72_combout  = (\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|queue_mem~71_combout  & ((\keyboard_inst|rx_queue|queue_mem~31_q ))) # (!\keyboard_inst|rx_queue|queue_mem~71_combout  & 
// (\keyboard_inst|rx_queue|queue_mem~23_q )))) # (!\keyboard_inst|rx_queue|read_addr [1] & (((\keyboard_inst|rx_queue|queue_mem~71_combout ))))

	.dataa(\keyboard_inst|rx_queue|read_addr [1]),
	.datab(\keyboard_inst|rx_queue|queue_mem~23_q ),
	.datac(\keyboard_inst|rx_queue|queue_mem~31_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~71_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~72_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~72 .lut_mask = 16'hF588;
defparam \keyboard_inst|rx_queue|queue_mem~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N24
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~73 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~73_combout  = (\keyboard_inst|rx_queue|read_addr [2] & (\keyboard_inst|rx_queue|queue_mem~70_combout )) # (!\keyboard_inst|rx_queue|read_addr [2] & ((\keyboard_inst|rx_queue|queue_mem~72_combout )))

	.dataa(gnd),
	.datab(\keyboard_inst|rx_queue|queue_mem~70_combout ),
	.datac(\keyboard_inst|rx_queue|queue_mem~72_combout ),
	.datad(\keyboard_inst|rx_queue|read_addr [2]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~73_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~73 .lut_mask = 16'hCCF0;
defparam \keyboard_inst|rx_queue|queue_mem~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N25
dffeas \keyboard_inst|rx_queue|dout[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|queue_mem~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|dout[7] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneive_lcell_comb \keyboard_inst|to_CPU~1 (
// Equation(s):
// \keyboard_inst|to_CPU~1_combout  = (!\CPU_inst|reg_file0|ivr_reg [0] & \keyboard_inst|rx_queue|dout [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\keyboard_inst|rx_queue|dout [7]),
	.cin(gnd),
	.combout(\keyboard_inst|to_CPU~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|to_CPU~1 .lut_mask = 16'h0F00;
defparam \keyboard_inst|to_CPU~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N19
dffeas \keyboard_inst|to_CPU[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|to_CPU~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|to_CPU [7]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|to_CPU[7] .is_wysiwyg = "true";
defparam \keyboard_inst|to_CPU[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_lcell_comb \to_CPU_left[7]~3 (
// Equation(s):
// \to_CPU_left[7]~3_combout  = (\prev_keyboard_en~q  & ((\keyboard_inst|to_CPU [7]) # ((\prev_VGA_en~q  & \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [7])))) # (!\prev_keyboard_en~q  & (\prev_VGA_en~q  & 
// (\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\prev_keyboard_en~q ),
	.datab(\prev_VGA_en~q ),
	.datac(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [7]),
	.datad(\keyboard_inst|to_CPU [7]),
	.cin(gnd),
	.combout(\to_CPU_left[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[7]~3 .lut_mask = 16'hEAC0;
defparam \to_CPU_left[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
cycloneive_lcell_comb \to_CPU_left[7]~5 (
// Equation(s):
// \to_CPU_left[7]~5_combout  = (\to_CPU_left[7]~4_combout ) # ((\to_CPU_left[7]~3_combout ) # ((\intcon_inst|to_cpu [7] & \prev_intcon_en~q )))

	.dataa(\to_CPU_left[7]~4_combout ),
	.datab(\intcon_inst|to_cpu [7]),
	.datac(\prev_intcon_en~q ),
	.datad(\to_CPU_left[7]~3_combout ),
	.cin(gnd),
	.combout(\to_CPU_left[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[7]~5 .lut_mask = 16'hFFEA;
defparam \to_CPU_left[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N13
dffeas \CPU_inst|IV_in[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|IV_in[7]~0_combout ),
	.asdata(\to_CPU_left[7]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|IV_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|IV_in[7] .is_wysiwyg = "true";
defparam \CPU_inst|IV_in[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
cycloneive_lcell_comb \CPU_inst|right_rotate1|Mux0~0 (
// Equation(s):
// \CPU_inst|right_rotate1|Mux0~0_combout  = (\CPU_inst|rotate_S01 [0] & ((\CPU_inst|IV_in [0]))) # (!\CPU_inst|rotate_S01 [0] & (\CPU_inst|IV_in [7]))

	.dataa(\CPU_inst|IV_in [7]),
	.datab(gnd),
	.datac(\CPU_inst|rotate_S01 [0]),
	.datad(\CPU_inst|IV_in [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|Mux0~0 .lut_mask = 16'hFA0A;
defparam \CPU_inst|right_rotate1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N2
cycloneive_lcell_comb \CPU_inst|right_rotate1|rotate_reg[5]~2 (
// Equation(s):
// \CPU_inst|right_rotate1|rotate_reg[5]~2_combout  = (\CPU_inst|rotate_S01 [1] & (\CPU_inst|right_rotate1|Mux0~0_combout )) # (!\CPU_inst|rotate_S01 [1] & ((\CPU_inst|right_rotate1|Mux0~3_combout )))

	.dataa(\CPU_inst|rotate_S01 [1]),
	.datab(\CPU_inst|right_rotate1|Mux0~0_combout ),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|rotate_reg[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[5]~2 .lut_mask = 16'hDD88;
defparam \CPU_inst|right_rotate1|rotate_reg[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N3
dffeas \CPU_inst|right_rotate1|rotate_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate1|rotate_reg[5]~2_combout ),
	.asdata(\CPU_inst|right_rotate1|rotate_reg[1]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|rotate_S01 [2]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate1|rotate_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate1|rotate_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneive_lcell_comb \CPU_inst|mask0|mask_reg~2 (
// Equation(s):
// \CPU_inst|mask0|mask_reg~2_combout  = (\CPU_inst|right_rotate1|rotate_reg [5] & ((\CPU_inst|mask_L2 [1] & (\CPU_inst|mask_L2 [2])) # (!\CPU_inst|mask_L2 [1] & (!\CPU_inst|mask_L2 [2] & !\CPU_inst|mask_L2 [0]))))

	.dataa(\CPU_inst|mask_L2 [1]),
	.datab(\CPU_inst|mask_L2 [2]),
	.datac(\CPU_inst|right_rotate1|rotate_reg [5]),
	.datad(\CPU_inst|mask_L2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|mask0|mask_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg~2 .lut_mask = 16'h8090;
defparam \CPU_inst|mask0|mask_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N19
dffeas \CPU_inst|mask0|mask_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask0|mask_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask0|mask_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|mask0|mask_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg~13 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg~13_combout  = \CPU_inst|alu_b_mux_out[5]~5_combout  $ (((\CPU_inst|alu_a_source3~q  & (\CPU_inst|mask0|mask_reg [5])) # (!\CPU_inst|alu_a_source3~q  & ((\CPU_inst|right_rotate0|rotate_reg [5])))))

	.dataa(\CPU_inst|alu_b_mux_out[5]~5_combout ),
	.datab(\CPU_inst|mask0|mask_reg [5]),
	.datac(\CPU_inst|alu_a_source3~q ),
	.datad(\CPU_inst|right_rotate0|rotate_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg~13 .lut_mask = 16'h656A;
defparam \CPU_inst|ALU0|alu_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg~12 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg~12_combout  = (\CPU_inst|alu_b_mux_out[5]~5_combout  & ((\CPU_inst|alu_a_source3~q  & (\CPU_inst|mask0|mask_reg [5])) # (!\CPU_inst|alu_a_source3~q  & ((\CPU_inst|right_rotate0|rotate_reg [5])))))

	.dataa(\CPU_inst|alu_b_mux_out[5]~5_combout ),
	.datab(\CPU_inst|mask0|mask_reg [5]),
	.datac(\CPU_inst|alu_a_source3~q ),
	.datad(\CPU_inst|right_rotate0|rotate_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg~12 .lut_mask = 16'h8A80;
defparam \CPU_inst|ALU0|alu_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg[5]~2 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg[5]~2_combout  = (\CPU_inst|alu_op3 [0] & (\CPU_inst|ALU0|alu_reg~13_combout )) # (!\CPU_inst|alu_op3 [0] & ((\CPU_inst|ALU0|alu_reg~12_combout )))

	.dataa(\CPU_inst|alu_op3 [0]),
	.datab(\CPU_inst|ALU0|alu_reg~13_combout ),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg~12_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[5]~2 .lut_mask = 16'hDD88;
defparam \CPU_inst|ALU0|alu_reg[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneive_lcell_comb \CPU_inst|ALU0|Mux2~0 (
// Equation(s):
// \CPU_inst|ALU0|Mux2~0_combout  = (\CPU_inst|alu_op3 [2] & ((\CPU_inst|alu_b_mux_out[5]~5_combout ))) # (!\CPU_inst|alu_op3 [2] & (\CPU_inst|alu_a_mux_out[5]~2_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|alu_op3 [2]),
	.datac(\CPU_inst|alu_a_mux_out[5]~2_combout ),
	.datad(\CPU_inst|alu_b_mux_out[5]~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux2~0 .lut_mask = 16'hFC30;
defparam \CPU_inst|ALU0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneive_lcell_comb \CPU_inst|ALU0|Mux2~1 (
// Equation(s):
// \CPU_inst|ALU0|Mux2~1_combout  = (\CPU_inst|alu_op3 [0] & ((\CPU_inst|ALU0|add_result[5]~10_combout ))) # (!\CPU_inst|alu_op3 [0] & (\CPU_inst|ALU0|Mux2~0_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|alu_op3 [0]),
	.datac(\CPU_inst|ALU0|Mux2~0_combout ),
	.datad(\CPU_inst|ALU0|add_result[5]~10_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux2~1 .lut_mask = 16'hFC30;
defparam \CPU_inst|ALU0|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N17
dffeas \CPU_inst|ALU0|alu_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|alu_reg[5]~2_combout ),
	.asdata(\CPU_inst|ALU0|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|alu_op3 [1]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|alu_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|alu_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N11
dffeas \CPU_inst|reg_file0|r14[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r14 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r14[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r14[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N19
dffeas \CPU_inst|reg_file0|r15[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r15 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r15[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r15[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux2~7 (
// Equation(s):
// \CPU_inst|reg_file0|Mux2~7_combout  = (\CPU_inst|src_raddr1 [0] & ((\CPU_inst|src_raddr1 [1]) # ((\CPU_inst|reg_file0|r15 [5])))) # (!\CPU_inst|src_raddr1 [0] & (!\CPU_inst|src_raddr1 [1] & (\CPU_inst|reg_file0|r14 [5])))

	.dataa(\CPU_inst|src_raddr1 [0]),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r14 [5]),
	.datad(\CPU_inst|reg_file0|r15 [5]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux2~7 .lut_mask = 16'hBA98;
defparam \CPU_inst|reg_file0|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N27
dffeas \CPU_inst|reg_file0|r16[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r16 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r16[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r16[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N26
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux2~8 (
// Equation(s):
// \CPU_inst|reg_file0|Mux2~8_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|Mux2~7_combout  & ((\CPU_inst|reg_file0|ivr_reg [5]))) # (!\CPU_inst|reg_file0|Mux2~7_combout  & (\CPU_inst|reg_file0|r16 [5])))) # (!\CPU_inst|src_raddr1 [1] & 
// (\CPU_inst|reg_file0|Mux2~7_combout ))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|reg_file0|Mux2~7_combout ),
	.datac(\CPU_inst|reg_file0|r16 [5]),
	.datad(\CPU_inst|reg_file0|ivr_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux2~8 .lut_mask = 16'hEC64;
defparam \CPU_inst|reg_file0|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N31
dffeas \CPU_inst|reg_file0|r1[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r1[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N30
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux2~4 (
// Equation(s):
// \CPU_inst|reg_file0|Mux2~4_combout  = (\CPU_inst|src_raddr1 [1] & (((\CPU_inst|src_raddr1 [0])))) # (!\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|r1 [5]))) # (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|aux [5]))))

	.dataa(\CPU_inst|reg_file0|aux [5]),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r1 [5]),
	.datad(\CPU_inst|src_raddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux2~4 .lut_mask = 16'hFC22;
defparam \CPU_inst|reg_file0|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N15
dffeas \CPU_inst|reg_file0|r3[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r3[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N20
cycloneive_lcell_comb \CPU_inst|reg_file0|r2[5]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|r2[5]~feeder_combout  = \CPU_inst|ALU0|alu_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|r2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|r2[5]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|r2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N21
dffeas \CPU_inst|reg_file0|r2[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|r2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r2[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux2~5 (
// Equation(s):
// \CPU_inst|reg_file0|Mux2~5_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|Mux2~4_combout  & (\CPU_inst|reg_file0|r3 [5])) # (!\CPU_inst|reg_file0|Mux2~4_combout  & ((\CPU_inst|reg_file0|r2 [5]))))) # (!\CPU_inst|src_raddr1 [1] & 
// (\CPU_inst|reg_file0|Mux2~4_combout ))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|reg_file0|Mux2~4_combout ),
	.datac(\CPU_inst|reg_file0|r3 [5]),
	.datad(\CPU_inst|reg_file0|r2 [5]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux2~5 .lut_mask = 16'hE6C4;
defparam \CPU_inst|reg_file0|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N5
dffeas \CPU_inst|reg_file0|r5[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r5[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r5[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N25
dffeas \CPU_inst|reg_file0|r4[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r4[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r4[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneive_lcell_comb \CPU_inst|reg_file0|r6[5]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|r6[5]~feeder_combout  = \CPU_inst|ALU0|alu_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|r6[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[5]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|r6[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N9
dffeas \CPU_inst|reg_file0|r6[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|r6[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r6 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r6[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N24
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux2~2 (
// Equation(s):
// \CPU_inst|reg_file0|Mux2~2_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0]) # ((\CPU_inst|reg_file0|r6 [5])))) # (!\CPU_inst|src_raddr1 [1] & (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r4 [5])))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r4 [5]),
	.datad(\CPU_inst|reg_file0|r6 [5]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux2~2 .lut_mask = 16'hBA98;
defparam \CPU_inst|reg_file0|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N4
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux2~3 (
// Equation(s):
// \CPU_inst|reg_file0|Mux2~3_combout  = (\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|Mux2~2_combout  & (\CPU_inst|reg_file0|ivl_reg [5])) # (!\CPU_inst|reg_file0|Mux2~2_combout  & ((\CPU_inst|reg_file0|r5 [5]))))) # (!\CPU_inst|src_raddr1 [0] & 
// (((\CPU_inst|reg_file0|Mux2~2_combout ))))

	.dataa(\CPU_inst|reg_file0|ivl_reg [5]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r5 [5]),
	.datad(\CPU_inst|reg_file0|Mux2~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux2~3 .lut_mask = 16'hBBC0;
defparam \CPU_inst|reg_file0|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N30
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux2~6 (
// Equation(s):
// \CPU_inst|reg_file0|Mux2~6_combout  = (\CPU_inst|src_raddr1 [3] & (((\CPU_inst|src_raddr1 [2])))) # (!\CPU_inst|src_raddr1 [3] & ((\CPU_inst|src_raddr1 [2] & ((\CPU_inst|reg_file0|Mux2~3_combout ))) # (!\CPU_inst|src_raddr1 [2] & 
// (\CPU_inst|reg_file0|Mux2~5_combout ))))

	.dataa(\CPU_inst|reg_file0|Mux2~5_combout ),
	.datab(\CPU_inst|src_raddr1 [3]),
	.datac(\CPU_inst|src_raddr1 [2]),
	.datad(\CPU_inst|reg_file0|Mux2~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux2~6 .lut_mask = 16'hF2C2;
defparam \CPU_inst|reg_file0|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N25
dffeas \CPU_inst|reg_file0|r12[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r12 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r12[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N15
dffeas \CPU_inst|reg_file0|r11[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r11 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r11[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r11[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N3
dffeas \CPU_inst|reg_file0|r13[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r13 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r13[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r13[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux2~0 (
// Equation(s):
// \CPU_inst|reg_file0|Mux2~0_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|r13 [5]))) # (!\CPU_inst|src_raddr1 [1] & (\CPU_inst|reg_file0|r11 [5]))

	.dataa(gnd),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r11 [5]),
	.datad(\CPU_inst|reg_file0|r13 [5]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux2~0 .lut_mask = 16'hFC30;
defparam \CPU_inst|reg_file0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N24
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux2~1 (
// Equation(s):
// \CPU_inst|reg_file0|Mux2~1_combout  = (\CPU_inst|src_raddr1 [0] & (((\CPU_inst|reg_file0|Mux2~0_combout )))) # (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|src_raddr1 [1] & (\CPU_inst|reg_file0|r12 [5])))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r12 [5]),
	.datad(\CPU_inst|reg_file0|Mux2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux2~1 .lut_mask = 16'hEC20;
defparam \CPU_inst|reg_file0|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N0
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux2~9 (
// Equation(s):
// \CPU_inst|reg_file0|Mux2~9_combout  = (\CPU_inst|src_raddr1 [3] & ((\CPU_inst|reg_file0|Mux2~6_combout  & (\CPU_inst|reg_file0|Mux2~8_combout )) # (!\CPU_inst|reg_file0|Mux2~6_combout  & ((\CPU_inst|reg_file0|Mux2~1_combout ))))) # (!\CPU_inst|src_raddr1 
// [3] & (((\CPU_inst|reg_file0|Mux2~6_combout ))))

	.dataa(\CPU_inst|reg_file0|Mux2~8_combout ),
	.datab(\CPU_inst|src_raddr1 [3]),
	.datac(\CPU_inst|reg_file0|Mux2~6_combout ),
	.datad(\CPU_inst|reg_file0|Mux2~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux2~9 .lut_mask = 16'hBCB0;
defparam \CPU_inst|reg_file0|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N1
dffeas \CPU_inst|reg_file0|a_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|Mux2~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|a_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|a_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[5]~7 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[5]~7_combout  = (\CPU_inst|reg_file0|a_reg [5] & (((!\CPU_inst|reg_file0|prev_wren~q ) # (!\CPU_inst|reg_file0|a_forward1~1_combout )) # (!\CPU_inst|reg_file0|a_forward1~0_combout )))

	.dataa(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.datab(\CPU_inst|reg_file0|a_reg [5]),
	.datac(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.datad(\CPU_inst|reg_file0|prev_wren~q ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[5]~7 .lut_mask = 16'h4CCC;
defparam \CPU_inst|reg_file0|a_data[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N15
dffeas \CPU_inst|reg_file0|prev_w_data[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_w_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_data[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_w_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[5]~6 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[5]~6_combout  = (\CPU_inst|reg_file0|a_forward1~1_combout  & (\CPU_inst|reg_file0|prev_wren~q  & (\CPU_inst|reg_file0|prev_w_data [5] & \CPU_inst|reg_file0|a_forward1~0_combout )))

	.dataa(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.datab(\CPU_inst|reg_file0|prev_wren~q ),
	.datac(\CPU_inst|reg_file0|prev_w_data [5]),
	.datad(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[5]~6 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|a_data[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N16
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[5]~8 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[5]~8_combout  = (\CPU_inst|reg_file0|a_forward0~2_combout  & (((\CPU_inst|ALU0|alu_reg [5])))) # (!\CPU_inst|reg_file0|a_forward0~2_combout  & ((\CPU_inst|reg_file0|a_data[5]~7_combout ) # 
// ((\CPU_inst|reg_file0|a_data[5]~6_combout ))))

	.dataa(\CPU_inst|reg_file0|a_data[5]~7_combout ),
	.datab(\CPU_inst|ALU0|alu_reg [5]),
	.datac(\CPU_inst|reg_file0|a_forward0~2_combout ),
	.datad(\CPU_inst|reg_file0|a_data[5]~6_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[5]~8 .lut_mask = 16'hCFCA;
defparam \CPU_inst|reg_file0|a_data[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N5
dffeas \CPU_inst|PC0|A_next_I[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[13] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N12
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~0 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~0_combout  = (\CPU_inst|PC0|always1~0_combout  & (\CPU_inst|PC0|PC_reg [13])) # (!\CPU_inst|PC0|always1~0_combout  & ((\CPU_inst|PC0|A_next_I [13])))

	.dataa(\CPU_inst|PC0|PC_reg [13]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_next_I [13]),
	.datad(\CPU_inst|PC0|always1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~0 .lut_mask = 16'hAAF0;
defparam \CPU_inst|PC0|A_current_I_alternate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N13
dffeas \CPU_inst|PC0|A_current_I_alternate[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[13] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N4
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~0 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~0_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [13]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [13]))

	.dataa(\CPU_inst|PC0|prev_hazard~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_next_I [13]),
	.datad(\CPU_inst|PC0|A_current_I_alternate [13]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~0 .lut_mask = 16'hFA50;
defparam \CPU_inst|PC0|A_current_I~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N28
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~1 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~1_combout  = (\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (((\CPU_inst|PC0|A_current_I [13])))) # (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & 
// (\CPU_inst|PC0|A_current_I~0_combout )) # (!\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|PC0|A_current_I [13])))))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datab(\CPU_inst|PC0|A_current_I~0_combout ),
	.datac(\CPU_inst|PC0|A_current_I [13]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~1 .lut_mask = 16'hE4F0;
defparam \CPU_inst|PC0|A_current_I~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N29
dffeas \CPU_inst|PC0|A_current_I[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~1_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [13]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[13] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N14
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~0 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~0_combout  = (\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (((\CPU_inst|PC0|A_pipe0 [13])))) # (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & (\CPU_inst|PC0|A_current_I [13])) # 
// (!\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|PC0|A_pipe0 [13])))))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datab(\CPU_inst|PC0|A_current_I [13]),
	.datac(\CPU_inst|PC0|A_pipe0 [13]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~0 .lut_mask = 16'hE4F0;
defparam \CPU_inst|PC0|A_pipe0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N15
dffeas \CPU_inst|PC0|A_pipe0[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~0_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [13]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[13] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N0
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~11 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~11_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|PC0|A_pipe0 [13])) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|PC0|A_pipe1 [13])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_pipe0 [13]),
	.datac(\CPU_inst|PC0|A_pipe1 [13]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~11 .lut_mask = 16'hCCF0;
defparam \CPU_inst|PC0|A_pipe1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N1
dffeas \CPU_inst|PC0|A_pipe1[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~11_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [13]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[13] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N22
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~5 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~5_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|PC0|A_pipe1 [13])) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|PC0|A_pipe2 [13])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_pipe1 [13]),
	.datac(\CPU_inst|PC0|A_pipe2 [13]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~5 .lut_mask = 16'hCCF0;
defparam \CPU_inst|PC0|A_pipe2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N23
dffeas \CPU_inst|PC0|A_pipe2[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~5_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [13]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[13] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N12
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[13]~11 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[13]~11_combout  = (\CPU_inst|CALL2~q  & (\CPU_inst|reg_file0|a_data[5]~8_combout )) # (!\CPU_inst|CALL2~q  & ((\CPU_inst|PC0|A_pipe2 [13])))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|reg_file0|a_data[5]~8_combout ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_pipe2 [13]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[13]~11 .lut_mask = 16'hDD88;
defparam \CPU_inst|PC0|PC_reg[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N19
dffeas \CPU_inst|PC0|xec_return_addr[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[13] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N18
cycloneive_lcell_comb \CPU_inst|PC0|Add1~52 (
// Equation(s):
// \CPU_inst|PC0|Add1~52_combout  = (\CPU_inst|PC0|always2~0_combout ) # ((\CPU_inst|decode_unit0|JMP~q  & (\CPU_inst|PC0|A_pipe0 [13])) # (!\CPU_inst|decode_unit0|JMP~q  & ((\CPU_inst|PC0|xec_return_addr [13]))))

	.dataa(\CPU_inst|decode_unit0|JMP~q ),
	.datab(\CPU_inst|PC0|A_pipe0 [13]),
	.datac(\CPU_inst|PC0|xec_return_addr [13]),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~52 .lut_mask = 16'hFFD8;
defparam \CPU_inst|PC0|Add1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N10
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[13]~11 (
// Equation(s):
// \CPU_inst|PC0|stack_in[13]~11_combout  = (\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe2 [13])) # (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe1 [13])))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe2 [13]),
	.datad(\CPU_inst|PC0|A_pipe1 [13]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[13]~11 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|stack_in[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N11
dffeas \CPU_inst|PC0|cstack0|input_buf[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[13]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[13] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~29 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~29 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~93 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~93 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~93 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~366 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~366_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1]) # ((\CPU_inst|PC0|cstack0|stack_mem~93_q )))) # (!\CPU_inst|PC0|cstack0|address [2] & (!\CPU_inst|PC0|cstack0|address [1] & 
// (\CPU_inst|PC0|cstack0|stack_mem~29_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~29_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~93_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~366_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~366 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~61 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~61 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~125 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~125 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~125 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~367 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~367_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~366_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~125_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~366_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~61_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~366_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~366_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~61_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~125_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~367_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~367 .lut_mask = 16'hEC64;
defparam \CPU_inst|PC0|cstack0|stack_mem~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~221 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~221 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~221 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~253 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~253 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~253 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~189feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~189feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [13]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~189feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~189feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~189feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~189 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~189feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~189 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~189 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~157 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~157 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~157 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~373 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~373_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~189_q ) # ((\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~157_q  & 
// !\CPU_inst|PC0|cstack0|address [2]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~189_q ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~157_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~373_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~373 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|cstack0|stack_mem~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~374 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~374_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~373_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~253_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~373_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~221_q )))) # (!\CPU_inst|PC0|cstack0|address [2] & (((\CPU_inst|PC0|cstack0|stack_mem~373_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~221_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~253_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~373_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~374_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~374 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~205 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~205 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~205 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~141 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~141 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~141 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~173feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~173feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [13]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~173feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~173feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~173feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~173 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~173feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~173 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~173 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~368 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~368_combout  = (\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [1])) # (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~173_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~141_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~141_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~173_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~368_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~368 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~237 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~237 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~237 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~369 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~369_combout  = (\CPU_inst|PC0|cstack0|stack_mem~368_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~237_q ) # (!\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|stack_mem~368_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~205_q  & ((\CPU_inst|PC0|cstack0|address [2]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~205_q ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~368_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~237_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~369_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~369 .lut_mask = 16'hE2CC;
defparam \CPU_inst|PC0|cstack0|stack_mem~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~45feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~45feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~45feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~45feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~45feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~45 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~45 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~13 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~13 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~370 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~370_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~45_q ) # ((\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~13_q  & 
// !\CPU_inst|PC0|cstack0|address [2]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~45_q ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~13_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~370_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~370 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|cstack0|stack_mem~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~77feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~77feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~77feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~77feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~77feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~77 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~77feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~77 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~109 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~109 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~109 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~371 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~371_combout  = (\CPU_inst|PC0|cstack0|stack_mem~370_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~109_q ) # (!\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|stack_mem~370_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~77_q  & ((\CPU_inst|PC0|cstack0|address [2]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~370_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~77_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~109_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~371_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~371 .lut_mask = 16'hE4AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~372 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~372_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~369_combout ) # ((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & 
// (((\CPU_inst|PC0|cstack0|stack_mem~371_combout  & !\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~369_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~371_combout ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~372_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~372 .lut_mask = 16'hAAD8;
defparam \CPU_inst|PC0|cstack0|stack_mem~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~375 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~375_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~372_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~374_combout ))) # (!\CPU_inst|PC0|cstack0|stack_mem~372_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~367_combout )))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~372_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~367_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~374_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~372_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~375_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~375 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N31
dffeas \CPU_inst|PC0|cstack0|output_buf[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~375_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[13] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N6
cycloneive_lcell_comb \CPU_inst|PC0|Add1~53 (
// Equation(s):
// \CPU_inst|PC0|Add1~53_combout  = (\CPU_inst|interrupt~q ) # ((\CPU_inst|PC0|always2~0_combout  & !\CPU_inst|PC0|cstack0|output_buf [13]))

	.dataa(\CPU_inst|PC0|always2~0_combout ),
	.datab(\CPU_inst|interrupt~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|output_buf [13]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~53 .lut_mask = 16'hCCEE;
defparam \CPU_inst|PC0|Add1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N15
dffeas \CPU_inst|PC0|A_next_I[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[12] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N24
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~5 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~5_combout  = (\CPU_inst|PC0|always1~0_combout  & (\CPU_inst|PC0|PC_reg [12])) # (!\CPU_inst|PC0|always1~0_combout  & ((\CPU_inst|PC0|A_next_I [12])))

	.dataa(\CPU_inst|PC0|PC_reg [12]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_next_I [12]),
	.datad(\CPU_inst|PC0|always1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~5 .lut_mask = 16'hAAF0;
defparam \CPU_inst|PC0|A_current_I_alternate~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N25
dffeas \CPU_inst|PC0|A_current_I_alternate[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~5_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[12] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N14
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~8 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~8_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [12]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [12]))

	.dataa(\CPU_inst|PC0|prev_hazard~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_next_I [12]),
	.datad(\CPU_inst|PC0|A_current_I_alternate [12]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~8 .lut_mask = 16'hFA50;
defparam \CPU_inst|PC0|A_current_I~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N28
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~9 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~9_combout  = (\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (((\CPU_inst|PC0|A_current_I [12])))) # (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & 
// (\CPU_inst|PC0|A_current_I~8_combout )) # (!\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|PC0|A_current_I [12])))))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datab(\CPU_inst|PC0|A_current_I~8_combout ),
	.datac(\CPU_inst|PC0|A_current_I [12]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~9 .lut_mask = 16'hE4F0;
defparam \CPU_inst|PC0|A_current_I~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N29
dffeas \CPU_inst|PC0|A_current_I[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~9_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [12]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[12] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N12
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~4 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~4_combout  = (\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (((\CPU_inst|PC0|A_pipe0 [12])))) # (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & (\CPU_inst|PC0|A_current_I [12])) # 
// (!\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|PC0|A_pipe0 [12])))))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datab(\CPU_inst|PC0|A_current_I [12]),
	.datac(\CPU_inst|PC0|A_pipe0 [12]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~4 .lut_mask = 16'hE4F0;
defparam \CPU_inst|PC0|A_pipe0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N13
dffeas \CPU_inst|PC0|A_pipe0[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~4_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [12]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[12] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N4
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~1 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~1_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|PC0|A_pipe0 [12])) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|PC0|A_pipe1 [12])))

	.dataa(\CPU_inst|PC0|A_pipe0 [12]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe1 [12]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~1 .lut_mask = 16'hAAF0;
defparam \CPU_inst|PC0|A_pipe1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N5
dffeas \CPU_inst|PC0|A_pipe1[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~1_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [12]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[12] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N2
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~1 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~1_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|PC0|A_pipe1 [12]))) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|PC0|A_pipe2 [12]))

	.dataa(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe2 [12]),
	.datad(\CPU_inst|PC0|A_pipe1 [12]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~1 .lut_mask = 16'hFA50;
defparam \CPU_inst|PC0|A_pipe2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N3
dffeas \CPU_inst|PC0|A_pipe2[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~1_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [12]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[12] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N0
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[12]~10 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[12]~10_combout  = (\CPU_inst|CALL2~q  & (\CPU_inst|reg_file0|a_data[4]~11_combout )) # (!\CPU_inst|CALL2~q  & ((\CPU_inst|PC0|A_pipe2 [12])))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|reg_file0|a_data[4]~11_combout ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_pipe2 [12]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[12]~10 .lut_mask = 16'hDD88;
defparam \CPU_inst|PC0|PC_reg[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N24
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[12]~1 (
// Equation(s):
// \CPU_inst|PC0|stack_in[12]~1_combout  = (\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe2 [12])) # (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe1 [12])))

	.dataa(\CPU_inst|PC0|A_pipe2 [12]),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|PC0|A_pipe1 [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[12]~1 .lut_mask = 16'hB8B8;
defparam \CPU_inst|PC0|stack_in[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N25
dffeas \CPU_inst|PC0|cstack0|input_buf[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[12]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[12] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~188feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~188feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~188feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~188feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~188feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~188 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~188feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~188 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~188 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~172 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~172 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~172 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~44feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~44feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~44feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~44feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~44feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~44 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~44feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~44 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~60 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~60 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~266 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~266_combout  = (\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~60_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~44_q ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~44_q ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~60_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~266_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~266 .lut_mask = 16'hFC22;
defparam \CPU_inst|PC0|cstack0|stack_mem~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~267 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~267_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~266_combout  & (\CPU_inst|PC0|cstack0|stack_mem~188_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~266_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~172_q ))))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~266_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~188_q ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~172_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~266_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~267_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~267 .lut_mask = 16'hBBC0;
defparam \CPU_inst|PC0|cstack0|stack_mem~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~204feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~204feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~204feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~204feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~204feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~204 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~204feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~204 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~204 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~76 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~76 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~268 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~268_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~204_q ) # ((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~76_q  & 
// !\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~204_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~76_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~268_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~268 .lut_mask = 16'hAAD8;
defparam \CPU_inst|PC0|cstack0|stack_mem~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~92feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~92feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [12]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~92feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~92feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~92feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~92 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~92feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~92 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~220 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~220 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~220 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~269 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~269_combout  = (\CPU_inst|PC0|cstack0|stack_mem~268_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~220_q ) # (!\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|stack_mem~268_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~92_q  & ((\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~268_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~92_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~220_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~269_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~269 .lut_mask = 16'hE4AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~140feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~140feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~140feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~140feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~140feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~140 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~140feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~140 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~140 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~156 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~156 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~156 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~28feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~28feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~28feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~28feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~28feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~28 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~28feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~28 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~12 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~12 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~270 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~270_combout  = (\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~28_q )) # 
// (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~12_q )))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~28_q ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~12_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~270_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~270 .lut_mask = 16'hEE30;
defparam \CPU_inst|PC0|cstack0|stack_mem~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~271 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~271_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~270_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~156_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~270_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~140_q )))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~270_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~140_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~156_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~270_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~271_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~271 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~272 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~272_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~269_combout ) # ((\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|address [2] & (((!\CPU_inst|PC0|cstack0|address [1] & 
// \CPU_inst|PC0|cstack0|stack_mem~271_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~269_combout ),
	.datac(\CPU_inst|PC0|cstack0|address [1]),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~271_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~272_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~272 .lut_mask = 16'hADA8;
defparam \CPU_inst|PC0|cstack0|stack_mem~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~236feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~236feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~236feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~236feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~236feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~236 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~236feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~236 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~108 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~108 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~108 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~273 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~273_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~236_q ) # ((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~108_q  & 
// !\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~236_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~108_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~273_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~273 .lut_mask = 16'hAAD8;
defparam \CPU_inst|PC0|cstack0|stack_mem~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~252 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~252 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~252 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~124feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~124feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [12]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~124feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~124feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~124feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~124 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~124feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~124 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~124 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~274 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~274_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~273_combout  & (\CPU_inst|PC0|cstack0|stack_mem~252_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~273_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~124_q ))))) # (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~273_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~273_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~252_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~124_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~274_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~274 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|cstack0|stack_mem~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~275 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~275_combout  = (\CPU_inst|PC0|cstack0|stack_mem~272_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~274_combout ) # (!\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|stack_mem~272_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~267_combout  & (\CPU_inst|PC0|cstack0|address [1])))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~267_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~272_combout ),
	.datac(\CPU_inst|PC0|cstack0|address [1]),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~274_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~275_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~275 .lut_mask = 16'hEC2C;
defparam \CPU_inst|PC0|cstack0|stack_mem~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N31
dffeas \CPU_inst|PC0|cstack0|output_buf[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~275_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[12] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N26
cycloneive_lcell_comb \CPU_inst|PC0|Add1~29 (
// Equation(s):
// \CPU_inst|PC0|Add1~29_combout  = (\CPU_inst|interrupt~q ) # ((\CPU_inst|PC0|always2~0_combout  & !\CPU_inst|PC0|cstack0|output_buf [12]))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|always2~0_combout ),
	.datad(\CPU_inst|PC0|cstack0|output_buf [12]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~29 .lut_mask = 16'hAAFA;
defparam \CPU_inst|PC0|Add1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N14
cycloneive_lcell_comb \CPU_inst|decode_unit0|PC_I_field_reg[12]~feeder (
// Equation(s):
// \CPU_inst|decode_unit0|PC_I_field_reg[12]~feeder_combout  = \CPU_inst|decode_unit0|I_reg [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [12]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|PC_I_field_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|decode_unit0|PC_I_field_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N15
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|PC_I_field_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[12] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N25
dffeas \CPU_inst|PC0|xec_return_addr[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[12] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N24
cycloneive_lcell_comb \CPU_inst|PC0|Add1~28 (
// Equation(s):
// \CPU_inst|PC0|Add1~28_combout  = (\CPU_inst|PC0|always2~0_combout ) # ((\CPU_inst|decode_unit0|JMP~q  & (\CPU_inst|decode_unit0|PC_I_field_reg [12])) # (!\CPU_inst|decode_unit0|JMP~q  & ((\CPU_inst|PC0|xec_return_addr [12]))))

	.dataa(\CPU_inst|PC0|always2~0_combout ),
	.datab(\CPU_inst|decode_unit0|PC_I_field_reg [12]),
	.datac(\CPU_inst|PC0|xec_return_addr [12]),
	.datad(\CPU_inst|decode_unit0|JMP~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~28 .lut_mask = 16'hEEFA;
defparam \CPU_inst|PC0|Add1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N1
dffeas \CPU_inst|PC0|A_miss_next[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [12]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss_next [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[12] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss_next[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N31
dffeas \CPU_inst|PC0|A_next_I[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N10
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~4 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~4_combout  = (\CPU_inst|PC0|always1~0_combout  & (\CPU_inst|PC0|PC_reg [11])) # (!\CPU_inst|PC0|always1~0_combout  & ((\CPU_inst|PC0|A_next_I [11])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [11]),
	.datac(\CPU_inst|PC0|A_next_I [11]),
	.datad(\CPU_inst|PC0|always1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~4 .lut_mask = 16'hCCF0;
defparam \CPU_inst|PC0|A_current_I_alternate~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N11
dffeas \CPU_inst|PC0|A_current_I_alternate[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~4_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N30
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~6 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~6_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [11]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [11]))

	.dataa(\CPU_inst|PC0|prev_hazard~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_next_I [11]),
	.datad(\CPU_inst|PC0|A_current_I_alternate [11]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~6 .lut_mask = 16'hFA50;
defparam \CPU_inst|PC0|A_current_I~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N24
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~7 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~7_combout  = (\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (((\CPU_inst|PC0|A_current_I [11])))) # (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & 
// (\CPU_inst|PC0|A_current_I~6_combout )) # (!\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|PC0|A_current_I [11])))))

	.dataa(\CPU_inst|PC0|A_current_I~6_combout ),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datac(\CPU_inst|PC0|A_current_I [11]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~7 .lut_mask = 16'hE2F0;
defparam \CPU_inst|PC0|A_current_I~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N25
dffeas \CPU_inst|PC0|A_current_I[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~7_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [11]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N10
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~3 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~3_combout  = (\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (((\CPU_inst|PC0|A_pipe0 [11])))) # (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & (\CPU_inst|PC0|A_current_I [11])) # 
// (!\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|PC0|A_pipe0 [11])))))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datab(\CPU_inst|PC0|A_current_I [11]),
	.datac(\CPU_inst|PC0|A_pipe0 [11]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~3 .lut_mask = 16'hE4F0;
defparam \CPU_inst|PC0|A_pipe0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N11
dffeas \CPU_inst|PC0|A_pipe0[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~3_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [11]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N18
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~0 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~0_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|PC0|A_pipe0 [11])) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|PC0|A_pipe1 [11])))

	.dataa(\CPU_inst|PC0|A_pipe0 [11]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe1 [11]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~0 .lut_mask = 16'hAAF0;
defparam \CPU_inst|PC0|A_pipe1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N19
dffeas \CPU_inst|PC0|A_pipe1[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~0_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [11]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N16
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~0 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~0_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|PC0|A_pipe1 [11])) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|PC0|A_pipe2 [11])))

	.dataa(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.datab(\CPU_inst|PC0|A_pipe1 [11]),
	.datac(\CPU_inst|PC0|A_pipe2 [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~0 .lut_mask = 16'hD8D8;
defparam \CPU_inst|PC0|A_pipe2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N17
dffeas \CPU_inst|PC0|A_pipe2[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~0_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [11]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N20
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[11]~0 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[11]~0_combout  = (\CPU_inst|CALL2~q  & ((\CPU_inst|reg_file0|a_data[3]~14_combout ))) # (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|A_pipe2 [11]))

	.dataa(\CPU_inst|PC0|A_pipe2 [11]),
	.datab(\CPU_inst|reg_file0|a_data[3]~14_combout ),
	.datac(gnd),
	.datad(\CPU_inst|CALL2~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[11]~0 .lut_mask = 16'hCCAA;
defparam \CPU_inst|PC0|PC_reg[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N15
dffeas \CPU_inst|PC0|xec_return_addr[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N14
cycloneive_lcell_comb \CPU_inst|PC0|Add1~0 (
// Equation(s):
// \CPU_inst|PC0|Add1~0_combout  = (\CPU_inst|PC0|always2~0_combout ) # ((\CPU_inst|decode_unit0|JMP~q  & (\CPU_inst|decode_unit0|PC_I_field_reg [11])) # (!\CPU_inst|decode_unit0|JMP~q  & ((\CPU_inst|PC0|xec_return_addr [11]))))

	.dataa(\CPU_inst|PC0|always2~0_combout ),
	.datab(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datac(\CPU_inst|PC0|xec_return_addr [11]),
	.datad(\CPU_inst|decode_unit0|JMP~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~0 .lut_mask = 16'hEEFA;
defparam \CPU_inst|PC0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y7_N21
dffeas \CPU_inst|PC0|A_miss_next[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [11]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss_next [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss_next[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N16
cycloneive_lcell_comb \CPU_inst|PC0|Add1~18 (
// Equation(s):
// \CPU_inst|PC0|Add1~18_combout  = (\CPU_inst|PC0|PC_reg [8] & (\CPU_inst|PC0|Add1~17  $ (GND))) # (!\CPU_inst|PC0|PC_reg [8] & (!\CPU_inst|PC0|Add1~17  & VCC))
// \CPU_inst|PC0|Add1~19  = CARRY((\CPU_inst|PC0|PC_reg [8] & !\CPU_inst|PC0|Add1~17 ))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~17 ),
	.combout(\CPU_inst|PC0|Add1~18_combout ),
	.cout(\CPU_inst|PC0|Add1~19 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~18 .lut_mask = 16'hC30C;
defparam \CPU_inst|PC0|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N18
cycloneive_lcell_comb \CPU_inst|PC0|Add1~20 (
// Equation(s):
// \CPU_inst|PC0|Add1~20_combout  = (\CPU_inst|PC0|PC_reg [9] & (!\CPU_inst|PC0|Add1~19 )) # (!\CPU_inst|PC0|PC_reg [9] & ((\CPU_inst|PC0|Add1~19 ) # (GND)))
// \CPU_inst|PC0|Add1~21  = CARRY((!\CPU_inst|PC0|Add1~19 ) # (!\CPU_inst|PC0|PC_reg [9]))

	.dataa(\CPU_inst|PC0|PC_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~19 ),
	.combout(\CPU_inst|PC0|Add1~20_combout ),
	.cout(\CPU_inst|PC0|Add1~21 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~20 .lut_mask = 16'h5A5F;
defparam \CPU_inst|PC0|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N20
cycloneive_lcell_comb \CPU_inst|PC0|Add1~22 (
// Equation(s):
// \CPU_inst|PC0|Add1~22_combout  = (\CPU_inst|PC0|PC_reg [10] & (\CPU_inst|PC0|Add1~21  $ (GND))) # (!\CPU_inst|PC0|PC_reg [10] & (!\CPU_inst|PC0|Add1~21  & VCC))
// \CPU_inst|PC0|Add1~23  = CARRY((\CPU_inst|PC0|PC_reg [10] & !\CPU_inst|PC0|Add1~21 ))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~21 ),
	.combout(\CPU_inst|PC0|Add1~22_combout ),
	.cout(\CPU_inst|PC0|Add1~23 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~22 .lut_mask = 16'hC30C;
defparam \CPU_inst|PC0|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N22
cycloneive_lcell_comb \CPU_inst|PC0|Add1~24 (
// Equation(s):
// \CPU_inst|PC0|Add1~24_combout  = (\CPU_inst|PC0|PC_reg [11] & (!\CPU_inst|PC0|Add1~23 )) # (!\CPU_inst|PC0|PC_reg [11] & ((\CPU_inst|PC0|Add1~23 ) # (GND)))
// \CPU_inst|PC0|Add1~25  = CARRY((!\CPU_inst|PC0|Add1~23 ) # (!\CPU_inst|PC0|PC_reg [11]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~23 ),
	.combout(\CPU_inst|PC0|Add1~24_combout ),
	.cout(\CPU_inst|PC0|Add1~25 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~24 .lut_mask = 16'h3C3F;
defparam \CPU_inst|PC0|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N20
cycloneive_lcell_comb \CPU_inst|PC0|Add1~26 (
// Equation(s):
// \CPU_inst|PC0|Add1~26_combout  = (\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|prev_p_miss~q  & ((\CPU_inst|PC0|Add1~24_combout ))) # (!\CPU_inst|PC0|prev_p_miss~q  & (\CPU_inst|PC0|A_miss_next [11])))) # (!\CPU_inst|PC0|p_miss~q  & 
// (((\CPU_inst|PC0|Add1~24_combout ))))

	.dataa(\CPU_inst|PC0|p_miss~q ),
	.datab(\CPU_inst|PC0|prev_p_miss~q ),
	.datac(\CPU_inst|PC0|A_miss_next [11]),
	.datad(\CPU_inst|PC0|Add1~24_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~26 .lut_mask = 16'hFD20;
defparam \CPU_inst|PC0|Add1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N4
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[11]~0 (
// Equation(s):
// \CPU_inst|PC0|stack_in[11]~0_combout  = (\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe2 [11])) # (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe1 [11])))

	.dataa(\CPU_inst|PC0|A_pipe2 [11]),
	.datab(\CPU_inst|PC0|A_pipe1 [11]),
	.datac(\CPU_inst|interrupt~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[11]~0 .lut_mask = 16'hACAC;
defparam \CPU_inst|PC0|stack_in[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N5
dffeas \CPU_inst|PC0|cstack0|input_buf[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[11]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~139 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~139 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~139 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~203feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~203feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~203feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~203feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~203feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~203 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~203feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~203 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~203 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~256 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~256_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1]) # ((\CPU_inst|PC0|cstack0|stack_mem~203_q )))) # (!\CPU_inst|PC0|cstack0|address [2] & (!\CPU_inst|PC0|cstack0|address [1] & 
// (\CPU_inst|PC0|cstack0|stack_mem~139_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~139_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~203_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~256_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~256 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~171 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~171 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~171 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~235 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~235 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~235 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~257 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~257_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~256_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~235_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~256_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~171_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~256_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~256_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~171_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~235_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~257_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~257 .lut_mask = 16'hEC64;
defparam \CPU_inst|PC0|cstack0|stack_mem~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~187feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~187feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~187feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~187feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~187feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~187 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~187feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~187 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~187 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~251 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~251 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~251 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~155 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~155 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~155 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~219feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~219feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [11]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~219feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~219feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~219feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~219 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~219feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~219 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~219 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~263 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~263_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1]) # ((\CPU_inst|PC0|cstack0|stack_mem~219_q )))) # (!\CPU_inst|PC0|cstack0|address [2] & (!\CPU_inst|PC0|cstack0|address [1] & 
// (\CPU_inst|PC0|cstack0|stack_mem~155_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~155_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~219_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~263_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~263 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~264 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~264_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~263_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~251_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~263_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~187_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~263_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~187_q ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~251_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~263_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~264_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~264 .lut_mask = 16'hF388;
defparam \CPU_inst|PC0|cstack0|stack_mem~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~11 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~11 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~43feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~43feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~43feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~43feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~43feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~43 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~43feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~43 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~260 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~260_combout  = (\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [1])) # (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~43_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~11_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~11_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~43_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~260_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~260 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~75feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~75feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~75feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~75feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~75feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~75 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~75feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~75 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~107 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~107 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~107 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~261 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~261_combout  = (\CPU_inst|PC0|cstack0|stack_mem~260_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~107_q ) # (!\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|stack_mem~260_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~75_q  & ((\CPU_inst|PC0|cstack0|address [2]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~260_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~75_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~107_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~261_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~261 .lut_mask = 16'hE4AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~27 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~27 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~59feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~59feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~59feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~59feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~59feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~59 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~59feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~59 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~258 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~258_combout  = (\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [1])) # (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~59_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~27_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~27_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~59_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~258_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~258 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~123 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~123 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~91 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~91 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~259 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~259_combout  = (\CPU_inst|PC0|cstack0|stack_mem~258_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~123_q )) # (!\CPU_inst|PC0|cstack0|address [2]))) # (!\CPU_inst|PC0|cstack0|stack_mem~258_combout  & 
// (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~91_q ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~258_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~123_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~91_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~259_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~259 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|cstack0|stack_mem~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~262 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~262_combout  = (\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~259_combout ))) # 
// (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~261_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~261_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~259_combout ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~262_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~262 .lut_mask = 16'hFA44;
defparam \CPU_inst|PC0|cstack0|stack_mem~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~265 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~265_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~262_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~264_combout ))) # (!\CPU_inst|PC0|cstack0|stack_mem~262_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~257_combout )))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~262_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~257_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~264_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~262_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~265_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~265 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N17
dffeas \CPU_inst|PC0|cstack0|output_buf[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~265_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N24
cycloneive_lcell_comb \CPU_inst|PC0|Add1~1 (
// Equation(s):
// \CPU_inst|PC0|Add1~1_combout  = (\CPU_inst|interrupt~q ) # ((\CPU_inst|PC0|always2~0_combout  & !\CPU_inst|PC0|cstack0|output_buf [11]))

	.dataa(\CPU_inst|PC0|always2~0_combout ),
	.datab(\CPU_inst|interrupt~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|output_buf [11]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~1 .lut_mask = 16'hCCEE;
defparam \CPU_inst|PC0|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N12
cycloneive_lcell_comb \CPU_inst|PC0|Add1~27 (
// Equation(s):
// \CPU_inst|PC0|Add1~27_combout  = (\CPU_inst|PC0|always2~1_combout  & (\CPU_inst|PC0|Add1~0_combout  & ((!\CPU_inst|PC0|Add1~1_combout )))) # (!\CPU_inst|PC0|always2~1_combout  & (((\CPU_inst|PC0|Add1~26_combout ))))

	.dataa(\CPU_inst|PC0|always2~1_combout ),
	.datab(\CPU_inst|PC0|Add1~0_combout ),
	.datac(\CPU_inst|PC0|Add1~26_combout ),
	.datad(\CPU_inst|PC0|Add1~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~27 .lut_mask = 16'h50D8;
defparam \CPU_inst|PC0|Add1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N14
cycloneive_lcell_comb \CPU_inst|PC0|always2~2 (
// Equation(s):
// \CPU_inst|PC0|always2~2_combout  = (!\CPU_inst|interrupt~q  & ((\CPU_inst|CALL2~q ) # (!\CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|PC0|stack_pop~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|always2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|always2~2 .lut_mask = 16'h2323;
defparam \CPU_inst|PC0|always2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N10
cycloneive_lcell_comb \CPU_inst|PC0|always2~3 (
// Equation(s):
// \CPU_inst|PC0|always2~3_combout  = (\CPU_inst|PC0|prev_XEC~q ) # ((\CPU_inst|XEC2~q ) # ((!\CPU_inst|PC0|prev_p_miss~q  & \CPU_inst|PC0|p_miss~q )))

	.dataa(\CPU_inst|PC0|prev_XEC~q ),
	.datab(\CPU_inst|PC0|prev_p_miss~q ),
	.datac(\CPU_inst|XEC2~q ),
	.datad(\CPU_inst|PC0|p_miss~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|always2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|always2~3 .lut_mask = 16'hFBFA;
defparam \CPU_inst|PC0|always2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N16
cycloneive_lcell_comb \CPU_inst|PC0|always2~4 (
// Equation(s):
// \CPU_inst|PC0|always2~4_combout  = (\CPU_inst|decode_unit0|JMP~q ) # ((\CPU_inst|PC0|comb~0_combout ) # ((\CPU_inst|PC0|always2~0_combout ) # (\CPU_inst|PC0|always2~3_combout )))

	.dataa(\CPU_inst|decode_unit0|JMP~q ),
	.datab(\CPU_inst|PC0|comb~0_combout ),
	.datac(\CPU_inst|PC0|always2~0_combout ),
	.datad(\CPU_inst|PC0|always2~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|always2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|always2~4 .lut_mask = 16'hFFFE;
defparam \CPU_inst|PC0|always2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N2
cycloneive_lcell_comb \CPU_inst|PC0|WideOr0~0 (
// Equation(s):
// \CPU_inst|PC0|WideOr0~0_combout  = (\CPU_inst|reg_file0|a_data[7]~2_combout ) # ((\CPU_inst|reg_file0|a_data[5]~8_combout ) # ((\CPU_inst|reg_file0|a_data[4]~11_combout ) # (\CPU_inst|reg_file0|a_data[6]~5_combout )))

	.dataa(\CPU_inst|reg_file0|a_data[7]~2_combout ),
	.datab(\CPU_inst|reg_file0|a_data[5]~8_combout ),
	.datac(\CPU_inst|reg_file0|a_data[4]~11_combout ),
	.datad(\CPU_inst|reg_file0|a_data[6]~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \CPU_inst|PC0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N26
cycloneive_lcell_comb \CPU_inst|PC0|always2~5 (
// Equation(s):
// \CPU_inst|PC0|always2~5_combout  = (\CPU_inst|PC0|always2~4_combout ) # ((\CPU_inst|NZT2~q  & ((\CPU_inst|PC0|WideOr0~0_combout ) # (\CPU_inst|PC0|WideOr0~1_combout ))))

	.dataa(\CPU_inst|NZT2~q ),
	.datab(\CPU_inst|PC0|always2~4_combout ),
	.datac(\CPU_inst|PC0|WideOr0~0_combout ),
	.datad(\CPU_inst|PC0|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|always2~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|always2~5 .lut_mask = 16'hEEEC;
defparam \CPU_inst|PC0|always2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N8
cycloneive_lcell_comb \CPU_inst|PC0|always2~6 (
// Equation(s):
// \CPU_inst|PC0|always2~6_combout  = (\CPU_inst|PC0|always2~5_combout ) # ((!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (!\CPU_inst|PC0|p_miss~q  & \CPU_inst|hazard_unit0|hazard~13_combout )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datab(\CPU_inst|PC0|always2~5_combout ),
	.datac(\CPU_inst|PC0|p_miss~q ),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|always2~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|always2~6 .lut_mask = 16'hCDCC;
defparam \CPU_inst|PC0|always2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N21
dffeas \CPU_inst|PC0|PC_reg[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg[11]~0_combout ),
	.asdata(\CPU_inst|PC0|Add1~27_combout ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|PC0|always2~2_combout ),
	.ena(\CPU_inst|PC0|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N24
cycloneive_lcell_comb \CPU_inst|PC0|Add1~30 (
// Equation(s):
// \CPU_inst|PC0|Add1~30_combout  = (\CPU_inst|PC0|PC_reg [12] & (\CPU_inst|PC0|Add1~25  $ (GND))) # (!\CPU_inst|PC0|PC_reg [12] & (!\CPU_inst|PC0|Add1~25  & VCC))
// \CPU_inst|PC0|Add1~31  = CARRY((\CPU_inst|PC0|PC_reg [12] & !\CPU_inst|PC0|Add1~25 ))

	.dataa(\CPU_inst|PC0|PC_reg [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~25 ),
	.combout(\CPU_inst|PC0|Add1~30_combout ),
	.cout(\CPU_inst|PC0|Add1~31 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~30 .lut_mask = 16'hA50A;
defparam \CPU_inst|PC0|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N0
cycloneive_lcell_comb \CPU_inst|PC0|Add1~32 (
// Equation(s):
// \CPU_inst|PC0|Add1~32_combout  = (\CPU_inst|PC0|prev_p_miss~q  & (((\CPU_inst|PC0|Add1~30_combout )))) # (!\CPU_inst|PC0|prev_p_miss~q  & ((\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|A_miss_next [12])) # (!\CPU_inst|PC0|p_miss~q  & 
// ((\CPU_inst|PC0|Add1~30_combout )))))

	.dataa(\CPU_inst|PC0|prev_p_miss~q ),
	.datab(\CPU_inst|PC0|p_miss~q ),
	.datac(\CPU_inst|PC0|A_miss_next [12]),
	.datad(\CPU_inst|PC0|Add1~30_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~32 .lut_mask = 16'hFB40;
defparam \CPU_inst|PC0|Add1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N20
cycloneive_lcell_comb \CPU_inst|PC0|Add1~33 (
// Equation(s):
// \CPU_inst|PC0|Add1~33_combout  = (\CPU_inst|PC0|always2~1_combout  & (!\CPU_inst|PC0|Add1~29_combout  & (\CPU_inst|PC0|Add1~28_combout ))) # (!\CPU_inst|PC0|always2~1_combout  & (((\CPU_inst|PC0|Add1~32_combout ))))

	.dataa(\CPU_inst|PC0|Add1~29_combout ),
	.datab(\CPU_inst|PC0|Add1~28_combout ),
	.datac(\CPU_inst|PC0|always2~1_combout ),
	.datad(\CPU_inst|PC0|Add1~32_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~33 .lut_mask = 16'h4F40;
defparam \CPU_inst|PC0|Add1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N1
dffeas \CPU_inst|PC0|PC_reg[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg[12]~10_combout ),
	.asdata(\CPU_inst|PC0|Add1~33_combout ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|PC0|always2~2_combout ),
	.ena(\CPU_inst|PC0|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[12] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N26
cycloneive_lcell_comb \CPU_inst|PC0|Add1~54 (
// Equation(s):
// \CPU_inst|PC0|Add1~54_combout  = (\CPU_inst|PC0|PC_reg [13] & (!\CPU_inst|PC0|Add1~31 )) # (!\CPU_inst|PC0|PC_reg [13] & ((\CPU_inst|PC0|Add1~31 ) # (GND)))
// \CPU_inst|PC0|Add1~55  = CARRY((!\CPU_inst|PC0|Add1~31 ) # (!\CPU_inst|PC0|PC_reg [13]))

	.dataa(\CPU_inst|PC0|PC_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~31 ),
	.combout(\CPU_inst|PC0|Add1~54_combout ),
	.cout(\CPU_inst|PC0|Add1~55 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~54 .lut_mask = 16'h5A5F;
defparam \CPU_inst|PC0|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y9_N27
dffeas \CPU_inst|PC0|A_miss_next[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [13]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss_next [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[13] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss_next[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N26
cycloneive_lcell_comb \CPU_inst|PC0|Add1~56 (
// Equation(s):
// \CPU_inst|PC0|Add1~56_combout  = (\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|prev_p_miss~q  & (\CPU_inst|PC0|Add1~54_combout )) # (!\CPU_inst|PC0|prev_p_miss~q  & ((\CPU_inst|PC0|A_miss_next [13]))))) # (!\CPU_inst|PC0|p_miss~q  & 
// (\CPU_inst|PC0|Add1~54_combout ))

	.dataa(\CPU_inst|PC0|Add1~54_combout ),
	.datab(\CPU_inst|PC0|p_miss~q ),
	.datac(\CPU_inst|PC0|A_miss_next [13]),
	.datad(\CPU_inst|PC0|prev_p_miss~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~56 .lut_mask = 16'hAAE2;
defparam \CPU_inst|PC0|Add1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N26
cycloneive_lcell_comb \CPU_inst|PC0|Add1~57 (
// Equation(s):
// \CPU_inst|PC0|Add1~57_combout  = (\CPU_inst|PC0|always2~1_combout  & (\CPU_inst|PC0|Add1~52_combout  & (!\CPU_inst|PC0|Add1~53_combout ))) # (!\CPU_inst|PC0|always2~1_combout  & (((\CPU_inst|PC0|Add1~56_combout ))))

	.dataa(\CPU_inst|PC0|always2~1_combout ),
	.datab(\CPU_inst|PC0|Add1~52_combout ),
	.datac(\CPU_inst|PC0|Add1~53_combout ),
	.datad(\CPU_inst|PC0|Add1~56_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~57 .lut_mask = 16'h5D08;
defparam \CPU_inst|PC0|Add1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N13
dffeas \CPU_inst|PC0|PC_reg[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg[13]~11_combout ),
	.asdata(\CPU_inst|PC0|Add1~57_combout ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|PC0|always2~2_combout ),
	.ena(\CPU_inst|PC0|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[13] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N28
cycloneive_lcell_comb \CPU_inst|PC0|Add1~60 (
// Equation(s):
// \CPU_inst|PC0|Add1~60_combout  = (\CPU_inst|PC0|PC_reg [14] & (\CPU_inst|PC0|Add1~55  $ (GND))) # (!\CPU_inst|PC0|PC_reg [14] & (!\CPU_inst|PC0|Add1~55  & VCC))
// \CPU_inst|PC0|Add1~61  = CARRY((\CPU_inst|PC0|PC_reg [14] & !\CPU_inst|PC0|Add1~55 ))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~55 ),
	.combout(\CPU_inst|PC0|Add1~60_combout ),
	.cout(\CPU_inst|PC0|Add1~61 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~60 .lut_mask = 16'hC30C;
defparam \CPU_inst|PC0|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y9_N23
dffeas \CPU_inst|PC0|A_miss_next[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [14]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss_next [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[14] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss_next[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N22
cycloneive_lcell_comb \CPU_inst|PC0|Add1~62 (
// Equation(s):
// \CPU_inst|PC0|Add1~62_combout  = (\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|prev_p_miss~q  & (\CPU_inst|PC0|Add1~60_combout )) # (!\CPU_inst|PC0|prev_p_miss~q  & ((\CPU_inst|PC0|A_miss_next [14]))))) # (!\CPU_inst|PC0|p_miss~q  & 
// (\CPU_inst|PC0|Add1~60_combout ))

	.dataa(\CPU_inst|PC0|Add1~60_combout ),
	.datab(\CPU_inst|PC0|p_miss~q ),
	.datac(\CPU_inst|PC0|A_miss_next [14]),
	.datad(\CPU_inst|PC0|prev_p_miss~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~62 .lut_mask = 16'hAAE2;
defparam \CPU_inst|PC0|Add1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N0
cycloneive_lcell_comb \CPU_inst|PC0|Add1~63 (
// Equation(s):
// \CPU_inst|PC0|Add1~63_combout  = (\CPU_inst|PC0|always2~1_combout  & (!\CPU_inst|PC0|Add1~59_combout  & (\CPU_inst|PC0|Add1~58_combout ))) # (!\CPU_inst|PC0|always2~1_combout  & (((\CPU_inst|PC0|Add1~62_combout ))))

	.dataa(\CPU_inst|PC0|always2~1_combout ),
	.datab(\CPU_inst|PC0|Add1~59_combout ),
	.datac(\CPU_inst|PC0|Add1~58_combout ),
	.datad(\CPU_inst|PC0|Add1~62_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~63 .lut_mask = 16'h7520;
defparam \CPU_inst|PC0|Add1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N29
dffeas \CPU_inst|PC0|PC_reg[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg[14]~12_combout ),
	.asdata(\CPU_inst|PC0|Add1~63_combout ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|PC0|always2~2_combout ),
	.ena(\CPU_inst|PC0|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[14] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N30
cycloneive_lcell_comb \CPU_inst|PC0|Add1~66 (
// Equation(s):
// \CPU_inst|PC0|Add1~66_combout  = \CPU_inst|PC0|Add1~61  $ (\CPU_inst|PC0|PC_reg [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|PC_reg [15]),
	.cin(\CPU_inst|PC0|Add1~61 ),
	.combout(\CPU_inst|PC0|Add1~66_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~66 .lut_mask = 16'h0FF0;
defparam \CPU_inst|PC0|Add1~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N12
cycloneive_lcell_comb \CPU_inst|PC0|Add1~68 (
// Equation(s):
// \CPU_inst|PC0|Add1~68_combout  = (\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|prev_p_miss~q  & (\CPU_inst|PC0|Add1~66_combout )) # (!\CPU_inst|PC0|prev_p_miss~q  & ((\CPU_inst|PC0|A_miss_next [15]))))) # (!\CPU_inst|PC0|p_miss~q  & 
// (\CPU_inst|PC0|Add1~66_combout ))

	.dataa(\CPU_inst|PC0|Add1~66_combout ),
	.datab(\CPU_inst|PC0|A_miss_next [15]),
	.datac(\CPU_inst|PC0|p_miss~q ),
	.datad(\CPU_inst|PC0|prev_p_miss~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~68_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~68 .lut_mask = 16'hAACA;
defparam \CPU_inst|PC0|Add1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N22
cycloneive_lcell_comb \CPU_inst|PC0|Add1~69 (
// Equation(s):
// \CPU_inst|PC0|Add1~69_combout  = (\CPU_inst|PC0|always2~1_combout  & (!\CPU_inst|PC0|Add1~65_combout  & (\CPU_inst|PC0|Add1~64_combout ))) # (!\CPU_inst|PC0|always2~1_combout  & (((\CPU_inst|PC0|Add1~68_combout ))))

	.dataa(\CPU_inst|PC0|always2~1_combout ),
	.datab(\CPU_inst|PC0|Add1~65_combout ),
	.datac(\CPU_inst|PC0|Add1~64_combout ),
	.datad(\CPU_inst|PC0|Add1~68_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~69_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~69 .lut_mask = 16'h7520;
defparam \CPU_inst|PC0|Add1~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N9
dffeas \CPU_inst|PC0|PC_reg[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg[15]~13_combout ),
	.asdata(\CPU_inst|PC0|Add1~69_combout ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|PC0|always2~2_combout ),
	.ena(\CPU_inst|PC0|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[15] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N20
cycloneive_lcell_comb \CPU_inst|PC0|A_miss_next[15]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_miss_next[15]~feeder_combout  = \CPU_inst|PC0|PC_reg [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|PC_reg [15]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_miss_next[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[15]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_miss_next[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N21
dffeas \CPU_inst|PC0|A_miss_next[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_miss_next[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss_next [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[15] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss_next[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N22
cycloneive_lcell_comb \CPU_inst|PC0|A_miss[15]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_miss[15]~feeder_combout  = \CPU_inst|PC0|A_miss_next [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_miss_next [15]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_miss[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[15]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_miss[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N23
dffeas \CPU_inst|PC0|A_miss[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_miss[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[15] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N26
cycloneive_lcell_comb \CPU_inst|PC0|A[15]~13 (
// Equation(s):
// \CPU_inst|PC0|A[15]~13_combout  = (\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|A_miss [15])) # (!\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|PC_reg [15])))

	.dataa(\CPU_inst|PC0|p_miss~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_miss [15]),
	.datad(\CPU_inst|PC0|PC_reg [15]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A[15]~13 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|A[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N27
dffeas \p_cache_inst|CPU_tag[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A[15]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_tag [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_tag[4] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_tag[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N16
cycloneive_lcell_comb \SDRAM_controller|p1_data0[12]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data0[12]~feeder_combout  = \sdram_dq[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[12]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data0[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[12]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data0[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N17
dffeas \SDRAM_controller|p1_data0[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data0[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[12] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data0[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N16
cycloneive_lcell_comb \SDRAM_controller|p1_data0[15]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data0[15]~feeder_combout  = \sdram_dq[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[15]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data0[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[15]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data0[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N17
dffeas \SDRAM_controller|p1_data0[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data0[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[15] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data0[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N0
cycloneive_lcell_comb \SDRAM_controller|p1_data1[11]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data1[11]~feeder_combout  = \sdram_dq[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[11]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data1[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[11]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data1[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N1
dffeas \SDRAM_controller|p1_data1[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data1[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[11] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N24
cycloneive_lcell_comb \SDRAM_controller|p1_data1[12]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data1[12]~feeder_combout  = \sdram_dq[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[12]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data1[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[12]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data1[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N25
dffeas \SDRAM_controller|p1_data1[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data1[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[12] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N16
cycloneive_lcell_comb \SDRAM_controller|p1_data1[15]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data1[15]~feeder_combout  = \sdram_dq[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[15]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data1[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[15]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data1[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N17
dffeas \SDRAM_controller|p1_data1[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data1[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[15] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N28
cycloneive_lcell_comb \SDRAM_controller|p1_data2[11]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data2[11]~feeder_combout  = \sdram_dq[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[11]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data2[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[11]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data2[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N29
dffeas \SDRAM_controller|p1_data2[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data2[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[11] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N14
cycloneive_lcell_comb \SDRAM_controller|p1_data2[12]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data2[12]~feeder_combout  = \sdram_dq[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[12]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data2[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[12]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data2[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N15
dffeas \SDRAM_controller|p1_data2[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data2[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[12] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N12
cycloneive_lcell_comb \SDRAM_controller|p1_data2[14]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data2[14]~feeder_combout  = \sdram_dq[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[14]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data2[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[14]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data2[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N13
dffeas \SDRAM_controller|p1_data2[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data2[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[14] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N20
cycloneive_lcell_comb \SDRAM_controller|p1_data2[15]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data2[15]~feeder_combout  = \sdram_dq[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[15]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data2[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[15]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data2[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N21
dffeas \SDRAM_controller|p1_data2[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data2[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[15] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N24
cycloneive_lcell_comb \SDRAM_controller|p1_data3[11]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data3[11]~feeder_combout  = \sdram_dq[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[11]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[11]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N25
dffeas \SDRAM_controller|p1_data3[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|p1_data3[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[11] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N2
cycloneive_lcell_comb \SDRAM_controller|p1_data3[12]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data3[12]~feeder_combout  = \sdram_dq[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[12]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[12]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N3
dffeas \SDRAM_controller|p1_data3[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|p1_data3[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[12] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N12
cycloneive_lcell_comb \SDRAM_controller|p1_data3[15]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data3[15]~feeder_combout  = \sdram_dq[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[15]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[15]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N13
dffeas \SDRAM_controller|p1_data3[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|p1_data3[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[15] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N18
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[11]~34 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[11]~34_combout  = (\p_cache_inst|CPU_address_hold [11] & (!\p_cache_inst|CPU_address_hold[10]~33 )) # (!\p_cache_inst|CPU_address_hold [11] & ((\p_cache_inst|CPU_address_hold[10]~33 ) # (GND)))
// \p_cache_inst|CPU_address_hold[11]~35  = CARRY((!\p_cache_inst|CPU_address_hold[10]~33 ) # (!\p_cache_inst|CPU_address_hold [11]))

	.dataa(gnd),
	.datab(\p_cache_inst|CPU_address_hold [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[10]~33 ),
	.combout(\p_cache_inst|CPU_address_hold[11]~34_combout ),
	.cout(\p_cache_inst|CPU_address_hold[11]~35 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[11]~34 .lut_mask = 16'h3C3F;
defparam \p_cache_inst|CPU_address_hold[11]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N14
cycloneive_lcell_comb \CPU_inst|PC0|A_miss[11]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_miss[11]~feeder_combout  = \CPU_inst|PC0|A_miss_next [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_miss_next [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_miss[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[11]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|A_miss[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N15
dffeas \CPU_inst|PC0|A_miss[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_miss[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N30
cycloneive_lcell_comb \CPU_inst|PC0|A[11]~0 (
// Equation(s):
// \CPU_inst|PC0|A[11]~0_combout  = (\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|A_miss [11]))) # (!\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|PC_reg [11]))

	.dataa(\CPU_inst|PC0|PC_reg [11]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_miss [11]),
	.datad(\CPU_inst|PC0|p_miss~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A[11]~0 .lut_mask = 16'hF0AA;
defparam \CPU_inst|PC0|A[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N0
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold~14 (
// Equation(s):
// \p_cache_inst|CPU_address_hold~14_combout  = (!\p_cache_inst|fetch_active~q  & \p_cache_inst|Equal0~2_combout )

	.dataa(\p_cache_inst|fetch_active~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\p_cache_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|CPU_address_hold~14_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold~14 .lut_mask = 16'h5500;
defparam \p_cache_inst|CPU_address_hold~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N30
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold~17 (
// Equation(s):
// \p_cache_inst|CPU_address_hold~17_combout  = (\SDRAM_controller|ready1~q ) # ((\p_cache_inst|reset_active~q ) # ((\MSC_inst|p1_reset~combout ) # (\p_cache_inst|CPU_address_hold~14_combout )))

	.dataa(\SDRAM_controller|ready1~q ),
	.datab(\p_cache_inst|reset_active~q ),
	.datac(\MSC_inst|p1_reset~combout ),
	.datad(\p_cache_inst|CPU_address_hold~14_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|CPU_address_hold~17_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold~17 .lut_mask = 16'hFFFE;
defparam \p_cache_inst|CPU_address_hold~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N19
dffeas \p_cache_inst|CPU_address_hold[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[11]~34_combout ),
	.asdata(\CPU_inst|PC0|A[11]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MSC_inst|p1_reset~combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [11]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[11] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N20
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[12]~36 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[12]~36_combout  = (\p_cache_inst|CPU_address_hold [12] & (\p_cache_inst|CPU_address_hold[11]~35  $ (GND))) # (!\p_cache_inst|CPU_address_hold [12] & (!\p_cache_inst|CPU_address_hold[11]~35  & VCC))
// \p_cache_inst|CPU_address_hold[12]~37  = CARRY((\p_cache_inst|CPU_address_hold [12] & !\p_cache_inst|CPU_address_hold[11]~35 ))

	.dataa(gnd),
	.datab(\p_cache_inst|CPU_address_hold [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[11]~35 ),
	.combout(\p_cache_inst|CPU_address_hold[12]~36_combout ),
	.cout(\p_cache_inst|CPU_address_hold[12]~37 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[12]~36 .lut_mask = 16'hC30C;
defparam \p_cache_inst|CPU_address_hold[12]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N24
cycloneive_lcell_comb \CPU_inst|PC0|A_miss[12]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_miss[12]~feeder_combout  = \CPU_inst|PC0|A_miss_next [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_miss_next [12]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_miss[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[12]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_miss[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N25
dffeas \CPU_inst|PC0|A_miss[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_miss[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[12] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N0
cycloneive_lcell_comb \CPU_inst|PC0|A[12]~1 (
// Equation(s):
// \CPU_inst|PC0|A[12]~1_combout  = (\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|A_miss [12]))) # (!\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|PC_reg [12]))

	.dataa(\CPU_inst|PC0|p_miss~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [12]),
	.datad(\CPU_inst|PC0|A_miss [12]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A[12]~1 .lut_mask = 16'hFA50;
defparam \CPU_inst|PC0|A[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N21
dffeas \p_cache_inst|CPU_address_hold[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[12]~36_combout ),
	.asdata(\CPU_inst|PC0|A[12]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MSC_inst|p1_reset~combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [12]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[12] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N22
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[13]~38 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[13]~38_combout  = (\p_cache_inst|CPU_address_hold [13] & (!\p_cache_inst|CPU_address_hold[12]~37 )) # (!\p_cache_inst|CPU_address_hold [13] & ((\p_cache_inst|CPU_address_hold[12]~37 ) # (GND)))
// \p_cache_inst|CPU_address_hold[13]~39  = CARRY((!\p_cache_inst|CPU_address_hold[12]~37 ) # (!\p_cache_inst|CPU_address_hold [13]))

	.dataa(\p_cache_inst|CPU_address_hold [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[12]~37 ),
	.combout(\p_cache_inst|CPU_address_hold[13]~38_combout ),
	.cout(\p_cache_inst|CPU_address_hold[13]~39 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[13]~38 .lut_mask = 16'h5A5F;
defparam \p_cache_inst|CPU_address_hold[13]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y9_N29
dffeas \CPU_inst|PC0|A_miss[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_miss_next [13]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[13] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N8
cycloneive_lcell_comb \CPU_inst|PC0|A[13]~11 (
// Equation(s):
// \CPU_inst|PC0|A[13]~11_combout  = (\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|A_miss [13]))) # (!\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|PC_reg [13]))

	.dataa(\CPU_inst|PC0|p_miss~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [13]),
	.datad(\CPU_inst|PC0|A_miss [13]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A[13]~11 .lut_mask = 16'hFA50;
defparam \CPU_inst|PC0|A[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N23
dffeas \p_cache_inst|CPU_address_hold[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[13]~38_combout ),
	.asdata(\CPU_inst|PC0|A[13]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MSC_inst|p1_reset~combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [13]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[13] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N24
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[14]~40 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[14]~40_combout  = (\p_cache_inst|CPU_address_hold [14] & (\p_cache_inst|CPU_address_hold[13]~39  $ (GND))) # (!\p_cache_inst|CPU_address_hold [14] & (!\p_cache_inst|CPU_address_hold[13]~39  & VCC))
// \p_cache_inst|CPU_address_hold[14]~41  = CARRY((\p_cache_inst|CPU_address_hold [14] & !\p_cache_inst|CPU_address_hold[13]~39 ))

	.dataa(gnd),
	.datab(\p_cache_inst|CPU_address_hold [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[13]~39 ),
	.combout(\p_cache_inst|CPU_address_hold[14]~40_combout ),
	.cout(\p_cache_inst|CPU_address_hold[14]~41 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[14]~40 .lut_mask = 16'hC30C;
defparam \p_cache_inst|CPU_address_hold[14]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y9_N19
dffeas \CPU_inst|PC0|A_miss[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_miss_next [14]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[14] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N6
cycloneive_lcell_comb \CPU_inst|PC0|A[14]~12 (
// Equation(s):
// \CPU_inst|PC0|A[14]~12_combout  = (\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|A_miss [14])) # (!\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|PC_reg [14])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_miss [14]),
	.datac(\CPU_inst|PC0|PC_reg [14]),
	.datad(\CPU_inst|PC0|p_miss~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A[14]~12 .lut_mask = 16'hCCF0;
defparam \CPU_inst|PC0|A[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N25
dffeas \p_cache_inst|CPU_address_hold[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[14]~40_combout ),
	.asdata(\CPU_inst|PC0|A[14]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MSC_inst|p1_reset~combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [14]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[14] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N26
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[15]~42 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[15]~42_combout  = \p_cache_inst|CPU_address_hold [15] $ (\p_cache_inst|CPU_address_hold[14]~41 )

	.dataa(\p_cache_inst|CPU_address_hold [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\p_cache_inst|CPU_address_hold[14]~41 ),
	.combout(\p_cache_inst|CPU_address_hold[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[15]~42 .lut_mask = 16'h5A5A;
defparam \p_cache_inst|CPU_address_hold[15]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y6_N27
dffeas \p_cache_inst|CPU_address_hold[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[15]~42_combout ),
	.asdata(\CPU_inst|PC0|A[15]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MSC_inst|p1_reset~combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [15]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[15] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y7_N0
cycloneive_ram_block \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\SDRAM_controller|ready1~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_cache_inst|CPU_address_hold [15],\p_cache_inst|CPU_address_hold [14],\p_cache_inst|CPU_address_hold [13],\p_cache_inst|CPU_address_hold [12],\p_cache_inst|CPU_address_hold [11],\SDRAM_controller|p1_data3 [15],\SDRAM_controller|p1_data3 [12],\SDRAM_controller|p1_data3 [11],
\SDRAM_controller|p1_data2 [15],\SDRAM_controller|p1_data2 [14],\SDRAM_controller|p1_data2 [12],\SDRAM_controller|p1_data2 [11],\SDRAM_controller|p1_data1 [15],\SDRAM_controller|p1_data1 [12],\SDRAM_controller|p1_data1 [11],\SDRAM_controller|p1_data0 [15],\SDRAM_controller|p1_data0 [12],
\SDRAM_controller|p1_data0 [11]}),
	.portaaddr({\p_cache_inst|cache_address[8]~8_combout ,\p_cache_inst|cache_address[7]~7_combout ,\p_cache_inst|cache_address[6]~6_combout ,\p_cache_inst|cache_address[5]~5_combout ,\p_cache_inst|cache_address[4]~4_combout ,\p_cache_inst|cache_address[3]~3_combout ,
\p_cache_inst|cache_address[2]~2_combout ,\p_cache_inst|cache_address[1]~1_combout ,\p_cache_inst|cache_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ALTSYNCRAM";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 9;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 18;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 511;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 512;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 72;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 9;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 18;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X29_Y7_N31
dffeas \p_cache_inst|CPU_tag[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A[11]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_tag [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_tag[0] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_tag[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N1
dffeas \p_cache_inst|CPU_tag[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A[12]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_tag [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_tag[1] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_tag[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N28
cycloneive_lcell_comb \p_cache_inst|Equal0~0 (
// Equation(s):
// \p_cache_inst|Equal0~0_combout  = (\p_cache_inst|CPU_tag [0] & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [64] & (\p_cache_inst|CPU_tag [1] $ (!\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [65])))) # 
// (!\p_cache_inst|CPU_tag [0] & (!\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [64] & (\p_cache_inst|CPU_tag [1] $ (!\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [65]))))

	.dataa(\p_cache_inst|CPU_tag [0]),
	.datab(\p_cache_inst|CPU_tag [1]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [65]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [64]),
	.cin(gnd),
	.combout(\p_cache_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Equal0~0 .lut_mask = 16'h8241;
defparam \p_cache_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N7
dffeas \p_cache_inst|CPU_tag[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A[14]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_tag [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_tag[3] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_tag[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N9
dffeas \p_cache_inst|CPU_tag[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A[13]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_tag [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_tag[2] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_tag[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N10
cycloneive_lcell_comb \p_cache_inst|Equal0~1 (
// Equation(s):
// \p_cache_inst|Equal0~1_combout  = (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [66] & (\p_cache_inst|CPU_tag [2] & (\p_cache_inst|CPU_tag [3] $ (!\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [67])))) # 
// (!\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [66] & (!\p_cache_inst|CPU_tag [2] & (\p_cache_inst|CPU_tag [3] $ (!\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [67]))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [66]),
	.datab(\p_cache_inst|CPU_tag [3]),
	.datac(\p_cache_inst|CPU_tag [2]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [67]),
	.cin(gnd),
	.combout(\p_cache_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Equal0~1 .lut_mask = 16'h8421;
defparam \p_cache_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N24
cycloneive_lcell_comb \p_cache_inst|Equal0~2 (
// Equation(s):
// \p_cache_inst|Equal0~2_combout  = (\p_cache_inst|Equal0~0_combout  & (\p_cache_inst|Equal0~1_combout  & (\p_cache_inst|CPU_tag [4] $ (!\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [68]))))

	.dataa(\p_cache_inst|CPU_tag [4]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [68]),
	.datac(\p_cache_inst|Equal0~0_combout ),
	.datad(\p_cache_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Equal0~2 .lut_mask = 16'h9000;
defparam \p_cache_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~23 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~23_combout  = (!\p_cache_inst|p_miss_hold~q  & (\p_cache_inst|Mux5~1_combout  & \p_cache_inst|Equal0~2_combout ))

	.dataa(gnd),
	.datab(\p_cache_inst|p_miss_hold~q ),
	.datac(\p_cache_inst|Mux5~1_combout ),
	.datad(\p_cache_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~23 .lut_mask = 16'h3000;
defparam \CPU_inst|decode_unit0|I_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg[10]~10 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg[10]~10_combout  = (\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [10])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_reg~23_combout )))

	.dataa(\CPU_inst|decode_unit0|I_alternate [10]),
	.datab(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg~23_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[10]~10 .lut_mask = 16'hBB88;
defparam \CPU_inst|decode_unit0|I_reg[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N13
dffeas \CPU_inst|decode_unit0|I_reg[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg[10]~10_combout ),
	.asdata(\CPU_inst|decode_unit0|I_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.sload(\CPU_inst|hazard_unit0|hazard~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[10] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N31
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[10] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N17
dffeas \CPU_inst|PC0|xec_return_addr[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N16
cycloneive_lcell_comb \CPU_inst|PC0|Add1~48 (
// Equation(s):
// \CPU_inst|PC0|Add1~48_combout  = (\CPU_inst|PC0|always2~0_combout ) # ((\CPU_inst|decode_unit0|JMP~q  & (\CPU_inst|decode_unit0|PC_I_field_reg [10])) # (!\CPU_inst|decode_unit0|JMP~q  & ((\CPU_inst|PC0|xec_return_addr [10]))))

	.dataa(\CPU_inst|PC0|always2~0_combout ),
	.datab(\CPU_inst|decode_unit0|PC_I_field_reg [10]),
	.datac(\CPU_inst|PC0|xec_return_addr [10]),
	.datad(\CPU_inst|decode_unit0|JMP~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~48 .lut_mask = 16'hEEFA;
defparam \CPU_inst|PC0|Add1~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N10
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[10]~10 (
// Equation(s):
// \CPU_inst|PC0|stack_in[10]~10_combout  = (\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe2 [10])) # (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe1 [10])))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe2 [10]),
	.datad(\CPU_inst|PC0|A_pipe1 [10]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[10]~10 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|stack_in[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N11
dffeas \CPU_inst|PC0|cstack0|input_buf[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~170feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~170feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~170feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~170feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~170feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~170 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~170feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~170 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~170 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~42 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~42 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~356 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~356_combout  = (\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~170_q )) # 
// (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~42_q )))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~170_q ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~42_q ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~356_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~356 .lut_mask = 16'hEE30;
defparam \CPU_inst|PC0|cstack0|stack_mem~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~186feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~186feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [10]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~186feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~186feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~186feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~186 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~186feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~186 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~58 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~58 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~357 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~357_combout  = (\CPU_inst|PC0|cstack0|stack_mem~356_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~186_q ) # ((!\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|stack_mem~356_combout  & 
// (((\CPU_inst|PC0|cstack0|stack_mem~58_q  & \CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~356_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~186_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~58_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~357_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~357 .lut_mask = 16'hD8AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~122feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~122feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [10]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~122feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~122feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~122feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~122 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~122feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~122 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~106 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~106 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~106 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~363 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~363_combout  = (\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~122_q )) # 
// (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~106_q )))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~122_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~106_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~363_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~363 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|cstack0|stack_mem~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~250 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~250 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~250 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~234feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~234feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [10]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~234feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~234feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~234feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~234 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~234feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~234 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~234 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~364 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~364_combout  = (\CPU_inst|PC0|cstack0|stack_mem~363_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~250_q )) # (!\CPU_inst|PC0|cstack0|address [3]))) # (!\CPU_inst|PC0|cstack0|stack_mem~363_combout  & 
// (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~234_q ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~363_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~250_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~234_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~364_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~364 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|cstack0|stack_mem~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~202feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~202feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~202feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~202feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~202feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~202 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~202feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~202 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~202 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y13_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~218 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~218 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~218 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~90feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~90feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [10]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~90feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~90feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~90feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~90 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~90feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~90 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~74 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~74 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~358 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~358_combout  = (\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~90_q )) # 
// (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~74_q )))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~90_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~74_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~358_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~358 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|cstack0|stack_mem~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~359 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~359_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~358_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~218_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~358_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~202_q )))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~358_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~202_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~218_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~358_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~359_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~359 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~26 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~26 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~154 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~154 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~154 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~138feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~138feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [10]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~138feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~138feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~138feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~138 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~138feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~138 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~138 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~10 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~10 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~360 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~360_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~138_q ) # ((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~10_q  & 
// !\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~138_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~10_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~360_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~360 .lut_mask = 16'hAAD8;
defparam \CPU_inst|PC0|cstack0|stack_mem~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~361 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~361_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~360_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~154_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~360_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~26_q )))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~360_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~26_q ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~154_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~360_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~361_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~361 .lut_mask = 16'hF388;
defparam \CPU_inst|PC0|cstack0|stack_mem~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~362 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~362_combout  = (\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~359_combout )) # 
// (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~361_combout )))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~359_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~361_combout ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~362_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~362 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|cstack0|stack_mem~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~365 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~365_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~362_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~364_combout ))) # (!\CPU_inst|PC0|cstack0|stack_mem~362_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~357_combout )))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~362_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~357_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~364_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~362_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~365_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~365 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N5
dffeas \CPU_inst|PC0|cstack0|output_buf[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~365_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N26
cycloneive_lcell_comb \CPU_inst|PC0|Add1~49 (
// Equation(s):
// \CPU_inst|PC0|Add1~49_combout  = (\CPU_inst|interrupt~q ) # ((\CPU_inst|PC0|always2~0_combout  & !\CPU_inst|PC0|cstack0|output_buf [10]))

	.dataa(\CPU_inst|PC0|always2~0_combout ),
	.datab(\CPU_inst|interrupt~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|output_buf [10]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~49 .lut_mask = 16'hCCEE;
defparam \CPU_inst|PC0|Add1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y7_N27
dffeas \CPU_inst|PC0|A_miss_next[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [10]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss_next [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss_next[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N26
cycloneive_lcell_comb \CPU_inst|PC0|Add1~50 (
// Equation(s):
// \CPU_inst|PC0|Add1~50_combout  = (\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|prev_p_miss~q  & (\CPU_inst|PC0|Add1~22_combout )) # (!\CPU_inst|PC0|prev_p_miss~q  & ((\CPU_inst|PC0|A_miss_next [10]))))) # (!\CPU_inst|PC0|p_miss~q  & 
// (\CPU_inst|PC0|Add1~22_combout ))

	.dataa(\CPU_inst|PC0|Add1~22_combout ),
	.datab(\CPU_inst|PC0|p_miss~q ),
	.datac(\CPU_inst|PC0|A_miss_next [10]),
	.datad(\CPU_inst|PC0|prev_p_miss~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~50 .lut_mask = 16'hAAE2;
defparam \CPU_inst|PC0|Add1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N8
cycloneive_lcell_comb \CPU_inst|PC0|Add1~51 (
// Equation(s):
// \CPU_inst|PC0|Add1~51_combout  = (\CPU_inst|PC0|always2~1_combout  & (\CPU_inst|PC0|Add1~48_combout  & (!\CPU_inst|PC0|Add1~49_combout ))) # (!\CPU_inst|PC0|always2~1_combout  & (((\CPU_inst|PC0|Add1~50_combout ))))

	.dataa(\CPU_inst|PC0|always2~1_combout ),
	.datab(\CPU_inst|PC0|Add1~48_combout ),
	.datac(\CPU_inst|PC0|Add1~49_combout ),
	.datad(\CPU_inst|PC0|Add1~50_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~51 .lut_mask = 16'h5D08;
defparam \CPU_inst|PC0|Add1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N3
dffeas \CPU_inst|PC0|PC_reg[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg[10]~9_combout ),
	.asdata(\CPU_inst|PC0|Add1~51_combout ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|PC0|always2~2_combout ),
	.ena(\CPU_inst|PC0|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N29
dffeas \CPU_inst|PC0|A_miss[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_miss_next [10]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N28
cycloneive_lcell_comb \CPU_inst|PC0|A[10]~10 (
// Equation(s):
// \CPU_inst|PC0|A[10]~10_combout  = (\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|A_miss [10]))) # (!\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|PC_reg [10]))

	.dataa(\CPU_inst|PC0|p_miss~q ),
	.datab(\CPU_inst|PC0|PC_reg [10]),
	.datac(\CPU_inst|PC0|A_miss [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A[10]~10 .lut_mask = 16'hE4E4;
defparam \CPU_inst|PC0|A[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N17
dffeas \p_cache_inst|CPU_address_hold[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[10]~32_combout ),
	.asdata(\CPU_inst|PC0|A[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MSC_inst|p1_reset~combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [10]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[10] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N18
cycloneive_lcell_comb \p_cache_inst|cache_address[8]~8 (
// Equation(s):
// \p_cache_inst|cache_address[8]~8_combout  = (\SDRAM_controller|ready1~q  & ((\p_cache_inst|fetch_active~q  & (\p_cache_inst|CPU_address_hold [10])) # (!\p_cache_inst|fetch_active~q  & ((\CPU_inst|PC0|A[10]~10_combout ))))) # (!\SDRAM_controller|ready1~q  
// & (((\CPU_inst|PC0|A[10]~10_combout ))))

	.dataa(\p_cache_inst|CPU_address_hold [10]),
	.datab(\SDRAM_controller|ready1~q ),
	.datac(\p_cache_inst|fetch_active~q ),
	.datad(\CPU_inst|PC0|A[10]~10_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|cache_address[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|cache_address[8]~8 .lut_mask = 16'hBF80;
defparam \p_cache_inst|cache_address[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N2
cycloneive_lcell_comb \p_cache_inst|Mux11~0 (
// Equation(s):
// \p_cache_inst|Mux11~0_combout  = (\p_cache_inst|word_address [1] & (((\p_cache_inst|word_address [0])))) # (!\p_cache_inst|word_address [1] & ((\p_cache_inst|word_address [0] & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [20])) # 
// (!\p_cache_inst|word_address [0] & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [4])))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\p_cache_inst|word_address [1]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [4]),
	.datad(\p_cache_inst|word_address [0]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux11~0 .lut_mask = 16'hEE30;
defparam \p_cache_inst|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N26
cycloneive_lcell_comb \p_cache_inst|Mux11~1 (
// Equation(s):
// \p_cache_inst|Mux11~1_combout  = (\p_cache_inst|word_address [1] & ((\p_cache_inst|Mux11~0_combout  & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [52]))) # (!\p_cache_inst|Mux11~0_combout  & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [36])))) # (!\p_cache_inst|word_address [1] & (((\p_cache_inst|Mux11~0_combout ))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [36]),
	.datab(\p_cache_inst|word_address [1]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [52]),
	.datad(\p_cache_inst|Mux11~0_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux11~1 .lut_mask = 16'hF388;
defparam \p_cache_inst|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N16
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~12 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~12_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (\p_cache_inst|Mux11~1_combout  & (\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout  & !\CPU_inst|PC0|stack_pop~1_combout )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datab(\p_cache_inst|Mux11~1_combout ),
	.datac(\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout ),
	.datad(\CPU_inst|PC0|stack_pop~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~12 .lut_mask = 16'h0040;
defparam \CPU_inst|decode_unit0|I_alternate~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N17
dffeas \CPU_inst|decode_unit0|I_alternate[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[4] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N18
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~27 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~27_combout  = (\p_cache_inst|Mux11~1_combout  & (\p_cache_inst|Equal0~2_combout  & !\p_cache_inst|p_miss_hold~q ))

	.dataa(\p_cache_inst|Mux11~1_combout ),
	.datab(gnd),
	.datac(\p_cache_inst|Equal0~2_combout ),
	.datad(\p_cache_inst|p_miss_hold~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~27 .lut_mask = 16'h00A0;
defparam \CPU_inst|decode_unit0|I_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N28
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg[4]~4 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg[4]~4_combout  = (\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [4])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_reg~27_combout )))

	.dataa(\CPU_inst|decode_unit0|I_alternate [4]),
	.datab(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg~27_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[4]~4 .lut_mask = 16'hBB88;
defparam \CPU_inst|decode_unit0|I_reg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N29
dffeas \CPU_inst|decode_unit0|I_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg[4]~4_combout ),
	.asdata(\CPU_inst|decode_unit0|I_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.sload(\CPU_inst|hazard_unit0|hazard~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux6~0 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux6~0_combout  = (!\CPU_inst|decode_unit0|I_reg [4] & ((\CPU_inst|decode_unit0|I_reg [14]) # ((\CPU_inst|decode_unit0|I_reg [13]) # (!\CPU_inst|decode_unit0|always0~4_combout ))))

	.dataa(\CPU_inst|decode_unit0|I_reg [4]),
	.datab(\CPU_inst|decode_unit0|I_reg [14]),
	.datac(\CPU_inst|decode_unit0|always0~4_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [13]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux6~0 .lut_mask = 16'h5545;
defparam \CPU_inst|decode_unit0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux6~1 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux6~1_combout  = (\CPU_inst|decode_unit0|I_reg [13]) # ((\CPU_inst|decode_unit0|I_reg [12]) # (!\CPU_inst|decode_unit0|I_reg [14]))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [13]),
	.datac(\CPU_inst|decode_unit0|I_reg [12]),
	.datad(\CPU_inst|decode_unit0|I_reg [14]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux6~1 .lut_mask = 16'hFCFF;
defparam \CPU_inst|decode_unit0|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N26
cycloneive_lcell_comb \CPU_inst|decode_unit0|regf_wren_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|regf_wren_reg~0_combout  = (\CPU_inst|decode_unit0|I_reg [15] & ((!\CPU_inst|decode_unit0|Mux6~1_combout ))) # (!\CPU_inst|decode_unit0|I_reg [15] & (\CPU_inst|decode_unit0|Mux6~0_combout ))

	.dataa(\CPU_inst|decode_unit0|Mux6~0_combout ),
	.datab(\CPU_inst|decode_unit0|I_reg [15]),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|Mux6~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|regf_wren_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|regf_wren_reg~0 .lut_mask = 16'h22EE;
defparam \CPU_inst|decode_unit0|regf_wren_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N27
dffeas \CPU_inst|decode_unit0|regf_wren_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|regf_wren_reg~0_combout ),
	.asdata(\CPU_inst|decode_unit0|regf_wren_reg~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.sload(\CPU_inst|hazard_unit0|hazard~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|regf_wren_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|regf_wren_reg .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|regf_wren_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N12
cycloneive_lcell_comb \CPU_inst|regf_wren1~0 (
// Equation(s):
// \CPU_inst|regf_wren1~0_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (\CPU_inst|decode_unit0|regf_wren_reg~q  & (!\CPU_inst|PC0|stack_pop~1_combout  & \CPU_inst|hazard_unit0|hazard~13_combout )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datab(\CPU_inst|decode_unit0|regf_wren_reg~q ),
	.datac(\CPU_inst|PC0|stack_pop~1_combout ),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|regf_wren1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|regf_wren1~0 .lut_mask = 16'h0400;
defparam \CPU_inst|regf_wren1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N13
dffeas \CPU_inst|regf_wren1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|regf_wren1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|regf_wren1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|regf_wren1 .is_wysiwyg = "true";
defparam \CPU_inst|regf_wren1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N10
cycloneive_lcell_comb \CPU_inst|regf_wren2~0 (
// Equation(s):
// \CPU_inst|regf_wren2~0_combout  = (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|stack_pop~2_combout  & (!\CPU_inst|CALL2~q  & \CPU_inst|regf_wren1~q )))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|PC0|stack_pop~2_combout ),
	.datac(\CPU_inst|CALL2~q ),
	.datad(\CPU_inst|regf_wren1~q ),
	.cin(gnd),
	.combout(\CPU_inst|regf_wren2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|regf_wren2~0 .lut_mask = 16'h0400;
defparam \CPU_inst|regf_wren2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N11
dffeas \CPU_inst|regf_wren2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|regf_wren2~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|regf_wren2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|regf_wren2 .is_wysiwyg = "true";
defparam \CPU_inst|regf_wren2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N12
cycloneive_lcell_comb \CPU_inst|regf_wren3~feeder (
// Equation(s):
// \CPU_inst|regf_wren3~feeder_combout  = \CPU_inst|regf_wren2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|regf_wren2~q ),
	.cin(gnd),
	.combout(\CPU_inst|regf_wren3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|regf_wren3~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|regf_wren3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N13
dffeas \CPU_inst|regf_wren3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|regf_wren3~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|regf_wren3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|regf_wren3 .is_wysiwyg = "true";
defparam \CPU_inst|regf_wren3 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N13
dffeas \CPU_inst|regf_wren4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|regf_wren3~q ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|regf_wren4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|regf_wren4 .is_wysiwyg = "true";
defparam \CPU_inst|regf_wren4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N28
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~4 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~4_combout  = (\CPU_inst|regf_wren4~q  & (!\CPU_inst|dest_waddr4 [0] & !\CPU_inst|dest_waddr4 [1]))

	.dataa(\CPU_inst|regf_wren4~q ),
	.datab(\CPU_inst|dest_waddr4 [0]),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr4 [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~4 .lut_mask = 16'h0022;
defparam \CPU_inst|reg_file0|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N0
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~5 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~5_combout  = (!\CPU_inst|dest_waddr4 [3] & (\CPU_inst|reg_file0|Decoder0~4_combout  & (!\CPU_inst|dest_waddr4 [2] & \CPU_inst|hazard_unit0|data_hazard~combout )))

	.dataa(\CPU_inst|dest_waddr4 [3]),
	.datab(\CPU_inst|reg_file0|Decoder0~4_combout ),
	.datac(\CPU_inst|dest_waddr4 [2]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~5 .lut_mask = 16'h0400;
defparam \CPU_inst|reg_file0|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N17
dffeas \CPU_inst|reg_file0|aux[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|aux [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|aux[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|aux[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N16
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[1]~13 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[1]~13_combout  = (\CPU_inst|alu_b_source3~q  & (\CPU_inst|alu_b_mux_out[1]~12_combout )) # (!\CPU_inst|alu_b_source3~q  & ((\CPU_inst|reg_file0|aux_forward~combout  & (\CPU_inst|alu_b_mux_out[1]~12_combout )) # 
// (!\CPU_inst|reg_file0|aux_forward~combout  & ((\CPU_inst|reg_file0|aux [1])))))

	.dataa(\CPU_inst|alu_b_mux_out[1]~12_combout ),
	.datab(\CPU_inst|alu_b_source3~q ),
	.datac(\CPU_inst|reg_file0|aux [1]),
	.datad(\CPU_inst|reg_file0|aux_forward~combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[1]~13 .lut_mask = 16'hAAB8;
defparam \CPU_inst|alu_b_mux_out[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg~21 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg~21_combout  = \CPU_inst|alu_b_mux_out[1]~13_combout  $ (((\CPU_inst|alu_a_source3~q  & (\CPU_inst|mask0|mask_reg [1])) # (!\CPU_inst|alu_a_source3~q  & ((\CPU_inst|right_rotate0|rotate_reg [1])))))

	.dataa(\CPU_inst|alu_b_mux_out[1]~13_combout ),
	.datab(\CPU_inst|mask0|mask_reg [1]),
	.datac(\CPU_inst|alu_a_source3~q ),
	.datad(\CPU_inst|right_rotate0|rotate_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg~21 .lut_mask = 16'h656A;
defparam \CPU_inst|ALU0|alu_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg~20 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg~20_combout  = (\CPU_inst|alu_b_mux_out[1]~13_combout  & ((\CPU_inst|alu_a_source3~q  & (\CPU_inst|mask0|mask_reg [1])) # (!\CPU_inst|alu_a_source3~q  & ((\CPU_inst|right_rotate0|rotate_reg [1])))))

	.dataa(\CPU_inst|alu_b_mux_out[1]~13_combout ),
	.datab(\CPU_inst|mask0|mask_reg [1]),
	.datac(\CPU_inst|alu_a_source3~q ),
	.datad(\CPU_inst|right_rotate0|rotate_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg~20 .lut_mask = 16'h8A80;
defparam \CPU_inst|ALU0|alu_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg[1]~6 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg[1]~6_combout  = (\CPU_inst|alu_op3 [0] & (\CPU_inst|ALU0|alu_reg~21_combout )) # (!\CPU_inst|alu_op3 [0] & ((\CPU_inst|ALU0|alu_reg~20_combout )))

	.dataa(\CPU_inst|alu_op3 [0]),
	.datab(\CPU_inst|ALU0|alu_reg~21_combout ),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg~20_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[1]~6 .lut_mask = 16'hDD88;
defparam \CPU_inst|ALU0|alu_reg[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneive_lcell_comb \CPU_inst|ALU0|Mux6~0 (
// Equation(s):
// \CPU_inst|ALU0|Mux6~0_combout  = (\CPU_inst|alu_op3 [2] & (\CPU_inst|alu_b_mux_out[1]~13_combout )) # (!\CPU_inst|alu_op3 [2] & ((\CPU_inst|alu_a_mux_out[1]~6_combout )))

	.dataa(\CPU_inst|alu_b_mux_out[1]~13_combout ),
	.datab(\CPU_inst|alu_op3 [2]),
	.datac(gnd),
	.datad(\CPU_inst|alu_a_mux_out[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux6~0 .lut_mask = 16'hBB88;
defparam \CPU_inst|ALU0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cycloneive_lcell_comb \CPU_inst|ALU0|Mux6~1 (
// Equation(s):
// \CPU_inst|ALU0|Mux6~1_combout  = (\CPU_inst|alu_op3 [0] & ((\CPU_inst|ALU0|add_result[1]~2_combout ))) # (!\CPU_inst|alu_op3 [0] & (\CPU_inst|ALU0|Mux6~0_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|alu_op3 [0]),
	.datac(\CPU_inst|ALU0|Mux6~0_combout ),
	.datad(\CPU_inst|ALU0|add_result[1]~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux6~1 .lut_mask = 16'hFC30;
defparam \CPU_inst|ALU0|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N25
dffeas \CPU_inst|ALU0|alu_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|alu_reg[1]~6_combout ),
	.asdata(\CPU_inst|ALU0|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|alu_op3 [1]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|alu_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|alu_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N23
dffeas \CPU_inst|reg_file0|prev_w_data[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_w_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_data[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_w_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[1]~18 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[1]~18_combout  = (\CPU_inst|reg_file0|a_forward1~1_combout  & (\CPU_inst|reg_file0|prev_wren~q  & (\CPU_inst|reg_file0|prev_w_data [1] & \CPU_inst|reg_file0|a_forward1~0_combout )))

	.dataa(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.datab(\CPU_inst|reg_file0|prev_wren~q ),
	.datac(\CPU_inst|reg_file0|prev_w_data [1]),
	.datad(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[1]~18 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|a_data[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N31
dffeas \CPU_inst|reg_file0|r14[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r14 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r14[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r14[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N19
dffeas \CPU_inst|reg_file0|r15[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r15 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r15[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r15[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux6~7 (
// Equation(s):
// \CPU_inst|reg_file0|Mux6~7_combout  = (\CPU_inst|src_raddr1 [0] & ((\CPU_inst|src_raddr1 [1]) # ((\CPU_inst|reg_file0|r15 [1])))) # (!\CPU_inst|src_raddr1 [0] & (!\CPU_inst|src_raddr1 [1] & (\CPU_inst|reg_file0|r14 [1])))

	.dataa(\CPU_inst|src_raddr1 [0]),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r14 [1]),
	.datad(\CPU_inst|reg_file0|r15 [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux6~7 .lut_mask = 16'hBA98;
defparam \CPU_inst|reg_file0|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N21
dffeas \CPU_inst|reg_file0|r16[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r16 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r16[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r16[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N20
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux6~8 (
// Equation(s):
// \CPU_inst|reg_file0|Mux6~8_combout  = (\CPU_inst|reg_file0|Mux6~7_combout  & ((\CPU_inst|reg_file0|ivr_reg [1]) # ((!\CPU_inst|src_raddr1 [1])))) # (!\CPU_inst|reg_file0|Mux6~7_combout  & (((\CPU_inst|reg_file0|r16 [1] & \CPU_inst|src_raddr1 [1]))))

	.dataa(\CPU_inst|reg_file0|Mux6~7_combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [1]),
	.datac(\CPU_inst|reg_file0|r16 [1]),
	.datad(\CPU_inst|src_raddr1 [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux6~8 .lut_mask = 16'hD8AA;
defparam \CPU_inst|reg_file0|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N6
cycloneive_lcell_comb \CPU_inst|reg_file0|r12[1]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|r12[1]~feeder_combout  = \CPU_inst|ALU0|alu_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|r12[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|r12[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N7
dffeas \CPU_inst|reg_file0|r12[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|r12[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r12 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r12[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N19
dffeas \CPU_inst|reg_file0|r11[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r11 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r11[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r11[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N6
cycloneive_lcell_comb \CPU_inst|reg_file0|r13[1]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|r13[1]~feeder_combout  = \CPU_inst|ALU0|alu_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|r13[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|r13[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|r13[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N7
dffeas \CPU_inst|reg_file0|r13[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|r13[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r13 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r13[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r13[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N18
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux6~0 (
// Equation(s):
// \CPU_inst|reg_file0|Mux6~0_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|r13 [1]))) # (!\CPU_inst|src_raddr1 [1] & (\CPU_inst|reg_file0|r11 [1]))

	.dataa(gnd),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r11 [1]),
	.datad(\CPU_inst|reg_file0|r13 [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux6~0 .lut_mask = 16'hFC30;
defparam \CPU_inst|reg_file0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N28
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux6~1 (
// Equation(s):
// \CPU_inst|reg_file0|Mux6~1_combout  = (\CPU_inst|src_raddr1 [0] & (((\CPU_inst|reg_file0|Mux6~0_combout )))) # (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r12 [1] & (\CPU_inst|src_raddr1 [1])))

	.dataa(\CPU_inst|src_raddr1 [0]),
	.datab(\CPU_inst|reg_file0|r12 [1]),
	.datac(\CPU_inst|src_raddr1 [1]),
	.datad(\CPU_inst|reg_file0|Mux6~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux6~1 .lut_mask = 16'hEA40;
defparam \CPU_inst|reg_file0|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N17
dffeas \CPU_inst|reg_file0|r4[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r4[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneive_lcell_comb \CPU_inst|reg_file0|r6[1]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|r6[1]~feeder_combout  = \CPU_inst|ALU0|alu_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|r6[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|r6[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N19
dffeas \CPU_inst|reg_file0|r6[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|r6[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r6 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r6[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N16
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux6~2 (
// Equation(s):
// \CPU_inst|reg_file0|Mux6~2_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0]) # ((\CPU_inst|reg_file0|r6 [1])))) # (!\CPU_inst|src_raddr1 [1] & (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r4 [1])))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r4 [1]),
	.datad(\CPU_inst|reg_file0|r6 [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux6~2 .lut_mask = 16'hBA98;
defparam \CPU_inst|reg_file0|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N9
dffeas \CPU_inst|reg_file0|r5[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r5[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r5[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux6~3 (
// Equation(s):
// \CPU_inst|reg_file0|Mux6~3_combout  = (\CPU_inst|reg_file0|Mux6~2_combout  & (((\CPU_inst|reg_file0|ivl_reg [1])) # (!\CPU_inst|src_raddr1 [0]))) # (!\CPU_inst|reg_file0|Mux6~2_combout  & (\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r5 [1])))

	.dataa(\CPU_inst|reg_file0|Mux6~2_combout ),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r5 [1]),
	.datad(\CPU_inst|reg_file0|ivl_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux6~3 .lut_mask = 16'hEA62;
defparam \CPU_inst|reg_file0|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N25
dffeas \CPU_inst|reg_file0|r1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r1[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux6~4 (
// Equation(s):
// \CPU_inst|reg_file0|Mux6~4_combout  = (\CPU_inst|src_raddr1 [1] & (((\CPU_inst|src_raddr1 [0])))) # (!\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|r1 [1]))) # (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|aux [1]))))

	.dataa(\CPU_inst|reg_file0|aux [1]),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r1 [1]),
	.datad(\CPU_inst|src_raddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux6~4 .lut_mask = 16'hFC22;
defparam \CPU_inst|reg_file0|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N25
dffeas \CPU_inst|reg_file0|r3[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r3[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N29
dffeas \CPU_inst|reg_file0|r2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r2[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux6~5 (
// Equation(s):
// \CPU_inst|reg_file0|Mux6~5_combout  = (\CPU_inst|reg_file0|Mux6~4_combout  & (((\CPU_inst|reg_file0|r3 [1])) # (!\CPU_inst|src_raddr1 [1]))) # (!\CPU_inst|reg_file0|Mux6~4_combout  & (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|r2 [1]))))

	.dataa(\CPU_inst|reg_file0|Mux6~4_combout ),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r3 [1]),
	.datad(\CPU_inst|reg_file0|r2 [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux6~5 .lut_mask = 16'hE6A2;
defparam \CPU_inst|reg_file0|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux6~6 (
// Equation(s):
// \CPU_inst|reg_file0|Mux6~6_combout  = (\CPU_inst|src_raddr1 [2] & ((\CPU_inst|src_raddr1 [3]) # ((\CPU_inst|reg_file0|Mux6~3_combout )))) # (!\CPU_inst|src_raddr1 [2] & (!\CPU_inst|src_raddr1 [3] & ((\CPU_inst|reg_file0|Mux6~5_combout ))))

	.dataa(\CPU_inst|src_raddr1 [2]),
	.datab(\CPU_inst|src_raddr1 [3]),
	.datac(\CPU_inst|reg_file0|Mux6~3_combout ),
	.datad(\CPU_inst|reg_file0|Mux6~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux6~6 .lut_mask = 16'hB9A8;
defparam \CPU_inst|reg_file0|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N30
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux6~9 (
// Equation(s):
// \CPU_inst|reg_file0|Mux6~9_combout  = (\CPU_inst|src_raddr1 [3] & ((\CPU_inst|reg_file0|Mux6~6_combout  & (\CPU_inst|reg_file0|Mux6~8_combout )) # (!\CPU_inst|reg_file0|Mux6~6_combout  & ((\CPU_inst|reg_file0|Mux6~1_combout ))))) # (!\CPU_inst|src_raddr1 
// [3] & (((\CPU_inst|reg_file0|Mux6~6_combout ))))

	.dataa(\CPU_inst|src_raddr1 [3]),
	.datab(\CPU_inst|reg_file0|Mux6~8_combout ),
	.datac(\CPU_inst|reg_file0|Mux6~1_combout ),
	.datad(\CPU_inst|reg_file0|Mux6~6_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux6~9 .lut_mask = 16'hDDA0;
defparam \CPU_inst|reg_file0|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N31
dffeas \CPU_inst|reg_file0|a_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|Mux6~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|a_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|a_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[1]~19 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[1]~19_combout  = (\CPU_inst|reg_file0|a_reg [1] & (((!\CPU_inst|reg_file0|a_forward1~0_combout ) # (!\CPU_inst|reg_file0|a_forward1~1_combout )) # (!\CPU_inst|reg_file0|prev_wren~q )))

	.dataa(\CPU_inst|reg_file0|a_reg [1]),
	.datab(\CPU_inst|reg_file0|prev_wren~q ),
	.datac(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.datad(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[1]~19 .lut_mask = 16'h2AAA;
defparam \CPU_inst|reg_file0|a_data[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N0
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[1]~20 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[1]~20_combout  = (\CPU_inst|reg_file0|a_forward0~2_combout  & (\CPU_inst|ALU0|alu_reg [1])) # (!\CPU_inst|reg_file0|a_forward0~2_combout  & (((\CPU_inst|reg_file0|a_data[1]~18_combout ) # 
// (\CPU_inst|reg_file0|a_data[1]~19_combout ))))

	.dataa(\CPU_inst|ALU0|alu_reg [1]),
	.datab(\CPU_inst|reg_file0|a_data[1]~18_combout ),
	.datac(\CPU_inst|reg_file0|a_forward0~2_combout ),
	.datad(\CPU_inst|reg_file0|a_data[1]~19_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[1]~20 .lut_mask = 16'hAFAC;
defparam \CPU_inst|reg_file0|a_data[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N22
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[9]~8 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[9]~8_combout  = (\CPU_inst|CALL2~q  & ((\CPU_inst|reg_file0|a_data[1]~20_combout ))) # (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|A_pipe2 [9]))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|PC0|A_pipe2 [9]),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|a_data[1]~20_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[9]~8 .lut_mask = 16'hEE44;
defparam \CPU_inst|PC0|PC_reg[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N2
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[9]~9 (
// Equation(s):
// \CPU_inst|PC0|stack_in[9]~9_combout  = (\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe2 [9]))) # (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe1 [9]))

	.dataa(\CPU_inst|PC0|A_pipe1 [9]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe2 [9]),
	.datad(\CPU_inst|interrupt~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[9]~9 .lut_mask = 16'hF0AA;
defparam \CPU_inst|PC0|stack_in[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N3
dffeas \CPU_inst|PC0|cstack0|input_buf[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~137 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~137 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~137 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~201 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~201 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~201 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~346 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~346_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1]) # ((\CPU_inst|PC0|cstack0|stack_mem~201_q )))) # (!\CPU_inst|PC0|cstack0|address [2] & (!\CPU_inst|PC0|cstack0|address [1] & 
// (\CPU_inst|PC0|cstack0|stack_mem~137_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~137_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~201_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~346_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~346 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~169 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~169 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~169 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~233 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~233 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~233 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~347 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~347_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~346_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~233_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~346_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~169_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~346_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~346_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~169_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~233_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~347_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~347 .lut_mask = 16'hEC64;
defparam \CPU_inst|PC0|cstack0|stack_mem~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~41feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~41feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~41feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~41feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~41feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~41 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~41 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~9 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~9 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~350 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~350_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~41_q ) # ((\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~9_q  & 
// !\CPU_inst|PC0|cstack0|address [2]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~41_q ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~9_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~350_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~350 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|cstack0|stack_mem~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~105 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~105 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~73 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~73 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~351 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~351_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~350_combout  & (\CPU_inst|PC0|cstack0|stack_mem~105_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~350_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~73_q ))))) # (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~350_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~350_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~105_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~73_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~351_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~351 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|cstack0|stack_mem~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~89feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~89feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [9]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~89feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~89feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~89feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~89 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~89feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~89 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~121 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~121 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y11_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~25 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~25 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~57feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~57feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~57feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~57feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~57feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~57 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~57feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~57 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~348 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~348_combout  = (\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [1])) # (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~57_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~25_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~25_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~57_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~348_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~348 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~349 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~349_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~348_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~121_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~348_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~89_q )))) # (!\CPU_inst|PC0|cstack0|address [2] & (((\CPU_inst|PC0|cstack0|stack_mem~348_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~89_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~121_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~348_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~349_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~349 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~352 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~352_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [3]) # ((\CPU_inst|PC0|cstack0|stack_mem~349_combout )))) # (!\CPU_inst|PC0|cstack0|address [0] & (!\CPU_inst|PC0|cstack0|address [3] & 
// (\CPU_inst|PC0|cstack0|stack_mem~351_combout )))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~351_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~349_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~352_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~352 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~185feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~185feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~185feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~185feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~185feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~185 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~185feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~185 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~185 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~217 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~217 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~217 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~153 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~153 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~153 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~353 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~353_combout  = (\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~217_q )) # 
// (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~153_q )))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~217_q ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~153_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~353_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~353 .lut_mask = 16'hEE30;
defparam \CPU_inst|PC0|cstack0|stack_mem~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~249 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~249 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~249 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~354 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~354_combout  = (\CPU_inst|PC0|cstack0|stack_mem~353_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~249_q ) # (!\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|stack_mem~353_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~185_q  & ((\CPU_inst|PC0|cstack0|address [1]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~185_q ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~353_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~249_q ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~354_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~354 .lut_mask = 16'hE2CC;
defparam \CPU_inst|PC0|cstack0|stack_mem~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~355 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~355_combout  = (\CPU_inst|PC0|cstack0|stack_mem~352_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~354_combout ) # (!\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|stack_mem~352_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~347_combout  & (\CPU_inst|PC0|cstack0|address [3])))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~347_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~352_combout ),
	.datac(\CPU_inst|PC0|cstack0|address [3]),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~354_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~355_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~355 .lut_mask = 16'hEC2C;
defparam \CPU_inst|PC0|cstack0|stack_mem~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N9
dffeas \CPU_inst|PC0|cstack0|output_buf[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~355_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N11
dffeas \CPU_inst|PC0|xec_return_addr[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N10
cycloneive_lcell_comb \CPU_inst|PC0|Add1~44 (
// Equation(s):
// \CPU_inst|PC0|Add1~44_combout  = (\CPU_inst|decode_unit0|JMP~q  & (\CPU_inst|decode_unit0|PC_I_field_reg [9])) # (!\CPU_inst|decode_unit0|JMP~q  & ((\CPU_inst|PC0|xec_return_addr [9])))

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [9]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|xec_return_addr [9]),
	.datad(\CPU_inst|decode_unit0|JMP~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~44 .lut_mask = 16'hAAF0;
defparam \CPU_inst|PC0|Add1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N20
cycloneive_lcell_comb \CPU_inst|PC0|Add1~45 (
// Equation(s):
// \CPU_inst|PC0|Add1~45_combout  = (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|always2~0_combout  & (\CPU_inst|PC0|cstack0|output_buf [9])) # (!\CPU_inst|PC0|always2~0_combout  & ((\CPU_inst|PC0|Add1~44_combout )))))

	.dataa(\CPU_inst|PC0|always2~0_combout ),
	.datab(\CPU_inst|PC0|cstack0|output_buf [9]),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|PC0|Add1~44_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~45 .lut_mask = 16'h0D08;
defparam \CPU_inst|PC0|Add1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N8
cycloneive_lcell_comb \CPU_inst|PC0|Add1~46 (
// Equation(s):
// \CPU_inst|PC0|Add1~46_combout  = (\CPU_inst|PC0|prev_p_miss~q  & (\CPU_inst|PC0|Add1~20_combout )) # (!\CPU_inst|PC0|prev_p_miss~q  & ((\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|A_miss_next [9]))) # (!\CPU_inst|PC0|p_miss~q  & 
// (\CPU_inst|PC0|Add1~20_combout ))))

	.dataa(\CPU_inst|PC0|Add1~20_combout ),
	.datab(\CPU_inst|PC0|prev_p_miss~q ),
	.datac(\CPU_inst|PC0|A_miss_next [9]),
	.datad(\CPU_inst|PC0|p_miss~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~46 .lut_mask = 16'hB8AA;
defparam \CPU_inst|PC0|Add1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N30
cycloneive_lcell_comb \CPU_inst|PC0|Add1~47 (
// Equation(s):
// \CPU_inst|PC0|Add1~47_combout  = (\CPU_inst|PC0|always2~1_combout  & (\CPU_inst|PC0|Add1~45_combout )) # (!\CPU_inst|PC0|always2~1_combout  & ((\CPU_inst|PC0|Add1~46_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|Add1~45_combout ),
	.datac(\CPU_inst|PC0|always2~1_combout ),
	.datad(\CPU_inst|PC0|Add1~46_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~47 .lut_mask = 16'hCFC0;
defparam \CPU_inst|PC0|Add1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N23
dffeas \CPU_inst|PC0|PC_reg[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg[9]~8_combout ),
	.asdata(\CPU_inst|PC0|Add1~47_combout ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|PC0|always2~2_combout ),
	.ena(\CPU_inst|PC0|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N9
dffeas \CPU_inst|PC0|A_miss_next[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [9]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss_next [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss_next[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N29
dffeas \CPU_inst|PC0|A_miss[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_miss_next [9]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N28
cycloneive_lcell_comb \CPU_inst|PC0|A[9]~9 (
// Equation(s):
// \CPU_inst|PC0|A[9]~9_combout  = (\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|A_miss [9])) # (!\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|PC_reg [9])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|p_miss~q ),
	.datac(\CPU_inst|PC0|A_miss [9]),
	.datad(\CPU_inst|PC0|PC_reg [9]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A[9]~9 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N15
dffeas \p_cache_inst|CPU_address_hold[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[9]~30_combout ),
	.asdata(\CPU_inst|PC0|A[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MSC_inst|p1_reset~combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [9]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[9] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N24
cycloneive_lcell_comb \p_cache_inst|cache_address[7]~7 (
// Equation(s):
// \p_cache_inst|cache_address[7]~7_combout  = (\p_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready1~q  & (\p_cache_inst|CPU_address_hold [9])) # (!\SDRAM_controller|ready1~q  & ((\CPU_inst|PC0|A[9]~9_combout ))))) # (!\p_cache_inst|fetch_active~q  & 
// (((\CPU_inst|PC0|A[9]~9_combout ))))

	.dataa(\p_cache_inst|CPU_address_hold [9]),
	.datab(\p_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|ready1~q ),
	.datad(\CPU_inst|PC0|A[9]~9_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|cache_address[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|cache_address[7]~7 .lut_mask = 16'hBF80;
defparam \p_cache_inst|cache_address[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N2
cycloneive_lcell_comb \p_cache_inst|Mux3~0 (
// Equation(s):
// \p_cache_inst|Mux3~0_combout  = (\p_cache_inst|word_address [0] & ((\p_cache_inst|word_address [1]) # ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [28])))) # (!\p_cache_inst|word_address [0] & (!\p_cache_inst|word_address [1] & 
// ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\p_cache_inst|word_address [0]),
	.datab(\p_cache_inst|word_address [1]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [28]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux3~0 .lut_mask = 16'hB9A8;
defparam \p_cache_inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N22
cycloneive_lcell_comb \p_cache_inst|Mux3~1 (
// Equation(s):
// \p_cache_inst|Mux3~1_combout  = (\p_cache_inst|word_address [1] & ((\p_cache_inst|Mux3~0_combout  & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [60]))) # (!\p_cache_inst|Mux3~0_combout  & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [44])))) # (!\p_cache_inst|word_address [1] & (((\p_cache_inst|Mux3~0_combout ))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [44]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [60]),
	.datac(\p_cache_inst|word_address [1]),
	.datad(\p_cache_inst|Mux3~0_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux3~1 .lut_mask = 16'hCFA0;
defparam \p_cache_inst|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N26
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~2 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~2_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout  & (\p_cache_inst|Mux3~1_combout  & !\CPU_inst|PC0|stack_pop~1_combout )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datab(\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout ),
	.datac(\p_cache_inst|Mux3~1_combout ),
	.datad(\CPU_inst|PC0|stack_pop~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~2 .lut_mask = 16'h0040;
defparam \CPU_inst|decode_unit0|I_alternate~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N27
dffeas \CPU_inst|decode_unit0|I_alternate[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[12] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N18
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~17 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~17_combout  = (!\p_cache_inst|p_miss_hold~q  & (\p_cache_inst|Equal0~2_combout  & \p_cache_inst|Mux3~1_combout ))

	.dataa(gnd),
	.datab(\p_cache_inst|p_miss_hold~q ),
	.datac(\p_cache_inst|Equal0~2_combout ),
	.datad(\p_cache_inst|Mux3~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~17 .lut_mask = 16'h3000;
defparam \CPU_inst|decode_unit0|I_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N30
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg[12]~0 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg[12]~0_combout  = (\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [12])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_reg~17_combout )))

	.dataa(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datab(\CPU_inst|decode_unit0|I_alternate [12]),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg~17_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[12]~0 .lut_mask = 16'hDD88;
defparam \CPU_inst|decode_unit0|I_reg[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N31
dffeas \CPU_inst|decode_unit0|I_reg[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg[12]~0_combout ),
	.asdata(\CPU_inst|decode_unit0|I_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.sload(\CPU_inst|hazard_unit0|hazard~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[12] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N0
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux8~0 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux8~0_combout  = (\CPU_inst|decode_unit0|I_reg [9] & (!\CPU_inst|decode_unit0|I_reg [12] & (\CPU_inst|decode_unit0|I_reg [10] & \CPU_inst|decode_unit0|I_reg [8])))

	.dataa(\CPU_inst|decode_unit0|I_reg [9]),
	.datab(\CPU_inst|decode_unit0|I_reg [12]),
	.datac(\CPU_inst|decode_unit0|I_reg [10]),
	.datad(\CPU_inst|decode_unit0|I_reg [8]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux8~0 .lut_mask = 16'h2000;
defparam \CPU_inst|decode_unit0|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N6
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux5~0 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux5~0_combout  = ((\CPU_inst|decode_unit0|I_reg [14]) # (!\CPU_inst|decode_unit0|Mux8~0_combout )) # (!\CPU_inst|decode_unit0|I_reg [13])

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [13]),
	.datac(\CPU_inst|decode_unit0|Mux8~0_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [14]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux5~0 .lut_mask = 16'hFF3F;
defparam \CPU_inst|decode_unit0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N7
dffeas \CPU_inst|decode_unit0|alu_mux_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU_inst|decode_unit0|I_reg [15]),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|alu_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_mux_reg .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|alu_mux_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N28
cycloneive_lcell_comb \CPU_inst|alu_b_source1~0 (
// Equation(s):
// \CPU_inst|alu_b_source1~0_combout  = (!\CPU_inst|PC0|stack_pop~1_combout  & (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (\CPU_inst|decode_unit0|alu_mux_reg~q  & \CPU_inst|hazard_unit0|hazard~13_combout )))

	.dataa(\CPU_inst|PC0|stack_pop~1_combout ),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datac(\CPU_inst|decode_unit0|alu_mux_reg~q ),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_source1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_source1~0 .lut_mask = 16'h1000;
defparam \CPU_inst|alu_b_source1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N29
dffeas \CPU_inst|alu_b_source1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_b_source1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_b_source1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_b_source1 .is_wysiwyg = "true";
defparam \CPU_inst|alu_b_source1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N4
cycloneive_lcell_comb \CPU_inst|alu_b_source2~0 (
// Equation(s):
// \CPU_inst|alu_b_source2~0_combout  = (!\CPU_inst|CALL2~q  & (\CPU_inst|alu_b_source1~q  & (\CPU_inst|PC0|stack_pop~2_combout  & !\CPU_inst|interrupt~q )))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|alu_b_source1~q ),
	.datac(\CPU_inst|PC0|stack_pop~2_combout ),
	.datad(\CPU_inst|interrupt~q ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_source2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_source2~0 .lut_mask = 16'h0040;
defparam \CPU_inst|alu_b_source2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N5
dffeas \CPU_inst|alu_b_source2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_b_source2~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_b_source2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_b_source2 .is_wysiwyg = "true";
defparam \CPU_inst|alu_b_source2 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N15
dffeas \CPU_inst|alu_b_source3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|alu_b_source2~q ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_b_source3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_b_source3 .is_wysiwyg = "true";
defparam \CPU_inst|alu_b_source3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N18
cycloneive_lcell_comb \CPU_inst|alu_I_field1~7 (
// Equation(s):
// \CPU_inst|alu_I_field1~7_combout  = (!\CPU_inst|PC0|stack_pop~1_combout  & (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (\CPU_inst|decode_unit0|PC_I_field_reg [0] & \CPU_inst|hazard_unit0|hazard~13_combout )))

	.dataa(\CPU_inst|PC0|stack_pop~1_combout ),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [0]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field1~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field1~7 .lut_mask = 16'h1000;
defparam \CPU_inst|alu_I_field1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N19
dffeas \CPU_inst|alu_I_field1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field1~7_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field1[0] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N24
cycloneive_lcell_comb \CPU_inst|alu_I_field2~7 (
// Equation(s):
// \CPU_inst|alu_I_field2~7_combout  = (!\CPU_inst|CALL2~q  & (\CPU_inst|alu_I_field1 [0] & (\CPU_inst|PC0|stack_pop~2_combout  & !\CPU_inst|interrupt~q )))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|alu_I_field1 [0]),
	.datac(\CPU_inst|PC0|stack_pop~2_combout ),
	.datad(\CPU_inst|interrupt~q ),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field2~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field2~7 .lut_mask = 16'h0040;
defparam \CPU_inst|alu_I_field2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N25
dffeas \CPU_inst|alu_I_field2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field2~7_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field2[0] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N5
dffeas \CPU_inst|alu_I_field3[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|alu_I_field2 [0]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field3[0] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N4
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[0]~14 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[0]~14_combout  = (\CPU_inst|alu_b_source3~q  & ((\CPU_inst|alu_I_field3 [0]))) # (!\CPU_inst|alu_b_source3~q  & (\CPU_inst|ALU0|alu_reg [0]))

	.dataa(\CPU_inst|ALU0|alu_reg [0]),
	.datab(\CPU_inst|alu_b_source3~q ),
	.datac(\CPU_inst|alu_I_field3 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[0]~14 .lut_mask = 16'hE2E2;
defparam \CPU_inst|alu_b_mux_out[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N9
dffeas \CPU_inst|reg_file0|aux[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|aux [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|aux[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|aux[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N8
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[0]~15 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[0]~15_combout  = (\CPU_inst|alu_b_source3~q  & (\CPU_inst|alu_b_mux_out[0]~14_combout )) # (!\CPU_inst|alu_b_source3~q  & ((\CPU_inst|reg_file0|aux_forward~combout  & (\CPU_inst|alu_b_mux_out[0]~14_combout )) # 
// (!\CPU_inst|reg_file0|aux_forward~combout  & ((\CPU_inst|reg_file0|aux [0])))))

	.dataa(\CPU_inst|alu_b_mux_out[0]~14_combout ),
	.datab(\CPU_inst|alu_b_source3~q ),
	.datac(\CPU_inst|reg_file0|aux [0]),
	.datad(\CPU_inst|reg_file0|aux_forward~combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[0]~15 .lut_mask = 16'hAAB8;
defparam \CPU_inst|alu_b_mux_out[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg~22 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg~22_combout  = (\CPU_inst|alu_b_mux_out[0]~15_combout  & ((\CPU_inst|alu_a_source3~q  & (\CPU_inst|mask0|mask_reg [0])) # (!\CPU_inst|alu_a_source3~q  & ((\CPU_inst|right_rotate0|rotate_reg [0])))))

	.dataa(\CPU_inst|alu_b_mux_out[0]~15_combout ),
	.datab(\CPU_inst|alu_a_source3~q ),
	.datac(\CPU_inst|mask0|mask_reg [0]),
	.datad(\CPU_inst|right_rotate0|rotate_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg~22 .lut_mask = 16'hA280;
defparam \CPU_inst|ALU0|alu_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneive_lcell_comb \CPU_inst|ALU0|Mux7~0 (
// Equation(s):
// \CPU_inst|ALU0|Mux7~0_combout  = (\CPU_inst|alu_op3 [2] & (\CPU_inst|alu_b_mux_out[0]~15_combout )) # (!\CPU_inst|alu_op3 [2] & ((\CPU_inst|alu_a_mux_out[0]~7_combout )))

	.dataa(\CPU_inst|alu_b_mux_out[0]~15_combout ),
	.datab(\CPU_inst|alu_a_mux_out[0]~7_combout ),
	.datac(gnd),
	.datad(\CPU_inst|alu_op3 [2]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux7~0 .lut_mask = 16'hAACC;
defparam \CPU_inst|ALU0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg[0]~7 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg[0]~7_combout  = (\CPU_inst|alu_op3 [1] & (\CPU_inst|ALU0|alu_reg~22_combout )) # (!\CPU_inst|alu_op3 [1] & ((\CPU_inst|ALU0|Mux7~0_combout )))

	.dataa(\CPU_inst|alu_op3 [1]),
	.datab(\CPU_inst|ALU0|alu_reg~22_combout ),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|Mux7~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[0]~7 .lut_mask = 16'hDD88;
defparam \CPU_inst|ALU0|alu_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N3
dffeas \CPU_inst|ALU0|alu_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|alu_reg[0]~7_combout ),
	.asdata(\CPU_inst|ALU0|add_result[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|alu_op3 [0]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|alu_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|alu_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cycloneive_lcell_comb \CPU_inst|shift_merge0|shift_reg[0]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|shift_reg[0]~feeder_combout  = \CPU_inst|ALU0|alu_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|shift_merge0|shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N11
dffeas \CPU_inst|shift_merge0|shift_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[0]~21 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[0]~21_combout  = (\CPU_inst|shift_merge0|shift_reg [0] & (\CPU_inst|reg_file0|prev_wren~q  & (\CPU_inst|reg_file0|a_forward1~1_combout  & \CPU_inst|reg_file0|a_forward1~0_combout )))

	.dataa(\CPU_inst|shift_merge0|shift_reg [0]),
	.datab(\CPU_inst|reg_file0|prev_wren~q ),
	.datac(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.datad(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[0]~21 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|a_data[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N31
dffeas \CPU_inst|reg_file0|r2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r2[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N12
cycloneive_lcell_comb \CPU_inst|reg_file0|r6[0]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|r6[0]~feeder_combout  = \CPU_inst|ALU0|alu_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|ALU0|alu_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|r6[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|reg_file0|r6[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N13
dffeas \CPU_inst|reg_file0|r6[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|r6[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r6[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N30
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux7~2 (
// Equation(s):
// \CPU_inst|reg_file0|Mux7~2_combout  = (\CPU_inst|src_raddr1 [3] & (\CPU_inst|src_raddr1 [2])) # (!\CPU_inst|src_raddr1 [3] & ((\CPU_inst|src_raddr1 [2] & ((\CPU_inst|reg_file0|r6 [0]))) # (!\CPU_inst|src_raddr1 [2] & (\CPU_inst|reg_file0|r2 [0]))))

	.dataa(\CPU_inst|src_raddr1 [3]),
	.datab(\CPU_inst|src_raddr1 [2]),
	.datac(\CPU_inst|reg_file0|r2 [0]),
	.datad(\CPU_inst|reg_file0|r6 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux7~2 .lut_mask = 16'hDC98;
defparam \CPU_inst|reg_file0|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N31
dffeas \CPU_inst|reg_file0|r16[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r16 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r16[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r16[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
cycloneive_lcell_comb \CPU_inst|reg_file0|r12[0]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|r12[0]~feeder_combout  = \CPU_inst|ALU0|alu_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|r12[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|r12[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N9
dffeas \CPU_inst|reg_file0|r12[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|r12[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r12 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r12[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N30
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux7~3 (
// Equation(s):
// \CPU_inst|reg_file0|Mux7~3_combout  = (\CPU_inst|reg_file0|Mux7~2_combout  & (((\CPU_inst|reg_file0|r16 [0])) # (!\CPU_inst|src_raddr1 [3]))) # (!\CPU_inst|reg_file0|Mux7~2_combout  & (\CPU_inst|src_raddr1 [3] & ((\CPU_inst|reg_file0|r12 [0]))))

	.dataa(\CPU_inst|reg_file0|Mux7~2_combout ),
	.datab(\CPU_inst|src_raddr1 [3]),
	.datac(\CPU_inst|reg_file0|r16 [0]),
	.datad(\CPU_inst|reg_file0|r12 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux7~3 .lut_mask = 16'hE6A2;
defparam \CPU_inst|reg_file0|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N27
dffeas \CPU_inst|reg_file0|r14[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r14 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r14[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r14[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N19
dffeas \CPU_inst|reg_file0|r4[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r4[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux7~4 (
// Equation(s):
// \CPU_inst|reg_file0|Mux7~4_combout  = (\CPU_inst|src_raddr1 [2] & (\CPU_inst|reg_file0|r4 [0])) # (!\CPU_inst|src_raddr1 [2] & ((\CPU_inst|reg_file0|aux [0])))

	.dataa(gnd),
	.datab(\CPU_inst|src_raddr1 [2]),
	.datac(\CPU_inst|reg_file0|r4 [0]),
	.datad(\CPU_inst|reg_file0|aux [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux7~4 .lut_mask = 16'hF3C0;
defparam \CPU_inst|reg_file0|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N26
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux7~5 (
// Equation(s):
// \CPU_inst|reg_file0|Mux7~5_combout  = (\CPU_inst|src_raddr1 [3] & (\CPU_inst|src_raddr1 [2] & (\CPU_inst|reg_file0|r14 [0]))) # (!\CPU_inst|src_raddr1 [3] & (((\CPU_inst|reg_file0|Mux7~4_combout ))))

	.dataa(\CPU_inst|src_raddr1 [2]),
	.datab(\CPU_inst|src_raddr1 [3]),
	.datac(\CPU_inst|reg_file0|r14 [0]),
	.datad(\CPU_inst|reg_file0|Mux7~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux7~5 .lut_mask = 16'hB380;
defparam \CPU_inst|reg_file0|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux7~6 (
// Equation(s):
// \CPU_inst|reg_file0|Mux7~6_combout  = (\CPU_inst|src_raddr1 [0] & (\CPU_inst|src_raddr1 [1])) # (!\CPU_inst|src_raddr1 [0] & ((\CPU_inst|src_raddr1 [1] & (\CPU_inst|reg_file0|Mux7~3_combout )) # (!\CPU_inst|src_raddr1 [1] & 
// ((\CPU_inst|reg_file0|Mux7~5_combout )))))

	.dataa(\CPU_inst|src_raddr1 [0]),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|Mux7~3_combout ),
	.datad(\CPU_inst|reg_file0|Mux7~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux7~6 .lut_mask = 16'hD9C8;
defparam \CPU_inst|reg_file0|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N21
dffeas \CPU_inst|reg_file0|r1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r1[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|r11[0]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|r11[0]~feeder_combout  = \CPU_inst|ALU0|alu_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|r11[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|r11[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|r11[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N23
dffeas \CPU_inst|reg_file0|r11[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|r11[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r11 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r11[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r11[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N20
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux7~0 (
// Equation(s):
// \CPU_inst|reg_file0|Mux7~0_combout  = (\CPU_inst|src_raddr1 [3] & ((\CPU_inst|src_raddr1 [2]) # ((\CPU_inst|reg_file0|r11 [0])))) # (!\CPU_inst|src_raddr1 [3] & (!\CPU_inst|src_raddr1 [2] & (\CPU_inst|reg_file0|r1 [0])))

	.dataa(\CPU_inst|src_raddr1 [3]),
	.datab(\CPU_inst|src_raddr1 [2]),
	.datac(\CPU_inst|reg_file0|r1 [0]),
	.datad(\CPU_inst|reg_file0|r11 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux7~0 .lut_mask = 16'hBA98;
defparam \CPU_inst|reg_file0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N1
dffeas \CPU_inst|reg_file0|r5[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r5[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r5[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N7
dffeas \CPU_inst|reg_file0|r15[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r15 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r15[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r15[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N0
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux7~1 (
// Equation(s):
// \CPU_inst|reg_file0|Mux7~1_combout  = (\CPU_inst|reg_file0|Mux7~0_combout  & (((\CPU_inst|reg_file0|r15 [0])) # (!\CPU_inst|src_raddr1 [2]))) # (!\CPU_inst|reg_file0|Mux7~0_combout  & (\CPU_inst|src_raddr1 [2] & (\CPU_inst|reg_file0|r5 [0])))

	.dataa(\CPU_inst|reg_file0|Mux7~0_combout ),
	.datab(\CPU_inst|src_raddr1 [2]),
	.datac(\CPU_inst|reg_file0|r5 [0]),
	.datad(\CPU_inst|reg_file0|r15 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux7~1 .lut_mask = 16'hEA62;
defparam \CPU_inst|reg_file0|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N19
dffeas \CPU_inst|reg_file0|r3[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r3[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N0
cycloneive_lcell_comb \CPU_inst|reg_file0|r13[0]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|r13[0]~feeder_combout  = \CPU_inst|ALU0|alu_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|r13[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|r13[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|r13[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N1
dffeas \CPU_inst|reg_file0|r13[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|r13[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r13 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r13[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r13[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux7~7 (
// Equation(s):
// \CPU_inst|reg_file0|Mux7~7_combout  = (\CPU_inst|src_raddr1 [2] & (\CPU_inst|src_raddr1 [3])) # (!\CPU_inst|src_raddr1 [2] & ((\CPU_inst|src_raddr1 [3] & ((\CPU_inst|reg_file0|r13 [0]))) # (!\CPU_inst|src_raddr1 [3] & (\CPU_inst|reg_file0|r3 [0]))))

	.dataa(\CPU_inst|src_raddr1 [2]),
	.datab(\CPU_inst|src_raddr1 [3]),
	.datac(\CPU_inst|reg_file0|r3 [0]),
	.datad(\CPU_inst|reg_file0|r13 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux7~7 .lut_mask = 16'hDC98;
defparam \CPU_inst|reg_file0|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux7~8 (
// Equation(s):
// \CPU_inst|reg_file0|Mux7~8_combout  = (\CPU_inst|src_raddr1 [2] & ((\CPU_inst|reg_file0|Mux7~7_combout  & (\CPU_inst|reg_file0|ivr_reg [0])) # (!\CPU_inst|reg_file0|Mux7~7_combout  & ((\CPU_inst|reg_file0|ivl_reg [0]))))) # (!\CPU_inst|src_raddr1 [2] & 
// (((\CPU_inst|reg_file0|Mux7~7_combout ))))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(\CPU_inst|src_raddr1 [2]),
	.datac(\CPU_inst|reg_file0|ivl_reg [0]),
	.datad(\CPU_inst|reg_file0|Mux7~7_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux7~8 .lut_mask = 16'hBBC0;
defparam \CPU_inst|reg_file0|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux7~9 (
// Equation(s):
// \CPU_inst|reg_file0|Mux7~9_combout  = (\CPU_inst|reg_file0|Mux7~6_combout  & (((\CPU_inst|reg_file0|Mux7~8_combout ) # (!\CPU_inst|src_raddr1 [0])))) # (!\CPU_inst|reg_file0|Mux7~6_combout  & (\CPU_inst|reg_file0|Mux7~1_combout  & (\CPU_inst|src_raddr1 
// [0])))

	.dataa(\CPU_inst|reg_file0|Mux7~6_combout ),
	.datab(\CPU_inst|reg_file0|Mux7~1_combout ),
	.datac(\CPU_inst|src_raddr1 [0]),
	.datad(\CPU_inst|reg_file0|Mux7~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux7~9 .lut_mask = 16'hEA4A;
defparam \CPU_inst|reg_file0|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N9
dffeas \CPU_inst|reg_file0|a_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|Mux7~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|a_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|a_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[0]~22 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[0]~22_combout  = (\CPU_inst|reg_file0|a_reg [0] & (((!\CPU_inst|reg_file0|a_forward1~0_combout ) # (!\CPU_inst|reg_file0|a_forward1~1_combout )) # (!\CPU_inst|reg_file0|prev_wren~q )))

	.dataa(\CPU_inst|reg_file0|a_reg [0]),
	.datab(\CPU_inst|reg_file0|prev_wren~q ),
	.datac(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.datad(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[0]~22 .lut_mask = 16'h2AAA;
defparam \CPU_inst|reg_file0|a_data[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[0]~23 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[0]~23_combout  = (\CPU_inst|reg_file0|a_forward0~2_combout  & (((\CPU_inst|ALU0|alu_reg [0])))) # (!\CPU_inst|reg_file0|a_forward0~2_combout  & ((\CPU_inst|reg_file0|a_data[0]~21_combout ) # 
// ((\CPU_inst|reg_file0|a_data[0]~22_combout ))))

	.dataa(\CPU_inst|reg_file0|a_data[0]~21_combout ),
	.datab(\CPU_inst|reg_file0|a_data[0]~22_combout ),
	.datac(\CPU_inst|reg_file0|a_forward0~2_combout ),
	.datad(\CPU_inst|ALU0|alu_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[0]~23 .lut_mask = 16'hFE0E;
defparam \CPU_inst|reg_file0|a_data[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N18
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[8]~7 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[8]~7_combout  = (\CPU_inst|CALL2~q  & ((\CPU_inst|reg_file0|a_data[0]~23_combout ))) # (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|A_pipe2 [8]))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|PC0|A_pipe2 [8]),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|a_data[0]~23_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[8]~7 .lut_mask = 16'hEE44;
defparam \CPU_inst|PC0|PC_reg[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N14
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[8]~8 (
// Equation(s):
// \CPU_inst|PC0|stack_in[8]~8_combout  = (\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe2 [8])) # (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe1 [8])))

	.dataa(\CPU_inst|PC0|A_pipe2 [8]),
	.datab(\CPU_inst|PC0|A_pipe1 [8]),
	.datac(\CPU_inst|interrupt~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[8]~8 .lut_mask = 16'hACAC;
defparam \CPU_inst|PC0|stack_in[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N15
dffeas \CPU_inst|PC0|cstack0|input_buf[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~232feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~232feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [8]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~232feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~232feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~232feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~232 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~232feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~232 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~232 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~104 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~104 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~104 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~343 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~343_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~232_q ) # ((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~104_q  & 
// !\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~232_q ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~104_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~343_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~343 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|cstack0|stack_mem~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~120feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~120feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~120feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~120feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~120feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~120 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~120feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~120 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~248 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~248 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~248 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~344 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~344_combout  = (\CPU_inst|PC0|cstack0|stack_mem~343_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~248_q ) # (!\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|stack_mem~343_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~120_q  & ((\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~343_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~120_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~248_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~344_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~344 .lut_mask = 16'hE4AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~184feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~184feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [8]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~184feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~184feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~184feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~184 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~184feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~184 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~184 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~56feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~56feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [8]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~56feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~56feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~56feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~56 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~56feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~56 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~40 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~40 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~336 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~336_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~56_q ) # ((\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~40_q  & 
// !\CPU_inst|PC0|cstack0|address [3]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~56_q ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~40_q ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~336_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~336 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|cstack0|stack_mem~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~168 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~168 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~168 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~337 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~337_combout  = (\CPU_inst|PC0|cstack0|stack_mem~336_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~184_q ) # ((!\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|stack_mem~336_combout  & 
// (((\CPU_inst|PC0|cstack0|stack_mem~168_q  & \CPU_inst|PC0|cstack0|address [3]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~184_q ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~336_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~168_q ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~337_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~337 .lut_mask = 16'hB8CC;
defparam \CPU_inst|PC0|cstack0|stack_mem~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~136feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~136feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~136feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~136feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~136feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~136 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~136feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~136 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~136 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~152 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~152 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~152 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~24 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~24 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~8 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~8 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~340 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~340_combout  = (\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~24_q )) # 
// (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~8_q )))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~24_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~8_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~340_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~340 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|cstack0|stack_mem~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~341 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~341_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~340_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~152_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~340_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~136_q )))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~340_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~136_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~152_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~340_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~341_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~341 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~88feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~88feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [8]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~88feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~88feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~88feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~88 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~88 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~216 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~216 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~216 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~200 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~200 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~200 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~72 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~72 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~338 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~338_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~200_q ) # ((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~72_q  & 
// !\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~200_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~72_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~338_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~338 .lut_mask = 16'hAAD8;
defparam \CPU_inst|PC0|cstack0|stack_mem~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~339 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~339_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~338_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~216_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~338_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~88_q )))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~338_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~88_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~216_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~338_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~339_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~339 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~342 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~342_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [2])) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~339_combout ))) # 
// (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~341_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~341_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~339_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~342_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~342 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~345 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~345_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~342_combout  & (\CPU_inst|PC0|cstack0|stack_mem~344_combout )) # (!\CPU_inst|PC0|cstack0|stack_mem~342_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~337_combout ))))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~342_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~344_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~337_combout ),
	.datac(\CPU_inst|PC0|cstack0|address [1]),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~342_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~345_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~345 .lut_mask = 16'hAFC0;
defparam \CPU_inst|PC0|cstack0|stack_mem~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N5
dffeas \CPU_inst|PC0|cstack0|output_buf[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~345_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N11
dffeas \CPU_inst|PC0|xec_return_addr[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N10
cycloneive_lcell_comb \CPU_inst|PC0|Add1~40 (
// Equation(s):
// \CPU_inst|PC0|Add1~40_combout  = (\CPU_inst|decode_unit0|JMP~q  & (\CPU_inst|decode_unit0|PC_I_field_reg [8])) # (!\CPU_inst|decode_unit0|JMP~q  & ((\CPU_inst|PC0|xec_return_addr [8])))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|PC_I_field_reg [8]),
	.datac(\CPU_inst|PC0|xec_return_addr [8]),
	.datad(\CPU_inst|decode_unit0|JMP~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~40 .lut_mask = 16'hCCF0;
defparam \CPU_inst|PC0|Add1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N18
cycloneive_lcell_comb \CPU_inst|PC0|Add1~41 (
// Equation(s):
// \CPU_inst|PC0|Add1~41_combout  = (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|always2~0_combout  & (\CPU_inst|PC0|cstack0|output_buf [8])) # (!\CPU_inst|PC0|always2~0_combout  & ((\CPU_inst|PC0|Add1~40_combout )))))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|PC0|cstack0|output_buf [8]),
	.datac(\CPU_inst|PC0|always2~0_combout ),
	.datad(\CPU_inst|PC0|Add1~40_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~41 .lut_mask = 16'h4540;
defparam \CPU_inst|PC0|Add1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y6_N23
dffeas \CPU_inst|PC0|A_miss_next[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [8]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss_next [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss_next[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N22
cycloneive_lcell_comb \CPU_inst|PC0|Add1~42 (
// Equation(s):
// \CPU_inst|PC0|Add1~42_combout  = (\CPU_inst|PC0|prev_p_miss~q  & (\CPU_inst|PC0|Add1~18_combout )) # (!\CPU_inst|PC0|prev_p_miss~q  & ((\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|A_miss_next [8]))) # (!\CPU_inst|PC0|p_miss~q  & 
// (\CPU_inst|PC0|Add1~18_combout ))))

	.dataa(\CPU_inst|PC0|Add1~18_combout ),
	.datab(\CPU_inst|PC0|prev_p_miss~q ),
	.datac(\CPU_inst|PC0|A_miss_next [8]),
	.datad(\CPU_inst|PC0|p_miss~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~42 .lut_mask = 16'hB8AA;
defparam \CPU_inst|PC0|Add1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N30
cycloneive_lcell_comb \CPU_inst|PC0|Add1~43 (
// Equation(s):
// \CPU_inst|PC0|Add1~43_combout  = (\CPU_inst|PC0|always2~1_combout  & (\CPU_inst|PC0|Add1~41_combout )) # (!\CPU_inst|PC0|always2~1_combout  & ((\CPU_inst|PC0|Add1~42_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|Add1~41_combout ),
	.datac(\CPU_inst|PC0|always2~1_combout ),
	.datad(\CPU_inst|PC0|Add1~42_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~43 .lut_mask = 16'hCFC0;
defparam \CPU_inst|PC0|Add1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N19
dffeas \CPU_inst|PC0|PC_reg[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg[8]~7_combout ),
	.asdata(\CPU_inst|PC0|Add1~43_combout ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|PC0|always2~2_combout ),
	.ena(\CPU_inst|PC0|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N3
dffeas \CPU_inst|PC0|A_miss[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_miss_next [8]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N2
cycloneive_lcell_comb \CPU_inst|PC0|A[8]~8 (
// Equation(s):
// \CPU_inst|PC0|A[8]~8_combout  = (\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|A_miss [8]))) # (!\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|PC_reg [8]))

	.dataa(\CPU_inst|PC0|PC_reg [8]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_miss [8]),
	.datad(\CPU_inst|PC0|p_miss~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A[8]~8 .lut_mask = 16'hF0AA;
defparam \CPU_inst|PC0|A[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N13
dffeas \p_cache_inst|CPU_address_hold[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[8]~28_combout ),
	.asdata(\CPU_inst|PC0|A[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MSC_inst|p1_reset~combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [8]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[8] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N6
cycloneive_lcell_comb \p_cache_inst|cache_address[6]~6 (
// Equation(s):
// \p_cache_inst|cache_address[6]~6_combout  = (\p_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready1~q  & (\p_cache_inst|CPU_address_hold [8])) # (!\SDRAM_controller|ready1~q  & ((\CPU_inst|PC0|A[8]~8_combout ))))) # (!\p_cache_inst|fetch_active~q  & 
// (((\CPU_inst|PC0|A[8]~8_combout ))))

	.dataa(\p_cache_inst|CPU_address_hold [8]),
	.datab(\p_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|ready1~q ),
	.datad(\CPU_inst|PC0|A[8]~8_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|cache_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|cache_address[6]~6 .lut_mask = 16'hBF80;
defparam \p_cache_inst|cache_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N2
cycloneive_lcell_comb \p_cache_inst|Mux7~0 (
// Equation(s):
// \p_cache_inst|Mux7~0_combout  = (\p_cache_inst|word_address [0] & (((\p_cache_inst|word_address [1])))) # (!\p_cache_inst|word_address [0] & ((\p_cache_inst|word_address [1] & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [40]))) # 
// (!\p_cache_inst|word_address [1] & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(\p_cache_inst|word_address [0]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [8]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [40]),
	.datad(\p_cache_inst|word_address [1]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux7~0 .lut_mask = 16'hFA44;
defparam \p_cache_inst|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N6
cycloneive_lcell_comb \p_cache_inst|Mux7~1 (
// Equation(s):
// \p_cache_inst|Mux7~1_combout  = (\p_cache_inst|word_address [0] & ((\p_cache_inst|Mux7~0_combout  & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [56])) # (!\p_cache_inst|Mux7~0_combout  & 
// ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [24]))))) # (!\p_cache_inst|word_address [0] & (((\p_cache_inst|Mux7~0_combout ))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [56]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [24]),
	.datac(\p_cache_inst|word_address [0]),
	.datad(\p_cache_inst|Mux7~0_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux7~1 .lut_mask = 16'hAFC0;
defparam \p_cache_inst|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N6
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~6 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~6_combout  = (\p_cache_inst|Mux7~1_combout  & (\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout  & (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & !\CPU_inst|PC0|stack_pop~1_combout )))

	.dataa(\p_cache_inst|Mux7~1_combout ),
	.datab(\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout ),
	.datac(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datad(\CPU_inst|PC0|stack_pop~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~6 .lut_mask = 16'h0008;
defparam \CPU_inst|decode_unit0|I_alternate~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N7
dffeas \CPU_inst|decode_unit0|I_alternate[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[8] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N22
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~21 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~21_combout  = (!\p_cache_inst|p_miss_hold~q  & (\p_cache_inst|Equal0~2_combout  & \p_cache_inst|Mux7~1_combout ))

	.dataa(\p_cache_inst|p_miss_hold~q ),
	.datab(gnd),
	.datac(\p_cache_inst|Equal0~2_combout ),
	.datad(\p_cache_inst|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~21 .lut_mask = 16'h5000;
defparam \CPU_inst|decode_unit0|I_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N2
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg[8]~8 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg[8]~8_combout  = (\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [8])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_reg~21_combout )))

	.dataa(\CPU_inst|decode_unit0|I_alternate [8]),
	.datab(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg~21_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[8]~8 .lut_mask = 16'hBB88;
defparam \CPU_inst|decode_unit0|I_reg[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N3
dffeas \CPU_inst|decode_unit0|I_reg[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg[8]~8_combout ),
	.asdata(\CPU_inst|decode_unit0|I_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.sload(\CPU_inst|hazard_unit0|hazard~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[8] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N6
cycloneive_lcell_comb \CPU_inst|decode_unit0|dest_waddr_reg~3 (
// Equation(s):
// \CPU_inst|decode_unit0|dest_waddr_reg~3_combout  = (\CPU_inst|decode_unit0|I_reg [15] & ((\CPU_inst|decode_unit0|I_reg [14] & ((\CPU_inst|decode_unit0|I_reg [8]))) # (!\CPU_inst|decode_unit0|I_reg [14] & (\CPU_inst|decode_unit0|I_reg [0])))) # 
// (!\CPU_inst|decode_unit0|I_reg [15] & (((\CPU_inst|decode_unit0|I_reg [0]))))

	.dataa(\CPU_inst|decode_unit0|I_reg [15]),
	.datab(\CPU_inst|decode_unit0|I_reg [14]),
	.datac(\CPU_inst|decode_unit0|I_reg [0]),
	.datad(\CPU_inst|decode_unit0|I_reg [8]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|dest_waddr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg~3 .lut_mask = 16'hF870;
defparam \CPU_inst|decode_unit0|dest_waddr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N7
dffeas \CPU_inst|decode_unit0|dest_waddr_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|dest_waddr_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|dest_waddr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|dest_waddr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N6
cycloneive_lcell_comb \CPU_inst|dest_waddr1[0]~feeder (
// Equation(s):
// \CPU_inst|dest_waddr1[0]~feeder_combout  = \CPU_inst|decode_unit0|dest_waddr_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|dest_waddr_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|dest_waddr1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|dest_waddr1[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|dest_waddr1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N7
dffeas \CPU_inst|dest_waddr1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|dest_waddr1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr1[0] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N0
cycloneive_lcell_comb \CPU_inst|dest_waddr2[0]~feeder (
// Equation(s):
// \CPU_inst|dest_waddr2[0]~feeder_combout  = \CPU_inst|dest_waddr1 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|dest_waddr2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|dest_waddr2[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|dest_waddr2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N1
dffeas \CPU_inst|dest_waddr2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|dest_waddr2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr2[0] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N28
cycloneive_lcell_comb \CPU_inst|dest_waddr3[0]~feeder (
// Equation(s):
// \CPU_inst|dest_waddr3[0]~feeder_combout  = \CPU_inst|dest_waddr2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|dest_waddr3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|dest_waddr3[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|dest_waddr3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N29
dffeas \CPU_inst|dest_waddr3[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|dest_waddr3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr3[0] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N24
cycloneive_lcell_comb \CPU_inst|dest_waddr4[0]~feeder (
// Equation(s):
// \CPU_inst|dest_waddr4[0]~feeder_combout  = \CPU_inst|dest_waddr3 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr3 [0]),
	.cin(gnd),
	.combout(\CPU_inst|dest_waddr4[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|dest_waddr4[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|dest_waddr4[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N25
dffeas \CPU_inst|dest_waddr4[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|dest_waddr4[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr4[0] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
cycloneive_lcell_comb \CPU_inst|reg_file0|aux_forward~0 (
// Equation(s):
// \CPU_inst|reg_file0|aux_forward~0_combout  = (!\CPU_inst|dest_waddr4 [2] & !\CPU_inst|dest_waddr4 [1])

	.dataa(gnd),
	.datab(\CPU_inst|dest_waddr4 [2]),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr4 [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|aux_forward~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|aux_forward~0 .lut_mask = 16'h0033;
defparam \CPU_inst|reg_file0|aux_forward~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
cycloneive_lcell_comb \CPU_inst|reg_file0|aux_forward (
// Equation(s):
// \CPU_inst|reg_file0|aux_forward~combout  = (!\CPU_inst|dest_waddr4 [3] & (!\CPU_inst|dest_waddr4 [0] & (\CPU_inst|regf_wren4~q  & \CPU_inst|reg_file0|aux_forward~0_combout )))

	.dataa(\CPU_inst|dest_waddr4 [3]),
	.datab(\CPU_inst|dest_waddr4 [0]),
	.datac(\CPU_inst|regf_wren4~q ),
	.datad(\CPU_inst|reg_file0|aux_forward~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|aux_forward~combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|aux_forward .lut_mask = 16'h1000;
defparam \CPU_inst|reg_file0|aux_forward .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N20
cycloneive_lcell_comb \CPU_inst|decode_unit0|alu_I_field_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|alu_I_field_reg~1_combout  = (\CPU_inst|decode_unit0|I_reg [6] & !\CPU_inst|decode_unit0|I_reg [12])

	.dataa(\CPU_inst|decode_unit0|I_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [12]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|alu_I_field_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_I_field_reg~1 .lut_mask = 16'h00AA;
defparam \CPU_inst|decode_unit0|alu_I_field_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N21
dffeas \CPU_inst|decode_unit0|alu_I_field_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|alu_I_field_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|alu_I_field_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_I_field_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|alu_I_field_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N30
cycloneive_lcell_comb \CPU_inst|alu_I_field1~1 (
// Equation(s):
// \CPU_inst|alu_I_field1~1_combout  = (!\CPU_inst|PC0|stack_pop~1_combout  & (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (\CPU_inst|hazard_unit0|hazard~13_combout  & \CPU_inst|decode_unit0|alu_I_field_reg [6])))

	.dataa(\CPU_inst|PC0|stack_pop~1_combout ),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datac(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.datad(\CPU_inst|decode_unit0|alu_I_field_reg [6]),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field1~1 .lut_mask = 16'h1000;
defparam \CPU_inst|alu_I_field1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N31
dffeas \CPU_inst|alu_I_field1[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field1~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field1[6] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
cycloneive_lcell_comb \CPU_inst|alu_I_field2~1 (
// Equation(s):
// \CPU_inst|alu_I_field2~1_combout  = (\CPU_inst|alu_I_field1 [6] & (!\CPU_inst|CALL2~q  & (!\CPU_inst|interrupt~q  & \CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|alu_I_field1 [6]),
	.datab(\CPU_inst|CALL2~q ),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field2~1 .lut_mask = 16'h0200;
defparam \CPU_inst|alu_I_field2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N11
dffeas \CPU_inst|alu_I_field2[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field2~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field2[6] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N25
dffeas \CPU_inst|alu_I_field3[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|alu_I_field2 [6]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field3[6] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N24
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[6]~2 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[6]~2_combout  = (\CPU_inst|alu_b_source3~q  & (\CPU_inst|alu_I_field3 [6])) # (!\CPU_inst|alu_b_source3~q  & ((\CPU_inst|ALU0|alu_reg [6])))

	.dataa(gnd),
	.datab(\CPU_inst|alu_b_source3~q ),
	.datac(\CPU_inst|alu_I_field3 [6]),
	.datad(\CPU_inst|ALU0|alu_reg [6]),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[6]~2 .lut_mask = 16'hF3C0;
defparam \CPU_inst|alu_b_mux_out[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N22
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[6]~3 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[6]~3_combout  = (\CPU_inst|reg_file0|aux_forward~combout  & (((\CPU_inst|alu_b_mux_out[6]~2_combout )))) # (!\CPU_inst|reg_file0|aux_forward~combout  & ((\CPU_inst|alu_b_source3~q  & ((\CPU_inst|alu_b_mux_out[6]~2_combout ))) # 
// (!\CPU_inst|alu_b_source3~q  & (\CPU_inst|reg_file0|aux [6]))))

	.dataa(\CPU_inst|reg_file0|aux_forward~combout ),
	.datab(\CPU_inst|alu_b_source3~q ),
	.datac(\CPU_inst|reg_file0|aux [6]),
	.datad(\CPU_inst|alu_b_mux_out[6]~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[6]~3 .lut_mask = 16'hFE10;
defparam \CPU_inst|alu_b_mux_out[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg~10 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg~10_combout  = (\CPU_inst|alu_b_mux_out[6]~3_combout  & ((\CPU_inst|alu_a_source3~q  & (\CPU_inst|mask0|mask_reg [6])) # (!\CPU_inst|alu_a_source3~q  & ((\CPU_inst|right_rotate0|rotate_reg [6])))))

	.dataa(\CPU_inst|alu_b_mux_out[6]~3_combout ),
	.datab(\CPU_inst|alu_a_source3~q ),
	.datac(\CPU_inst|mask0|mask_reg [6]),
	.datad(\CPU_inst|right_rotate0|rotate_reg [6]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg~10 .lut_mask = 16'hA280;
defparam \CPU_inst|ALU0|alu_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N14
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg~11 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg~11_combout  = \CPU_inst|alu_b_mux_out[6]~3_combout  $ (((\CPU_inst|alu_a_source3~q  & (\CPU_inst|mask0|mask_reg [6])) # (!\CPU_inst|alu_a_source3~q  & ((\CPU_inst|right_rotate0|rotate_reg [6])))))

	.dataa(\CPU_inst|alu_b_mux_out[6]~3_combout ),
	.datab(\CPU_inst|alu_a_source3~q ),
	.datac(\CPU_inst|mask0|mask_reg [6]),
	.datad(\CPU_inst|right_rotate0|rotate_reg [6]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg~11 .lut_mask = 16'h596A;
defparam \CPU_inst|ALU0|alu_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg[6]~1 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg[6]~1_combout  = (\CPU_inst|alu_op3 [0] & ((\CPU_inst|ALU0|alu_reg~11_combout ))) # (!\CPU_inst|alu_op3 [0] & (\CPU_inst|ALU0|alu_reg~10_combout ))

	.dataa(\CPU_inst|alu_op3 [0]),
	.datab(\CPU_inst|ALU0|alu_reg~10_combout ),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg~11_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[6]~1 .lut_mask = 16'hEE44;
defparam \CPU_inst|ALU0|alu_reg[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneive_lcell_comb \CPU_inst|ALU0|Mux1~0 (
// Equation(s):
// \CPU_inst|ALU0|Mux1~0_combout  = (\CPU_inst|alu_op3 [2] & ((\CPU_inst|alu_b_mux_out[6]~3_combout ))) # (!\CPU_inst|alu_op3 [2] & (\CPU_inst|alu_a_mux_out[6]~1_combout ))

	.dataa(\CPU_inst|alu_a_mux_out[6]~1_combout ),
	.datab(gnd),
	.datac(\CPU_inst|alu_b_mux_out[6]~3_combout ),
	.datad(\CPU_inst|alu_op3 [2]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux1~0 .lut_mask = 16'hF0AA;
defparam \CPU_inst|ALU0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneive_lcell_comb \CPU_inst|ALU0|Mux1~1 (
// Equation(s):
// \CPU_inst|ALU0|Mux1~1_combout  = (\CPU_inst|alu_op3 [0] & ((\CPU_inst|ALU0|add_result[6]~12_combout ))) # (!\CPU_inst|alu_op3 [0] & (\CPU_inst|ALU0|Mux1~0_combout ))

	.dataa(\CPU_inst|alu_op3 [0]),
	.datab(gnd),
	.datac(\CPU_inst|ALU0|Mux1~0_combout ),
	.datad(\CPU_inst|ALU0|add_result[6]~12_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux1~1 .lut_mask = 16'hFA50;
defparam \CPU_inst|ALU0|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N13
dffeas \CPU_inst|ALU0|alu_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|alu_reg[6]~1_combout ),
	.asdata(\CPU_inst|ALU0|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|alu_op3 [1]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|alu_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|alu_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
cycloneive_lcell_comb \CPU_inst|reg_file0|ivr_reg[6]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|ivr_reg[6]~feeder_combout  = \CPU_inst|ALU0|alu_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|ALU0|alu_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|ivr_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivr_reg[6]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|reg_file0|ivr_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N15
dffeas \CPU_inst|reg_file0|ivr_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|ivr_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivr_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N8
cycloneive_lcell_comb \d_cache_inst|Add0~6 (
// Equation(s):
// \d_cache_inst|Add0~6_combout  = (\d_cache_inst|CPU_address_hold [6] & (!\d_cache_inst|Add0~5 )) # (!\d_cache_inst|CPU_address_hold [6] & ((\d_cache_inst|Add0~5 ) # (GND)))
// \d_cache_inst|Add0~7  = CARRY((!\d_cache_inst|Add0~5 ) # (!\d_cache_inst|CPU_address_hold [6]))

	.dataa(\d_cache_inst|CPU_address_hold [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d_cache_inst|Add0~5 ),
	.combout(\d_cache_inst|Add0~6_combout ),
	.cout(\d_cache_inst|Add0~7 ));
// synopsys translate_off
defparam \d_cache_inst|Add0~6 .lut_mask = 16'h5A5F;
defparam \d_cache_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N6
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold~5 (
// Equation(s):
// \d_cache_inst|CPU_address_hold~5_combout  = (\d_cache_inst|always0~0_combout  & ((\d_cache_inst|always0~2_combout  & ((\d_cache_inst|Add0~6_combout ))) # (!\d_cache_inst|always0~2_combout  & (\CPU_inst|reg_file0|ivr_reg [6]))))

	.dataa(\d_cache_inst|always0~2_combout ),
	.datab(\d_cache_inst|always0~0_combout ),
	.datac(\CPU_inst|reg_file0|ivr_reg [6]),
	.datad(\d_cache_inst|Add0~6_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold~5_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold~5 .lut_mask = 16'hC840;
defparam \d_cache_inst|CPU_address_hold~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N7
dffeas \d_cache_inst|CPU_address_hold[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d_cache_inst|CPU_address_hold~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[6] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N10
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold~7 (
// Equation(s):
// \d_cache_inst|CPU_address_hold~7_combout  = (\d_cache_inst|always0~0_combout  & ((\d_cache_inst|always0~2_combout  & (\d_cache_inst|Add0~8_combout )) # (!\d_cache_inst|always0~2_combout  & ((\CPU_inst|reg_file0|ivr_reg [7])))))

	.dataa(\d_cache_inst|Add0~8_combout ),
	.datab(\d_cache_inst|always0~0_combout ),
	.datac(\CPU_inst|reg_file0|ivr_reg [7]),
	.datad(\d_cache_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold~7_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold~7 .lut_mask = 16'h88C0;
defparam \d_cache_inst|CPU_address_hold~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N11
dffeas \d_cache_inst|CPU_address_hold[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d_cache_inst|CPU_address_hold~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[7] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N0
cycloneive_lcell_comb \d_cache_inst|WideAnd0~1 (
// Equation(s):
// \d_cache_inst|WideAnd0~1_combout  = (\d_cache_inst|CPU_address_hold [7] & (\d_cache_inst|CPU_address_hold [8] & (\d_cache_inst|CPU_address_hold [10] & \d_cache_inst|CPU_address_hold [9])))

	.dataa(\d_cache_inst|CPU_address_hold [7]),
	.datab(\d_cache_inst|CPU_address_hold [8]),
	.datac(\d_cache_inst|CPU_address_hold [10]),
	.datad(\d_cache_inst|CPU_address_hold [9]),
	.cin(gnd),
	.combout(\d_cache_inst|WideAnd0~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|WideAnd0~1 .lut_mask = 16'h8000;
defparam \d_cache_inst|WideAnd0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N8
cycloneive_lcell_comb \d_cache_inst|WideAnd0~2 (
// Equation(s):
// \d_cache_inst|WideAnd0~2_combout  = (\d_cache_inst|WideAnd0~1_combout  & (\d_cache_inst|WideAnd0~0_combout  & \d_cache_inst|CPU_address_hold [11]))

	.dataa(gnd),
	.datab(\d_cache_inst|WideAnd0~1_combout ),
	.datac(\d_cache_inst|WideAnd0~0_combout ),
	.datad(\d_cache_inst|CPU_address_hold [11]),
	.cin(gnd),
	.combout(\d_cache_inst|WideAnd0~2_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|WideAnd0~2 .lut_mask = 16'hC000;
defparam \d_cache_inst|WideAnd0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N10
cycloneive_lcell_comb \d_cache_inst|reset_active~0 (
// Equation(s):
// \d_cache_inst|reset_active~0_combout  = ((\d_cache_inst|WideAnd0~2_combout  & (\SDRAM_controller|ready2~q  & \d_cache_inst|always0~2_combout ))) # (!\d_cache_inst|always0~0_combout )

	.dataa(\d_cache_inst|WideAnd0~2_combout ),
	.datab(\d_cache_inst|always0~0_combout ),
	.datac(\SDRAM_controller|ready2~q ),
	.datad(\d_cache_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|reset_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|reset_active~0 .lut_mask = 16'hB333;
defparam \d_cache_inst|reset_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N21
dffeas \d_cache_inst|reset_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|reset_active~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d_cache_inst|reset_active~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|reset_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|reset_active .is_wysiwyg = "true";
defparam \d_cache_inst|reset_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N6
cycloneive_lcell_comb \d_cache_inst|always0~2 (
// Equation(s):
// \d_cache_inst|always0~2_combout  = (\d_cache_inst|reset_active~q ) # (\d_cache_inst|flush_active~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d_cache_inst|reset_active~q ),
	.datad(\d_cache_inst|flush_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|always0~2 .lut_mask = 16'hFFF0;
defparam \d_cache_inst|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N24
cycloneive_lcell_comb \d_cache_inst|d_miss_hold~0 (
// Equation(s):
// \d_cache_inst|d_miss_hold~0_combout  = ((\d_cache_inst|always0~2_combout  & (\d_cache_inst|d_miss_hold~q )) # (!\d_cache_inst|always0~2_combout  & ((\d_cache_inst|d_miss~0_combout )))) # (!\d_cache_inst|always0~0_combout )

	.dataa(\d_cache_inst|always0~0_combout ),
	.datab(\d_cache_inst|always0~2_combout ),
	.datac(\d_cache_inst|d_miss_hold~q ),
	.datad(\d_cache_inst|d_miss~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|d_miss_hold~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|d_miss_hold~0 .lut_mask = 16'hF7D5;
defparam \d_cache_inst|d_miss_hold~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N25
dffeas \d_cache_inst|d_miss_hold (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|d_miss_hold~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|d_miss_hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|d_miss_hold .is_wysiwyg = "true";
defparam \d_cache_inst|d_miss_hold .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N12
cycloneive_lcell_comb \d_cache_inst|d_cache_miss~2 (
// Equation(s):
// \d_cache_inst|d_cache_miss~2_combout  = (\d_cache_inst|d_miss_hold~q ) # ((\d_cache_inst|fetch_active~q  & (\CPU_inst|WC6~q  & \CPU_inst|n_LB_w6~q )))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\d_cache_inst|d_miss_hold~q ),
	.datac(\CPU_inst|WC6~q ),
	.datad(\CPU_inst|n_LB_w6~q ),
	.cin(gnd),
	.combout(\d_cache_inst|d_cache_miss~2_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|d_cache_miss~2 .lut_mask = 16'hECCC;
defparam \d_cache_inst|d_cache_miss~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N21
dffeas \d_cache_inst|prev_cache_wren (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|cache_wren~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|prev_cache_wren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|prev_cache_wren .is_wysiwyg = "true";
defparam \d_cache_inst|prev_cache_wren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N2
cycloneive_lcell_comb \d_cache_inst|d_cache_miss~3 (
// Equation(s):
// \d_cache_inst|d_cache_miss~3_combout  = (\d_cache_inst|prev_cache_wren~q  & !\CPU_inst|SC5~q )

	.dataa(gnd),
	.datab(\d_cache_inst|prev_cache_wren~q ),
	.datac(gnd),
	.datad(\CPU_inst|SC5~q ),
	.cin(gnd),
	.combout(\d_cache_inst|d_cache_miss~3_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|d_cache_miss~3 .lut_mask = 16'h00CC;
defparam \d_cache_inst|d_cache_miss~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N20
cycloneive_lcell_comb \d_cache_inst|d_cache_miss~4 (
// Equation(s):
// \d_cache_inst|d_cache_miss~4_combout  = (\CPU_inst|decode_unit0|PC_I_field_reg [11] & (\IO_ren~0_combout  & (\d_cache_inst|d_cache_miss~3_combout  & \CPU_inst|decode_unit0|RC_reg~q )))

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datab(\IO_ren~0_combout ),
	.datac(\d_cache_inst|d_cache_miss~3_combout ),
	.datad(\CPU_inst|decode_unit0|RC_reg~q ),
	.cin(gnd),
	.combout(\d_cache_inst|d_cache_miss~4_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|d_cache_miss~4 .lut_mask = 16'h8000;
defparam \d_cache_inst|d_cache_miss~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N0
cycloneive_lcell_comb \CPU_inst|hazard_unit0|data_hazard (
// Equation(s):
// \CPU_inst|hazard_unit0|data_hazard~combout  = ((!\d_cache_inst|d_cache_miss~2_combout  & (!\d_cache_inst|d_cache_miss~4_combout  & !\d_cache_inst|d_miss~0_combout ))) # (!\CPU_inst|WC6~q )

	.dataa(\d_cache_inst|d_cache_miss~2_combout ),
	.datab(\d_cache_inst|d_cache_miss~4_combout ),
	.datac(\CPU_inst|WC6~q ),
	.datad(\d_cache_inst|d_miss~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|data_hazard .lut_mask = 16'h0F1F;
defparam \CPU_inst|hazard_unit0|data_hazard .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N14
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~7 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~7_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|PC0|A_pipe0 [7])) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|PC0|A_pipe1 [7])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_pipe0 [7]),
	.datac(\CPU_inst|PC0|A_pipe1 [7]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~7 .lut_mask = 16'hCCF0;
defparam \CPU_inst|PC0|A_pipe1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N15
dffeas \CPU_inst|PC0|A_pipe1[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~7_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [7]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N30
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~13 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~13_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|PC0|A_pipe1 [7])) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|PC0|A_pipe2 [7])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_pipe1 [7]),
	.datac(\CPU_inst|PC0|A_pipe2 [7]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~13 .lut_mask = 16'hCCF0;
defparam \CPU_inst|PC0|A_pipe2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N31
dffeas \CPU_inst|PC0|A_pipe2[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~13_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [7]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N22
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[7]~7 (
// Equation(s):
// \CPU_inst|PC0|stack_in[7]~7_combout  = (\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe2 [7]))) # (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe1 [7]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_pipe1 [7]),
	.datac(\CPU_inst|PC0|A_pipe2 [7]),
	.datad(\CPU_inst|interrupt~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[7]~7 .lut_mask = 16'hF0CC;
defparam \CPU_inst|PC0|stack_in[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N23
dffeas \CPU_inst|PC0|cstack0|input_buf[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~7 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~7 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~39feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~39feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~39feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~39feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~39feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~39 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~39feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~39 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~330 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~330_combout  = (\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [1])) # (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~39_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~7_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~7_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~39_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~330_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~330 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~103 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~103 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~103 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~71feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~71feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~71feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~71feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~71feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~71 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~71feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~71 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~331 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~331_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~330_combout  & (\CPU_inst|PC0|cstack0|stack_mem~103_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~330_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~71_q ))))) # (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~330_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~330_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~103_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~71_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~331_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~331 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|cstack0|stack_mem~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~199 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~199 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~199 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~231 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~231 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~231 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~135 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~135 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~135 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~167feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~167feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~167feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~167feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~167feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~167 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~167feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~167 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~167 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~328 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~328_combout  = (\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [1])) # (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~167_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~135_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~135_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~167_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~328_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~328 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~329 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~329_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~328_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~231_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~328_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~199_q )))) # (!\CPU_inst|PC0|cstack0|address [2] & (((\CPU_inst|PC0|cstack0|stack_mem~328_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~199_q ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~231_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~328_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~329_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~329 .lut_mask = 16'hF388;
defparam \CPU_inst|PC0|cstack0|stack_mem~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~332 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~332_combout  = (\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~329_combout ) # (\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & 
// (\CPU_inst|PC0|cstack0|stack_mem~331_combout  & ((!\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~331_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~329_combout ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~332_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~332 .lut_mask = 16'hAAE4;
defparam \CPU_inst|PC0|cstack0|stack_mem~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~151 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~151 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~151 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~183feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~183feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~183feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~183feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~183feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~183 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~183feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~183 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~183 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~333 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~333_combout  = (\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [1])) # (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~183_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~151_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~151_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~183_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~333_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~333 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~247 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~247 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~247 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~215 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~215 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~215 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~334 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~334_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~333_combout  & (\CPU_inst|PC0|cstack0|stack_mem~247_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~333_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~215_q ))))) # (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~333_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~333_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~247_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~215_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~334_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~334 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|cstack0|stack_mem~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~119feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~119feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [7]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~119feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~119feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~119feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~119 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~119feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~119 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~23 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~23 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~87feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~87feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~87feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~87feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~87feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~87 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~87feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~87 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~326 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~326_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1]) # ((\CPU_inst|PC0|cstack0|stack_mem~87_q )))) # (!\CPU_inst|PC0|cstack0|address [2] & (!\CPU_inst|PC0|cstack0|address [1] & 
// (\CPU_inst|PC0|cstack0|stack_mem~23_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~23_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~87_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~326_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~326 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~55 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~55 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~327 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~327_combout  = (\CPU_inst|PC0|cstack0|stack_mem~326_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~119_q ) # ((!\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|stack_mem~326_combout  & 
// (((\CPU_inst|PC0|cstack0|stack_mem~55_q  & \CPU_inst|PC0|cstack0|address [1]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~119_q ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~326_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~55_q ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~327_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~327 .lut_mask = 16'hB8CC;
defparam \CPU_inst|PC0|cstack0|stack_mem~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~335 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~335_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~332_combout  & (\CPU_inst|PC0|cstack0|stack_mem~334_combout )) # (!\CPU_inst|PC0|cstack0|stack_mem~332_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~327_combout ))))) # (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~332_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~332_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~334_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~327_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~335_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~335 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|cstack0|stack_mem~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N13
dffeas \CPU_inst|PC0|cstack0|output_buf[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~335_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N8
cycloneive_lcell_comb \CPU_inst|decode_unit0|PC_I_field_reg[7]~feeder (
// Equation(s):
// \CPU_inst|decode_unit0|PC_I_field_reg[7]~feeder_combout  = \CPU_inst|decode_unit0|I_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [7]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|PC_I_field_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|decode_unit0|PC_I_field_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N9
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|PC_I_field_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N7
dffeas \CPU_inst|PC0|xec_return_addr[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N6
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~27 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~27_combout  = (\CPU_inst|decode_unit0|JMP~q  & (\CPU_inst|decode_unit0|PC_I_field_reg [7])) # (!\CPU_inst|decode_unit0|JMP~q  & ((\CPU_inst|PC0|xec_return_addr [7])))

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [7]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|xec_return_addr [7]),
	.datad(\CPU_inst|decode_unit0|JMP~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~27 .lut_mask = 16'hAAF0;
defparam \CPU_inst|PC0|PC_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N22
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~28 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~28_combout  = (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|always2~0_combout  & (\CPU_inst|PC0|cstack0|output_buf [7])) # (!\CPU_inst|PC0|always2~0_combout  & ((\CPU_inst|PC0|PC_reg~27_combout )))))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|PC0|cstack0|output_buf [7]),
	.datac(\CPU_inst|PC0|always2~0_combout ),
	.datad(\CPU_inst|PC0|PC_reg~27_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~28 .lut_mask = 16'h4540;
defparam \CPU_inst|PC0|PC_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N14
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[7]~6 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[7]~6_combout  = (\CPU_inst|PC0|always2~1_combout  & ((\CPU_inst|PC0|PC_reg~28_combout ))) # (!\CPU_inst|PC0|always2~1_combout  & (\CPU_inst|PC0|Add1~39_combout ))

	.dataa(\CPU_inst|PC0|Add1~39_combout ),
	.datab(\CPU_inst|PC0|always2~1_combout ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|PC_reg~28_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[7]~6 .lut_mask = 16'hEE22;
defparam \CPU_inst|PC0|PC_reg[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N3
dffeas \CPU_inst|PC_I_field1[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|PC_I_field_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field1[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N21
dffeas \CPU_inst|PC_I_field2[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC_I_field1 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field2[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N22
cycloneive_lcell_comb \CPU_inst|PC0|adder_out~21 (
// Equation(s):
// \CPU_inst|PC0|adder_out~21_combout  = (\CPU_inst|XEC2~q  & \CPU_inst|reg_file0|a_data[7]~2_combout )

	.dataa(gnd),
	.datab(\CPU_inst|XEC2~q ),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|a_data[7]~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|adder_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out~21 .lut_mask = 16'hCC00;
defparam \CPU_inst|PC0|adder_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N30
cycloneive_lcell_comb \CPU_inst|PC0|adder_out~18 (
// Equation(s):
// \CPU_inst|PC0|adder_out~18_combout  = (\CPU_inst|XEC2~q  & \CPU_inst|reg_file0|a_data[6]~5_combout )

	.dataa(gnd),
	.datab(\CPU_inst|XEC2~q ),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|a_data[6]~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|adder_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out~18 .lut_mask = 16'hCC00;
defparam \CPU_inst|PC0|adder_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N1
dffeas \CPU_inst|PC_I_field1[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|PC_I_field_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field1[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N19
dffeas \CPU_inst|PC_I_field2[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC_I_field1 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field2[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N4
cycloneive_lcell_comb \CPU_inst|decode_unit0|PC_I_field_reg[5]~feeder (
// Equation(s):
// \CPU_inst|decode_unit0|PC_I_field_reg[5]~feeder_combout  = \CPU_inst|decode_unit0|I_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|PC_I_field_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|decode_unit0|PC_I_field_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N5
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|PC_I_field_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N25
dffeas \CPU_inst|PC_I_field1[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|PC_I_field_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field1[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N17
dffeas \CPU_inst|PC_I_field2[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC_I_field1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field2[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N4
cycloneive_lcell_comb \CPU_inst|PC0|adder_out~15 (
// Equation(s):
// \CPU_inst|PC0|adder_out~15_combout  = (\CPU_inst|XEC2~q  & \CPU_inst|reg_file0|a_data[5]~8_combout )

	.dataa(gnd),
	.datab(\CPU_inst|XEC2~q ),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|a_data[5]~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|adder_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out~15 .lut_mask = 16'hCC00;
defparam \CPU_inst|PC0|adder_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N29
dffeas \CPU_inst|PC_I_field1[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|PC_I_field_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field1[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N15
dffeas \CPU_inst|PC_I_field2[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC_I_field1 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field2[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N28
cycloneive_lcell_comb \CPU_inst|PC0|adder_out~12 (
// Equation(s):
// \CPU_inst|PC0|adder_out~12_combout  = (\CPU_inst|XEC2~q  & \CPU_inst|reg_file0|a_data[4]~11_combout )

	.dataa(gnd),
	.datab(\CPU_inst|XEC2~q ),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|a_data[4]~11_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|adder_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out~12 .lut_mask = 16'hCC00;
defparam \CPU_inst|PC0|adder_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N23
dffeas \CPU_inst|PC_I_field1[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|PC_I_field_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field1[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N13
dffeas \CPU_inst|PC_I_field2[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC_I_field1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field2[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N24
cycloneive_lcell_comb \CPU_inst|PC0|adder_out~9 (
// Equation(s):
// \CPU_inst|PC0|adder_out~9_combout  = (\CPU_inst|XEC2~q  & \CPU_inst|reg_file0|a_data[3]~14_combout )

	.dataa(gnd),
	.datab(\CPU_inst|XEC2~q ),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|a_data[3]~14_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|adder_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out~9 .lut_mask = 16'hCC00;
defparam \CPU_inst|PC0|adder_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N5
dffeas \CPU_inst|PC_I_field1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|PC_I_field_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field1[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N11
dffeas \CPU_inst|PC_I_field2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC_I_field1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field2[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N0
cycloneive_lcell_comb \CPU_inst|PC0|adder_out~0 (
// Equation(s):
// \CPU_inst|PC0|adder_out~0_combout  = (\CPU_inst|XEC2~q  & \CPU_inst|reg_file0|a_data[2]~17_combout )

	.dataa(gnd),
	.datab(\CPU_inst|XEC2~q ),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|a_data[2]~17_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|adder_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out~0 .lut_mask = 16'hCC00;
defparam \CPU_inst|PC0|adder_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N27
dffeas \CPU_inst|PC_I_field1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|PC_I_field_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field1[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N9
dffeas \CPU_inst|PC_I_field2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC_I_field1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field2[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N2
cycloneive_lcell_comb \CPU_inst|PC0|adder_out~1 (
// Equation(s):
// \CPU_inst|PC0|adder_out~1_combout  = (\CPU_inst|XEC2~q  & \CPU_inst|reg_file0|a_data[1]~20_combout )

	.dataa(gnd),
	.datab(\CPU_inst|XEC2~q ),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|a_data[1]~20_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|adder_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out~1 .lut_mask = 16'hCC00;
defparam \CPU_inst|PC0|adder_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N26
cycloneive_lcell_comb \CPU_inst|PC0|adder_out~2 (
// Equation(s):
// \CPU_inst|PC0|adder_out~2_combout  = (\CPU_inst|XEC2~q  & \CPU_inst|reg_file0|a_data[0]~23_combout )

	.dataa(gnd),
	.datab(\CPU_inst|XEC2~q ),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|a_data[0]~23_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|adder_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out~2 .lut_mask = 16'hCC00;
defparam \CPU_inst|PC0|adder_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N31
dffeas \CPU_inst|PC_I_field1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|PC_I_field_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field1[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N7
dffeas \CPU_inst|PC_I_field2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC_I_field1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field2[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N6
cycloneive_lcell_comb \CPU_inst|PC0|adder_out[0]~3 (
// Equation(s):
// \CPU_inst|PC0|adder_out[0]~3_combout  = (\CPU_inst|PC0|adder_out~2_combout  & (\CPU_inst|PC_I_field2 [0] $ (VCC))) # (!\CPU_inst|PC0|adder_out~2_combout  & (\CPU_inst|PC_I_field2 [0] & VCC))
// \CPU_inst|PC0|adder_out[0]~4  = CARRY((\CPU_inst|PC0|adder_out~2_combout  & \CPU_inst|PC_I_field2 [0]))

	.dataa(\CPU_inst|PC0|adder_out~2_combout ),
	.datab(\CPU_inst|PC_I_field2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU_inst|PC0|adder_out[0]~3_combout ),
	.cout(\CPU_inst|PC0|adder_out[0]~4 ));
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out[0]~3 .lut_mask = 16'h6688;
defparam \CPU_inst|PC0|adder_out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N8
cycloneive_lcell_comb \CPU_inst|PC0|adder_out[1]~5 (
// Equation(s):
// \CPU_inst|PC0|adder_out[1]~5_combout  = (\CPU_inst|PC_I_field2 [1] & ((\CPU_inst|PC0|adder_out~1_combout  & (\CPU_inst|PC0|adder_out[0]~4  & VCC)) # (!\CPU_inst|PC0|adder_out~1_combout  & (!\CPU_inst|PC0|adder_out[0]~4 )))) # (!\CPU_inst|PC_I_field2 [1] & 
// ((\CPU_inst|PC0|adder_out~1_combout  & (!\CPU_inst|PC0|adder_out[0]~4 )) # (!\CPU_inst|PC0|adder_out~1_combout  & ((\CPU_inst|PC0|adder_out[0]~4 ) # (GND)))))
// \CPU_inst|PC0|adder_out[1]~6  = CARRY((\CPU_inst|PC_I_field2 [1] & (!\CPU_inst|PC0|adder_out~1_combout  & !\CPU_inst|PC0|adder_out[0]~4 )) # (!\CPU_inst|PC_I_field2 [1] & ((!\CPU_inst|PC0|adder_out[0]~4 ) # (!\CPU_inst|PC0|adder_out~1_combout ))))

	.dataa(\CPU_inst|PC_I_field2 [1]),
	.datab(\CPU_inst|PC0|adder_out~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|adder_out[0]~4 ),
	.combout(\CPU_inst|PC0|adder_out[1]~5_combout ),
	.cout(\CPU_inst|PC0|adder_out[1]~6 ));
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out[1]~5 .lut_mask = 16'h9617;
defparam \CPU_inst|PC0|adder_out[1]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N10
cycloneive_lcell_comb \CPU_inst|PC0|adder_out[2]~7 (
// Equation(s):
// \CPU_inst|PC0|adder_out[2]~7_combout  = ((\CPU_inst|PC_I_field2 [2] $ (\CPU_inst|PC0|adder_out~0_combout  $ (!\CPU_inst|PC0|adder_out[1]~6 )))) # (GND)
// \CPU_inst|PC0|adder_out[2]~8  = CARRY((\CPU_inst|PC_I_field2 [2] & ((\CPU_inst|PC0|adder_out~0_combout ) # (!\CPU_inst|PC0|adder_out[1]~6 ))) # (!\CPU_inst|PC_I_field2 [2] & (\CPU_inst|PC0|adder_out~0_combout  & !\CPU_inst|PC0|adder_out[1]~6 )))

	.dataa(\CPU_inst|PC_I_field2 [2]),
	.datab(\CPU_inst|PC0|adder_out~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|adder_out[1]~6 ),
	.combout(\CPU_inst|PC0|adder_out[2]~7_combout ),
	.cout(\CPU_inst|PC0|adder_out[2]~8 ));
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out[2]~7 .lut_mask = 16'h698E;
defparam \CPU_inst|PC0|adder_out[2]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N12
cycloneive_lcell_comb \CPU_inst|PC0|adder_out[3]~10 (
// Equation(s):
// \CPU_inst|PC0|adder_out[3]~10_combout  = (\CPU_inst|PC_I_field2 [3] & ((\CPU_inst|PC0|adder_out~9_combout  & (\CPU_inst|PC0|adder_out[2]~8  & VCC)) # (!\CPU_inst|PC0|adder_out~9_combout  & (!\CPU_inst|PC0|adder_out[2]~8 )))) # (!\CPU_inst|PC_I_field2 [3] 
// & ((\CPU_inst|PC0|adder_out~9_combout  & (!\CPU_inst|PC0|adder_out[2]~8 )) # (!\CPU_inst|PC0|adder_out~9_combout  & ((\CPU_inst|PC0|adder_out[2]~8 ) # (GND)))))
// \CPU_inst|PC0|adder_out[3]~11  = CARRY((\CPU_inst|PC_I_field2 [3] & (!\CPU_inst|PC0|adder_out~9_combout  & !\CPU_inst|PC0|adder_out[2]~8 )) # (!\CPU_inst|PC_I_field2 [3] & ((!\CPU_inst|PC0|adder_out[2]~8 ) # (!\CPU_inst|PC0|adder_out~9_combout ))))

	.dataa(\CPU_inst|PC_I_field2 [3]),
	.datab(\CPU_inst|PC0|adder_out~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|adder_out[2]~8 ),
	.combout(\CPU_inst|PC0|adder_out[3]~10_combout ),
	.cout(\CPU_inst|PC0|adder_out[3]~11 ));
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out[3]~10 .lut_mask = 16'h9617;
defparam \CPU_inst|PC0|adder_out[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N14
cycloneive_lcell_comb \CPU_inst|PC0|adder_out[4]~13 (
// Equation(s):
// \CPU_inst|PC0|adder_out[4]~13_combout  = ((\CPU_inst|PC_I_field2 [4] $ (\CPU_inst|PC0|adder_out~12_combout  $ (!\CPU_inst|PC0|adder_out[3]~11 )))) # (GND)
// \CPU_inst|PC0|adder_out[4]~14  = CARRY((\CPU_inst|PC_I_field2 [4] & ((\CPU_inst|PC0|adder_out~12_combout ) # (!\CPU_inst|PC0|adder_out[3]~11 ))) # (!\CPU_inst|PC_I_field2 [4] & (\CPU_inst|PC0|adder_out~12_combout  & !\CPU_inst|PC0|adder_out[3]~11 )))

	.dataa(\CPU_inst|PC_I_field2 [4]),
	.datab(\CPU_inst|PC0|adder_out~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|adder_out[3]~11 ),
	.combout(\CPU_inst|PC0|adder_out[4]~13_combout ),
	.cout(\CPU_inst|PC0|adder_out[4]~14 ));
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out[4]~13 .lut_mask = 16'h698E;
defparam \CPU_inst|PC0|adder_out[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N16
cycloneive_lcell_comb \CPU_inst|PC0|adder_out[5]~16 (
// Equation(s):
// \CPU_inst|PC0|adder_out[5]~16_combout  = (\CPU_inst|PC_I_field2 [5] & ((\CPU_inst|PC0|adder_out~15_combout  & (\CPU_inst|PC0|adder_out[4]~14  & VCC)) # (!\CPU_inst|PC0|adder_out~15_combout  & (!\CPU_inst|PC0|adder_out[4]~14 )))) # (!\CPU_inst|PC_I_field2 
// [5] & ((\CPU_inst|PC0|adder_out~15_combout  & (!\CPU_inst|PC0|adder_out[4]~14 )) # (!\CPU_inst|PC0|adder_out~15_combout  & ((\CPU_inst|PC0|adder_out[4]~14 ) # (GND)))))
// \CPU_inst|PC0|adder_out[5]~17  = CARRY((\CPU_inst|PC_I_field2 [5] & (!\CPU_inst|PC0|adder_out~15_combout  & !\CPU_inst|PC0|adder_out[4]~14 )) # (!\CPU_inst|PC_I_field2 [5] & ((!\CPU_inst|PC0|adder_out[4]~14 ) # (!\CPU_inst|PC0|adder_out~15_combout ))))

	.dataa(\CPU_inst|PC_I_field2 [5]),
	.datab(\CPU_inst|PC0|adder_out~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|adder_out[4]~14 ),
	.combout(\CPU_inst|PC0|adder_out[5]~16_combout ),
	.cout(\CPU_inst|PC0|adder_out[5]~17 ));
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out[5]~16 .lut_mask = 16'h9617;
defparam \CPU_inst|PC0|adder_out[5]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N18
cycloneive_lcell_comb \CPU_inst|PC0|adder_out[6]~19 (
// Equation(s):
// \CPU_inst|PC0|adder_out[6]~19_combout  = ((\CPU_inst|PC0|adder_out~18_combout  $ (\CPU_inst|PC_I_field2 [6] $ (!\CPU_inst|PC0|adder_out[5]~17 )))) # (GND)
// \CPU_inst|PC0|adder_out[6]~20  = CARRY((\CPU_inst|PC0|adder_out~18_combout  & ((\CPU_inst|PC_I_field2 [6]) # (!\CPU_inst|PC0|adder_out[5]~17 ))) # (!\CPU_inst|PC0|adder_out~18_combout  & (\CPU_inst|PC_I_field2 [6] & !\CPU_inst|PC0|adder_out[5]~17 )))

	.dataa(\CPU_inst|PC0|adder_out~18_combout ),
	.datab(\CPU_inst|PC_I_field2 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|adder_out[5]~17 ),
	.combout(\CPU_inst|PC0|adder_out[6]~19_combout ),
	.cout(\CPU_inst|PC0|adder_out[6]~20 ));
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out[6]~19 .lut_mask = 16'h698E;
defparam \CPU_inst|PC0|adder_out[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N20
cycloneive_lcell_comb \CPU_inst|PC0|adder_out[7]~22 (
// Equation(s):
// \CPU_inst|PC0|adder_out[7]~22_combout  = \CPU_inst|PC_I_field2 [7] $ (\CPU_inst|PC0|adder_out[6]~20  $ (\CPU_inst|PC0|adder_out~21_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|PC_I_field2 [7]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|adder_out~21_combout ),
	.cin(\CPU_inst|PC0|adder_out[6]~20 ),
	.combout(\CPU_inst|PC0|adder_out[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out[7]~22 .lut_mask = 16'hC33C;
defparam \CPU_inst|PC0|adder_out[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y10_N15
dffeas \CPU_inst|PC0|PC_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg[7]~6_combout ),
	.asdata(\CPU_inst|PC0|adder_out[7]~22_combout ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always2~2_combout ),
	.ena(\CPU_inst|PC0|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N15
dffeas \CPU_inst|PC0|A_miss_next[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [7]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss_next [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss_next[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N7
dffeas \CPU_inst|PC0|A_miss[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_miss_next [7]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N6
cycloneive_lcell_comb \CPU_inst|PC0|A[7]~7 (
// Equation(s):
// \CPU_inst|PC0|A[7]~7_combout  = (\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|A_miss [7])) # (!\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|PC_reg [7])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|p_miss~q ),
	.datac(\CPU_inst|PC0|A_miss [7]),
	.datad(\CPU_inst|PC0|PC_reg [7]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A[7]~7 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N11
dffeas \p_cache_inst|CPU_address_hold[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[7]~26_combout ),
	.asdata(\CPU_inst|PC0|A[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MSC_inst|p1_reset~combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [7]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[7] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N2
cycloneive_lcell_comb \p_cache_inst|cache_address[5]~5 (
// Equation(s):
// \p_cache_inst|cache_address[5]~5_combout  = (\SDRAM_controller|ready1~q  & ((\p_cache_inst|fetch_active~q  & (\p_cache_inst|CPU_address_hold [7])) # (!\p_cache_inst|fetch_active~q  & ((\CPU_inst|PC0|A[7]~7_combout ))))) # (!\SDRAM_controller|ready1~q  & 
// (((\CPU_inst|PC0|A[7]~7_combout ))))

	.dataa(\p_cache_inst|CPU_address_hold [7]),
	.datab(\CPU_inst|PC0|A[7]~7_combout ),
	.datac(\SDRAM_controller|ready1~q ),
	.datad(\p_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\p_cache_inst|cache_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|cache_address[5]~5 .lut_mask = 16'hACCC;
defparam \p_cache_inst|cache_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N2
cycloneive_lcell_comb \p_cache_inst|Mux9~0 (
// Equation(s):
// \p_cache_inst|Mux9~0_combout  = (\p_cache_inst|word_address [0] & (\p_cache_inst|word_address [1])) # (!\p_cache_inst|word_address [0] & ((\p_cache_inst|word_address [1] & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [38]))) # 
// (!\p_cache_inst|word_address [1] & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\p_cache_inst|word_address [0]),
	.datab(\p_cache_inst|word_address [1]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [38]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux9~0 .lut_mask = 16'hDC98;
defparam \p_cache_inst|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N24
cycloneive_lcell_comb \p_cache_inst|Mux9~1 (
// Equation(s):
// \p_cache_inst|Mux9~1_combout  = (\p_cache_inst|word_address [0] & ((\p_cache_inst|Mux9~0_combout  & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [54])) # (!\p_cache_inst|Mux9~0_combout  & 
// ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [22]))))) # (!\p_cache_inst|word_address [0] & (((\p_cache_inst|Mux9~0_combout ))))

	.dataa(\p_cache_inst|word_address [0]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [54]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [22]),
	.datad(\p_cache_inst|Mux9~0_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux9~1 .lut_mask = 16'hDDA0;
defparam \p_cache_inst|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N4
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~15 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~15_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (!\CPU_inst|PC0|stack_pop~1_combout  & (\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout  & \p_cache_inst|Mux9~1_combout )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datab(\CPU_inst|PC0|stack_pop~1_combout ),
	.datac(\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout ),
	.datad(\p_cache_inst|Mux9~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~15 .lut_mask = 16'h1000;
defparam \CPU_inst|decode_unit0|I_alternate~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N5
dffeas \CPU_inst|decode_unit0|I_alternate[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[6] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N10
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~30 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~30_combout  = (!\p_cache_inst|p_miss_hold~q  & (\p_cache_inst|Mux9~1_combout  & \p_cache_inst|Equal0~2_combout ))

	.dataa(gnd),
	.datab(\p_cache_inst|p_miss_hold~q ),
	.datac(\p_cache_inst|Mux9~1_combout ),
	.datad(\p_cache_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~30 .lut_mask = 16'h3000;
defparam \CPU_inst|decode_unit0|I_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N4
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg[6]~6 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg[6]~6_combout  = (\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [6])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_reg~30_combout )))

	.dataa(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datab(\CPU_inst|decode_unit0|I_alternate [6]),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg~30_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[6]~6 .lut_mask = 16'hDD88;
defparam \CPU_inst|decode_unit0|I_reg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N5
dffeas \CPU_inst|decode_unit0|I_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg[6]~6_combout ),
	.asdata(\CPU_inst|decode_unit0|I_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.sload(\CPU_inst|hazard_unit0|hazard~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|PC_I_field_reg[6]~feeder (
// Equation(s):
// \CPU_inst|decode_unit0|PC_I_field_reg[6]~feeder_combout  = \CPU_inst|decode_unit0|I_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [6]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|PC_I_field_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|decode_unit0|PC_I_field_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N13
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|PC_I_field_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N21
dffeas \CPU_inst|PC0|A_next_I[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N30
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~10 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~10_combout  = (\CPU_inst|PC0|always1~0_combout  & (\CPU_inst|PC0|PC_reg [6])) # (!\CPU_inst|PC0|always1~0_combout  & ((\CPU_inst|PC0|A_next_I [6])))

	.dataa(\CPU_inst|PC0|always1~0_combout ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [6]),
	.datad(\CPU_inst|PC0|A_next_I [6]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~10 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|A_current_I_alternate~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N31
dffeas \CPU_inst|PC0|A_current_I_alternate[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~10_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N20
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~18 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~18_combout  = (\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_current_I_alternate [6])) # (!\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_next_I [6])))

	.dataa(\CPU_inst|PC0|A_current_I_alternate [6]),
	.datab(\CPU_inst|PC0|prev_hazard~q ),
	.datac(\CPU_inst|PC0|A_next_I [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~18 .lut_mask = 16'hB8B8;
defparam \CPU_inst|PC0|A_current_I~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N12
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~19 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~19_combout  = (\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (((\CPU_inst|PC0|A_current_I [6])))) # (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & 
// (\CPU_inst|PC0|A_current_I~18_combout )) # (!\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|PC0|A_current_I [6])))))

	.dataa(\CPU_inst|PC0|A_current_I~18_combout ),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datac(\CPU_inst|PC0|A_current_I [6]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~19 .lut_mask = 16'hE2F0;
defparam \CPU_inst|PC0|A_current_I~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N13
dffeas \CPU_inst|PC0|A_current_I[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~19_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [6]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N18
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~9 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~9_combout  = (\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (((\CPU_inst|PC0|A_pipe0 [6])))) # (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & (\CPU_inst|PC0|A_current_I [6])) # 
// (!\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|PC0|A_pipe0 [6])))))

	.dataa(\CPU_inst|PC0|A_current_I [6]),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datac(\CPU_inst|PC0|A_pipe0 [6]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~9 .lut_mask = 16'hE2F0;
defparam \CPU_inst|PC0|A_pipe0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N19
dffeas \CPU_inst|PC0|A_pipe0[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~9_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [6]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N26
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~6 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~6_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|PC0|A_pipe0 [6])) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|PC0|A_pipe1 [6])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_pipe0 [6]),
	.datac(\CPU_inst|PC0|A_pipe1 [6]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~6 .lut_mask = 16'hCCF0;
defparam \CPU_inst|PC0|A_pipe1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N27
dffeas \CPU_inst|PC0|A_pipe1[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~6_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [6]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N11
dffeas \CPU_inst|PC0|xec_return_addr[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N10
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~25 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~25_combout  = (\CPU_inst|decode_unit0|JMP~q  & (\CPU_inst|decode_unit0|PC_I_field_reg [6])) # (!\CPU_inst|decode_unit0|JMP~q  & ((\CPU_inst|PC0|xec_return_addr [6])))

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [6]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|xec_return_addr [6]),
	.datad(\CPU_inst|decode_unit0|JMP~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~25 .lut_mask = 16'hAAF0;
defparam \CPU_inst|PC0|PC_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N8
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~12 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~12_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|PC0|A_pipe1 [6])) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|PC0|A_pipe2 [6])))

	.dataa(\CPU_inst|PC0|A_pipe1 [6]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe2 [6]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~12 .lut_mask = 16'hAAF0;
defparam \CPU_inst|PC0|A_pipe2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N9
dffeas \CPU_inst|PC0|A_pipe2[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~12_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [6]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N4
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[6]~6 (
// Equation(s):
// \CPU_inst|PC0|stack_in[6]~6_combout  = (\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe2 [6]))) # (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe1 [6]))

	.dataa(\CPU_inst|PC0|A_pipe1 [6]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe2 [6]),
	.datad(\CPU_inst|interrupt~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[6]~6 .lut_mask = 16'hF0AA;
defparam \CPU_inst|PC0|stack_in[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N5
dffeas \CPU_inst|PC0|cstack0|input_buf[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~166 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~166 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~166 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~38 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~38 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~316 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~316_combout  = (\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~166_q )) # 
// (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~38_q )))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~166_q ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~38_q ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~316_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~316 .lut_mask = 16'hEE30;
defparam \CPU_inst|PC0|cstack0|stack_mem~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~54 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~54 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~182feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~182feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~182feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~182feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~182feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~182 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~182feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~182 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~182 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~317 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~317_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~316_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~182_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~316_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~54_q )))) # (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~316_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~316_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~54_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~182_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~317_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~317 .lut_mask = 16'hEC64;
defparam \CPU_inst|PC0|cstack0|stack_mem~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~230feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~230feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~230feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~230feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~230feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~230 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~230feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~230 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~230 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~246 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~246 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~246 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~102 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~102 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~102 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~118feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~118feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [6]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~118feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~118feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~118feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~118 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~118feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~118 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~118 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~323 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~323_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [3]) # ((\CPU_inst|PC0|cstack0|stack_mem~118_q )))) # (!\CPU_inst|PC0|cstack0|address [0] & (!\CPU_inst|PC0|cstack0|address [3] & 
// (\CPU_inst|PC0|cstack0|stack_mem~102_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~102_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~118_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~323_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~323 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~324 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~324_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~323_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~246_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~323_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~230_q )))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~323_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~230_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~246_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~323_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~324_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~324 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~22feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~22feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~22feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~22feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~22feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~22 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~22feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~22 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~150 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~150 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~150 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~6 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~6 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~134feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~134feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~134feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~134feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~134feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~134 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~134feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~134 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~134 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~320 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~320_combout  = (\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|address [3])) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~134_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~6_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~6_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~134_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~320_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~320 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~321 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~321_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~320_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~150_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~320_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~22_q )))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~320_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~22_q ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~150_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~320_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~321_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~321 .lut_mask = 16'hF388;
defparam \CPU_inst|PC0|cstack0|stack_mem~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~198 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~198 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~198 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~214 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~214 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~214 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~86feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~86feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [6]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~86feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~86feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~86feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~86 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~86 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~70 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~70 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~318 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~318_combout  = (\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~86_q )) # 
// (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~70_q )))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~86_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~70_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~318_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~318 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|cstack0|stack_mem~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~319 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~319_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~318_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~214_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~318_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~198_q )))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~318_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~198_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~214_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~318_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~319_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~319 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~322 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~322_combout  = (\CPU_inst|PC0|cstack0|address [2] & (((\CPU_inst|PC0|cstack0|address [1]) # (\CPU_inst|PC0|cstack0|stack_mem~319_combout )))) # (!\CPU_inst|PC0|cstack0|address [2] & 
// (\CPU_inst|PC0|cstack0|stack_mem~321_combout  & (!\CPU_inst|PC0|cstack0|address [1])))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~321_combout ),
	.datac(\CPU_inst|PC0|cstack0|address [1]),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~319_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~322_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~322 .lut_mask = 16'hAEA4;
defparam \CPU_inst|PC0|cstack0|stack_mem~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~325 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~325_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~322_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~324_combout ))) # (!\CPU_inst|PC0|cstack0|stack_mem~322_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~317_combout )))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~322_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~317_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~324_combout ),
	.datac(\CPU_inst|PC0|cstack0|address [1]),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~322_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~325_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~325 .lut_mask = 16'hCFA0;
defparam \CPU_inst|PC0|cstack0|stack_mem~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N13
dffeas \CPU_inst|PC0|cstack0|output_buf[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~325_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N28
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~26 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~26_combout  = (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|always2~0_combout  & ((\CPU_inst|PC0|cstack0|output_buf [6]))) # (!\CPU_inst|PC0|always2~0_combout  & (\CPU_inst|PC0|PC_reg~25_combout ))))

	.dataa(\CPU_inst|PC0|PC_reg~25_combout ),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|PC0|always2~0_combout ),
	.datad(\CPU_inst|PC0|cstack0|output_buf [6]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~26 .lut_mask = 16'h3202;
defparam \CPU_inst|PC0|PC_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y6_N15
dffeas \CPU_inst|PC0|A_miss_next[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [6]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss_next [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss_next[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N14
cycloneive_lcell_comb \CPU_inst|PC0|Add1~38 (
// Equation(s):
// \CPU_inst|PC0|Add1~38_combout  = (\CPU_inst|PC0|prev_p_miss~q  & (\CPU_inst|PC0|Add1~14_combout )) # (!\CPU_inst|PC0|prev_p_miss~q  & ((\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|A_miss_next [6]))) # (!\CPU_inst|PC0|p_miss~q  & 
// (\CPU_inst|PC0|Add1~14_combout ))))

	.dataa(\CPU_inst|PC0|Add1~14_combout ),
	.datab(\CPU_inst|PC0|prev_p_miss~q ),
	.datac(\CPU_inst|PC0|A_miss_next [6]),
	.datad(\CPU_inst|PC0|p_miss~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~38 .lut_mask = 16'hB8AA;
defparam \CPU_inst|PC0|Add1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N28
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[6]~5 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[6]~5_combout  = (\CPU_inst|PC0|always2~1_combout  & (\CPU_inst|PC0|PC_reg~26_combout )) # (!\CPU_inst|PC0|always2~1_combout  & ((\CPU_inst|PC0|Add1~38_combout )))

	.dataa(\CPU_inst|PC0|PC_reg~26_combout ),
	.datab(\CPU_inst|PC0|always2~1_combout ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|Add1~38_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[6]~5 .lut_mask = 16'hBB88;
defparam \CPU_inst|PC0|PC_reg[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N29
dffeas \CPU_inst|PC0|PC_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg[6]~5_combout ),
	.asdata(\CPU_inst|PC0|adder_out[6]~19_combout ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always2~2_combout ),
	.ena(\CPU_inst|PC0|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N5
dffeas \CPU_inst|PC0|A_miss[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_miss_next [6]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N4
cycloneive_lcell_comb \CPU_inst|PC0|A[6]~6 (
// Equation(s):
// \CPU_inst|PC0|A[6]~6_combout  = (\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|A_miss [6]))) # (!\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|PC_reg [6]))

	.dataa(\CPU_inst|PC0|PC_reg [6]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_miss [6]),
	.datad(\CPU_inst|PC0|p_miss~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A[6]~6 .lut_mask = 16'hF0AA;
defparam \CPU_inst|PC0|A[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N9
dffeas \p_cache_inst|CPU_address_hold[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[6]~24_combout ),
	.asdata(\CPU_inst|PC0|A[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MSC_inst|p1_reset~combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [6]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[6] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N26
cycloneive_lcell_comb \p_cache_inst|cache_address[4]~4 (
// Equation(s):
// \p_cache_inst|cache_address[4]~4_combout  = (\p_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready1~q  & (\p_cache_inst|CPU_address_hold [6])) # (!\SDRAM_controller|ready1~q  & ((\CPU_inst|PC0|A[6]~6_combout ))))) # (!\p_cache_inst|fetch_active~q  & 
// (((\CPU_inst|PC0|A[6]~6_combout ))))

	.dataa(\p_cache_inst|CPU_address_hold [6]),
	.datab(\p_cache_inst|fetch_active~q ),
	.datac(\CPU_inst|PC0|A[6]~6_combout ),
	.datad(\SDRAM_controller|ready1~q ),
	.cin(gnd),
	.combout(\p_cache_inst|cache_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|cache_address[4]~4 .lut_mask = 16'hB8F0;
defparam \p_cache_inst|cache_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N24
cycloneive_lcell_comb \p_cache_inst|Mux4~0 (
// Equation(s):
// \p_cache_inst|Mux4~0_combout  = (\p_cache_inst|word_address [0] & ((\p_cache_inst|word_address [1]) # ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [27])))) # (!\p_cache_inst|word_address [0] & (!\p_cache_inst|word_address [1] & 
// ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\p_cache_inst|word_address [0]),
	.datab(\p_cache_inst|word_address [1]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [27]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux4~0 .lut_mask = 16'hB9A8;
defparam \p_cache_inst|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N18
cycloneive_lcell_comb \p_cache_inst|Mux4~1 (
// Equation(s):
// \p_cache_inst|Mux4~1_combout  = (\p_cache_inst|word_address [1] & ((\p_cache_inst|Mux4~0_combout  & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [59]))) # (!\p_cache_inst|Mux4~0_combout  & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [43])))) # (!\p_cache_inst|word_address [1] & (((\p_cache_inst|Mux4~0_combout ))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [43]),
	.datab(\p_cache_inst|word_address [1]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [59]),
	.datad(\p_cache_inst|Mux4~0_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux4~1 .lut_mask = 16'hF388;
defparam \p_cache_inst|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N2
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~0 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~0_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout  & (\p_cache_inst|Mux4~1_combout  & !\CPU_inst|PC0|stack_pop~1_combout )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datab(\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout ),
	.datac(\p_cache_inst|Mux4~1_combout ),
	.datad(\CPU_inst|PC0|stack_pop~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~0 .lut_mask = 16'h0040;
defparam \CPU_inst|decode_unit0|I_alternate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N3
dffeas \CPU_inst|decode_unit0|I_alternate[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[11] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N8
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~16 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~16_combout  = (!\p_cache_inst|p_miss_hold~q  & (\p_cache_inst|Mux4~1_combout  & \p_cache_inst|Equal0~2_combout ))

	.dataa(\p_cache_inst|p_miss_hold~q ),
	.datab(\p_cache_inst|Mux4~1_combout ),
	.datac(\p_cache_inst|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~16 .lut_mask = 16'h4040;
defparam \CPU_inst|decode_unit0|I_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N6
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg[11]~12 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg[11]~12_combout  = (\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [11])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_reg~16_combout )))

	.dataa(\CPU_inst|decode_unit0|I_alternate [11]),
	.datab(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg~16_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[11]~12 .lut_mask = 16'hBB88;
defparam \CPU_inst|decode_unit0|I_reg[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N7
dffeas \CPU_inst|decode_unit0|I_reg[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg[11]~12_combout ),
	.asdata(\CPU_inst|decode_unit0|I_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.sload(\CPU_inst|hazard_unit0|hazard~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[11] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N6
cycloneive_lcell_comb \CPU_inst|decode_unit0|RET~0 (
// Equation(s):
// \CPU_inst|decode_unit0|RET~0_combout  = (!\CPU_inst|PC0|comb~0_combout  & (\CPU_inst|decode_unit0|I_reg [11] & (\CPU_inst|decode_unit0|Mux8~0_combout  & \CPU_inst|decode_unit0|Decoder1~0_combout )))

	.dataa(\CPU_inst|PC0|comb~0_combout ),
	.datab(\CPU_inst|decode_unit0|I_reg [11]),
	.datac(\CPU_inst|decode_unit0|Mux8~0_combout ),
	.datad(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|RET~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|RET~0 .lut_mask = 16'h4000;
defparam \CPU_inst|decode_unit0|RET~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N20
cycloneive_lcell_comb \CPU_inst|decode_unit0|RET~1 (
// Equation(s):
// \CPU_inst|decode_unit0|RET~1_combout  = (\CPU_inst|decode_unit0|RET~0_combout  & (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (\CPU_inst|hazard_unit0|hazard~13_combout  & \CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|decode_unit0|RET~0_combout ),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datac(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|RET~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|RET~1 .lut_mask = 16'h2000;
defparam \CPU_inst|decode_unit0|RET~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N22
cycloneive_lcell_comb \CPU_inst|decode_unit0|RET~2 (
// Equation(s):
// \CPU_inst|decode_unit0|RET~2_combout  = (!\CPU_inst|hazard_unit0|decoder_RST~0_combout  & ((\CPU_inst|decode_unit0|RET~1_combout ) # ((\CPU_inst|decode_unit0|RET~q  & \CPU_inst|hazard_unit0|hazard~14_combout ))))

	.dataa(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.datab(\CPU_inst|decode_unit0|RET~1_combout ),
	.datac(\CPU_inst|decode_unit0|RET~q ),
	.datad(\CPU_inst|hazard_unit0|hazard~14_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|RET~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|RET~2 .lut_mask = 16'h5444;
defparam \CPU_inst|decode_unit0|RET~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N23
dffeas \CPU_inst|decode_unit0|RET (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|RET~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|RET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|RET .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|RET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N10
cycloneive_lcell_comb \CPU_inst|hazard_unit0|branch_hazard~0 (
// Equation(s):
// \CPU_inst|hazard_unit0|branch_hazard~0_combout  = (\CPU_inst|decode_unit0|JMP~q  & ((\CPU_inst|XEC1~q ) # ((\CPU_inst|NZT1~q )))) # (!\CPU_inst|decode_unit0|JMP~q  & (\CPU_inst|decode_unit0|RET~q  & ((\CPU_inst|XEC1~q ) # (\CPU_inst|NZT1~q ))))

	.dataa(\CPU_inst|decode_unit0|JMP~q ),
	.datab(\CPU_inst|XEC1~q ),
	.datac(\CPU_inst|decode_unit0|RET~q ),
	.datad(\CPU_inst|NZT1~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|branch_hazard~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|branch_hazard~0 .lut_mask = 16'hFAC8;
defparam \CPU_inst|hazard_unit0|branch_hazard~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N8
cycloneive_lcell_comb \CPU_inst|PC0|stack_pop~3 (
// Equation(s):
// \CPU_inst|PC0|stack_pop~3_combout  = (!\CPU_inst|XEC2~q  & (\CPU_inst|decode_unit0|RET~q  & (!\CPU_inst|hazard_unit0|branch_hazard~0_combout  & !\CPU_inst|PC0|comb~0_combout )))

	.dataa(\CPU_inst|XEC2~q ),
	.datab(\CPU_inst|decode_unit0|RET~q ),
	.datac(\CPU_inst|hazard_unit0|branch_hazard~0_combout ),
	.datad(\CPU_inst|PC0|comb~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_pop~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_pop~3 .lut_mask = 16'h0004;
defparam \CPU_inst|PC0|stack_pop~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N0
cycloneive_lcell_comb \CPU_inst|PC0|stack_pop~4 (
// Equation(s):
// \CPU_inst|PC0|stack_pop~4_combout  = (\CPU_inst|PC0|stack_pop~3_combout  & (((!\CPU_inst|PC0|WideOr0~0_combout  & !\CPU_inst|PC0|WideOr0~1_combout )) # (!\CPU_inst|NZT2~q )))

	.dataa(\CPU_inst|NZT2~q ),
	.datab(\CPU_inst|PC0|stack_pop~3_combout ),
	.datac(\CPU_inst|PC0|WideOr0~0_combout ),
	.datad(\CPU_inst|PC0|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_pop~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_pop~4 .lut_mask = 16'h444C;
defparam \CPU_inst|PC0|stack_pop~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|address[3]~10 (
// Equation(s):
// \CPU_inst|PC0|cstack0|address[3]~10_combout  = \CPU_inst|PC0|stack_pop~4_combout  $ (\CPU_inst|PC0|cstack0|address [3] $ (\CPU_inst|PC0|cstack0|address[2]~9 ))

	.dataa(\CPU_inst|PC0|stack_pop~4_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU_inst|PC0|cstack0|address[2]~9 ),
	.combout(\CPU_inst|PC0|cstack0|address[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[3]~10 .lut_mask = 16'h9696;
defparam \CPU_inst|PC0|cstack0|address[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y11_N19
dffeas \CPU_inst|PC0|cstack0|address[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|address[3]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|RST~q ),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|address~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|address[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N29
dffeas \CPU_inst|PC0|A_next_I[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N16
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~9 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~9_combout  = (\CPU_inst|PC0|always1~0_combout  & (\CPU_inst|PC0|PC_reg [5])) # (!\CPU_inst|PC0|always1~0_combout  & ((\CPU_inst|PC0|A_next_I [5])))

	.dataa(\CPU_inst|PC0|always1~0_combout ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [5]),
	.datad(\CPU_inst|PC0|A_next_I [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~9 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|A_current_I_alternate~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N17
dffeas \CPU_inst|PC0|A_current_I_alternate[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~9_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N28
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~16 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~16_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [5]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [5]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_hazard~q ),
	.datac(\CPU_inst|PC0|A_next_I [5]),
	.datad(\CPU_inst|PC0|A_current_I_alternate [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~16 .lut_mask = 16'hFC30;
defparam \CPU_inst|PC0|A_current_I~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N26
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~17 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~17_combout  = (\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (((\CPU_inst|PC0|A_current_I [5])))) # (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & 
// (\CPU_inst|PC0|A_current_I~16_combout )) # (!\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|PC0|A_current_I [5])))))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datab(\CPU_inst|PC0|A_current_I~16_combout ),
	.datac(\CPU_inst|PC0|A_current_I [5]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~17 .lut_mask = 16'hE4F0;
defparam \CPU_inst|PC0|A_current_I~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N27
dffeas \CPU_inst|PC0|A_current_I[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~17_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [5]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N0
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~8 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~8_combout  = (\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (((\CPU_inst|PC0|A_pipe0 [5])))) # (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & (\CPU_inst|PC0|A_current_I [5])) # 
// (!\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|PC0|A_pipe0 [5])))))

	.dataa(\CPU_inst|PC0|A_current_I [5]),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datac(\CPU_inst|PC0|A_pipe0 [5]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~8 .lut_mask = 16'hE2F0;
defparam \CPU_inst|PC0|A_pipe0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N1
dffeas \CPU_inst|PC0|A_pipe0[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~8_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [5]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N30
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~5 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~5_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|PC0|A_pipe0 [5])) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|PC0|A_pipe1 [5])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_pipe0 [5]),
	.datac(\CPU_inst|PC0|A_pipe1 [5]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~5 .lut_mask = 16'hCCF0;
defparam \CPU_inst|PC0|A_pipe1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N31
dffeas \CPU_inst|PC0|A_pipe1[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~5_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [5]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N4
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~11 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~11_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|PC0|A_pipe1 [5])) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|PC0|A_pipe2 [5])))

	.dataa(\CPU_inst|PC0|A_pipe1 [5]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe2 [5]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~11 .lut_mask = 16'hAAF0;
defparam \CPU_inst|PC0|A_pipe2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N5
dffeas \CPU_inst|PC0|A_pipe2[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~11_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [5]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N20
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[5]~5 (
// Equation(s):
// \CPU_inst|PC0|stack_in[5]~5_combout  = (\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe2 [5]))) # (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe1 [5]))

	.dataa(\CPU_inst|PC0|A_pipe1 [5]),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|PC0|A_pipe2 [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[5]~5 .lut_mask = 16'hE2E2;
defparam \CPU_inst|PC0|stack_in[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N21
dffeas \CPU_inst|PC0|cstack0|input_buf[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~229 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~229 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~229 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~165 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~165 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~165 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~197 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~197 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~197 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~133 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~133 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~133 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~306 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~306_combout  = (\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~197_q )) # 
// (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~133_q )))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~197_q ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~133_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~306_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~306 .lut_mask = 16'hEE30;
defparam \CPU_inst|PC0|cstack0|stack_mem~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~307 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~307_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~306_combout  & (\CPU_inst|PC0|cstack0|stack_mem~229_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~306_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~165_q ))))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~306_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~229_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~165_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~306_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~307_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~307 .lut_mask = 16'hDDA0;
defparam \CPU_inst|PC0|cstack0|stack_mem~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~21 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~21 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~53feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~53feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~53feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~53feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~53feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~53 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~53feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~53 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~308 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~308_combout  = (\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [1])) # (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~53_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~21_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~21_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~53_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~308_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~308 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~85feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~85feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~85feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~85feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~85feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~85 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~85 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~117 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~117 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~309 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~309_combout  = (\CPU_inst|PC0|cstack0|stack_mem~308_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~117_q ) # (!\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|stack_mem~308_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~85_q  & ((\CPU_inst|PC0|cstack0|address [2]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~308_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~85_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~117_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~309_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~309 .lut_mask = 16'hE4AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~5 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~37feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~37feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~37feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~37feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~37feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~37 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~37 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~310 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~310_combout  = (\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [1])) # (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~37_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~5_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~5_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~37_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~310_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~310 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~69feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~69feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~69feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~69feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~69feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~69 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~69feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~69 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~101 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~101 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~311 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~311_combout  = (\CPU_inst|PC0|cstack0|stack_mem~310_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~101_q ) # (!\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|stack_mem~310_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~69_q  & ((\CPU_inst|PC0|cstack0|address [2]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~310_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~69_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~101_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~311_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~311 .lut_mask = 16'hE4AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~312 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~312_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~309_combout ) # ((\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|address [0] & 
// (((\CPU_inst|PC0|cstack0|stack_mem~311_combout  & !\CPU_inst|PC0|cstack0|address [3]))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~309_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~311_combout ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~312_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~312 .lut_mask = 16'hAAD8;
defparam \CPU_inst|PC0|cstack0|stack_mem~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~181feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~181feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~181feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~181feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~181feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~181 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~181feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~181 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~181 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~245 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~245 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~245 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~213 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~213 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~213 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~149 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~149 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~149 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~313 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~313_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~213_q ) # ((\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|address [2] & (((\CPU_inst|PC0|cstack0|stack_mem~149_q  & 
// !\CPU_inst|PC0|cstack0|address [1]))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~213_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~149_q ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~313_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~313 .lut_mask = 16'hAAD8;
defparam \CPU_inst|PC0|cstack0|stack_mem~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~314 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~314_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~313_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~245_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~313_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~181_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~313_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~181_q ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~245_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~313_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~314_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~314 .lut_mask = 16'hF388;
defparam \CPU_inst|PC0|cstack0|stack_mem~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~315 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~315_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~312_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~314_combout ))) # (!\CPU_inst|PC0|cstack0|stack_mem~312_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~307_combout )))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~312_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~307_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~312_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~314_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~315_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~315 .lut_mask = 16'hF858;
defparam \CPU_inst|PC0|cstack0|stack_mem~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N9
dffeas \CPU_inst|PC0|cstack0|output_buf[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~315_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N1
dffeas \CPU_inst|PC0|xec_return_addr[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N0
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~23 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~23_combout  = (\CPU_inst|decode_unit0|JMP~q  & (\CPU_inst|decode_unit0|PC_I_field_reg [5])) # (!\CPU_inst|decode_unit0|JMP~q  & ((\CPU_inst|PC0|xec_return_addr [5])))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|PC_I_field_reg [5]),
	.datac(\CPU_inst|PC0|xec_return_addr [5]),
	.datad(\CPU_inst|decode_unit0|JMP~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~23 .lut_mask = 16'hCCF0;
defparam \CPU_inst|PC0|PC_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N10
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~24 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~24_combout  = (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|always2~0_combout  & (\CPU_inst|PC0|cstack0|output_buf [5])) # (!\CPU_inst|PC0|always2~0_combout  & ((\CPU_inst|PC0|PC_reg~23_combout )))))

	.dataa(\CPU_inst|PC0|cstack0|output_buf [5]),
	.datab(\CPU_inst|PC0|PC_reg~23_combout ),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~24 .lut_mask = 16'h0A0C;
defparam \CPU_inst|PC0|PC_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y6_N31
dffeas \CPU_inst|PC0|A_miss_next[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [5]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss_next [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss_next[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N30
cycloneive_lcell_comb \CPU_inst|PC0|Add1~37 (
// Equation(s):
// \CPU_inst|PC0|Add1~37_combout  = (\CPU_inst|PC0|prev_p_miss~q  & (\CPU_inst|PC0|Add1~12_combout )) # (!\CPU_inst|PC0|prev_p_miss~q  & ((\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|A_miss_next [5]))) # (!\CPU_inst|PC0|p_miss~q  & 
// (\CPU_inst|PC0|Add1~12_combout ))))

	.dataa(\CPU_inst|PC0|Add1~12_combout ),
	.datab(\CPU_inst|PC0|prev_p_miss~q ),
	.datac(\CPU_inst|PC0|A_miss_next [5]),
	.datad(\CPU_inst|PC0|p_miss~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~37 .lut_mask = 16'hB8AA;
defparam \CPU_inst|PC0|Add1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N26
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[5]~4 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[5]~4_combout  = (\CPU_inst|PC0|always2~1_combout  & (\CPU_inst|PC0|PC_reg~24_combout )) # (!\CPU_inst|PC0|always2~1_combout  & ((\CPU_inst|PC0|Add1~37_combout )))

	.dataa(\CPU_inst|PC0|PC_reg~24_combout ),
	.datab(\CPU_inst|PC0|always2~1_combout ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|Add1~37_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[5]~4 .lut_mask = 16'hBB88;
defparam \CPU_inst|PC0|PC_reg[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N27
dffeas \CPU_inst|PC0|PC_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg[5]~4_combout ),
	.asdata(\CPU_inst|PC0|adder_out[5]~16_combout ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always2~2_combout ),
	.ena(\CPU_inst|PC0|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N21
dffeas \CPU_inst|PC0|A_miss[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_miss_next [5]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N20
cycloneive_lcell_comb \CPU_inst|PC0|A[5]~5 (
// Equation(s):
// \CPU_inst|PC0|A[5]~5_combout  = (\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|A_miss [5]))) # (!\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|PC_reg [5]))

	.dataa(\CPU_inst|PC0|PC_reg [5]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_miss [5]),
	.datad(\CPU_inst|PC0|p_miss~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A[5]~5 .lut_mask = 16'hF0AA;
defparam \CPU_inst|PC0|A[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N7
dffeas \p_cache_inst|CPU_address_hold[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[5]~22_combout ),
	.asdata(\CPU_inst|PC0|A[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MSC_inst|p1_reset~combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[5] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N10
cycloneive_lcell_comb \p_cache_inst|cache_address[3]~3 (
// Equation(s):
// \p_cache_inst|cache_address[3]~3_combout  = (\SDRAM_controller|ready1~q  & ((\p_cache_inst|fetch_active~q  & (\p_cache_inst|CPU_address_hold [5])) # (!\p_cache_inst|fetch_active~q  & ((\CPU_inst|PC0|A[5]~5_combout ))))) # (!\SDRAM_controller|ready1~q  & 
// (((\CPU_inst|PC0|A[5]~5_combout ))))

	.dataa(\SDRAM_controller|ready1~q ),
	.datab(\p_cache_inst|CPU_address_hold [5]),
	.datac(\p_cache_inst|fetch_active~q ),
	.datad(\CPU_inst|PC0|A[5]~5_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|cache_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|cache_address[3]~3 .lut_mask = 16'hDF80;
defparam \p_cache_inst|cache_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N10
cycloneive_lcell_comb \p_cache_inst|Mux14~0 (
// Equation(s):
// \p_cache_inst|Mux14~0_combout  = (\p_cache_inst|word_address [0] & (((\p_cache_inst|word_address [1]) # (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\p_cache_inst|word_address [0] & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [1] & (!\p_cache_inst|word_address [1])))

	.dataa(\p_cache_inst|word_address [0]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\p_cache_inst|word_address [1]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux14~0 .lut_mask = 16'hAEA4;
defparam \p_cache_inst|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N20
cycloneive_lcell_comb \p_cache_inst|Mux14~1 (
// Equation(s):
// \p_cache_inst|Mux14~1_combout  = (\p_cache_inst|word_address [1] & ((\p_cache_inst|Mux14~0_combout  & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [49])) # (!\p_cache_inst|Mux14~0_combout  & 
// ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [33]))))) # (!\p_cache_inst|word_address [1] & (((\p_cache_inst|Mux14~0_combout ))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [49]),
	.datab(\p_cache_inst|word_address [1]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [33]),
	.datad(\p_cache_inst|Mux14~0_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux14~1 .lut_mask = 16'hBBC0;
defparam \p_cache_inst|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~10 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~10_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout  & (\p_cache_inst|Mux14~1_combout  & !\CPU_inst|PC0|stack_pop~1_combout )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datab(\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout ),
	.datac(\p_cache_inst|Mux14~1_combout ),
	.datad(\CPU_inst|PC0|stack_pop~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~10 .lut_mask = 16'h0040;
defparam \CPU_inst|decode_unit0|I_alternate~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N25
dffeas \CPU_inst|decode_unit0|I_alternate[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N28
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~25 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~25_combout  = (!\p_cache_inst|p_miss_hold~q  & (\p_cache_inst|Equal0~2_combout  & \p_cache_inst|Mux14~1_combout ))

	.dataa(\p_cache_inst|p_miss_hold~q ),
	.datab(gnd),
	.datac(\p_cache_inst|Equal0~2_combout ),
	.datad(\p_cache_inst|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~25 .lut_mask = 16'h5000;
defparam \CPU_inst|decode_unit0|I_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N26
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg[1]~2 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg[1]~2_combout  = (\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [1])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_reg~25_combout )))

	.dataa(\CPU_inst|decode_unit0|I_alternate [1]),
	.datab(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg~25_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[1]~2 .lut_mask = 16'hBB88;
defparam \CPU_inst|decode_unit0|I_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N27
dffeas \CPU_inst|decode_unit0|I_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg[1]~2_combout ),
	.asdata(\CPU_inst|decode_unit0|I_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.sload(\CPU_inst|hazard_unit0|hazard~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|PC_I_field_reg[1]~feeder (
// Equation(s):
// \CPU_inst|decode_unit0|PC_I_field_reg[1]~feeder_combout  = \CPU_inst|decode_unit0|I_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|PC_I_field_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|decode_unit0|PC_I_field_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N13
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|PC_I_field_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N11
dffeas \CPU_inst|PC0|A_next_I[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N14
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~15 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~15_combout  = (\CPU_inst|PC0|always1~0_combout  & (\CPU_inst|PC0|PC_reg [1])) # (!\CPU_inst|PC0|always1~0_combout  & ((\CPU_inst|PC0|A_next_I [1])))

	.dataa(\CPU_inst|PC0|always1~0_combout ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [1]),
	.datad(\CPU_inst|PC0|A_next_I [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~15 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|A_current_I_alternate~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N15
dffeas \CPU_inst|PC0|A_current_I_alternate[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~15_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N10
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~28 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~28_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [1]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [1]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_hazard~q ),
	.datac(\CPU_inst|PC0|A_next_I [1]),
	.datad(\CPU_inst|PC0|A_current_I_alternate [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~28 .lut_mask = 16'hFC30;
defparam \CPU_inst|PC0|A_current_I~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N8
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~29 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~29_combout  = (\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (((\CPU_inst|PC0|A_current_I [1])))) # (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & 
// (\CPU_inst|PC0|A_current_I~28_combout )) # (!\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|PC0|A_current_I [1])))))

	.dataa(\CPU_inst|PC0|A_current_I~28_combout ),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datac(\CPU_inst|PC0|A_current_I [1]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~29 .lut_mask = 16'hE2F0;
defparam \CPU_inst|PC0|A_current_I~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N9
dffeas \CPU_inst|PC0|A_current_I[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~29_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [1]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N18
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~14 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~14_combout  = (\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (((\CPU_inst|PC0|A_pipe0 [1])))) # (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & (\CPU_inst|PC0|A_current_I [1])) # 
// (!\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|PC0|A_pipe0 [1])))))

	.dataa(\CPU_inst|PC0|A_current_I [1]),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datac(\CPU_inst|PC0|A_pipe0 [1]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~14 .lut_mask = 16'hE2F0;
defparam \CPU_inst|PC0|A_pipe0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N19
dffeas \CPU_inst|PC0|A_pipe0[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~14_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [1]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N26
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~14 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~14_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|PC0|A_pipe0 [1])) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|PC0|A_pipe1 [1])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_pipe0 [1]),
	.datac(\CPU_inst|PC0|A_pipe1 [1]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~14 .lut_mask = 16'hCCF0;
defparam \CPU_inst|PC0|A_pipe1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N27
dffeas \CPU_inst|PC0|A_pipe1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~14_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [1]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N27
dffeas \CPU_inst|PC0|xec_return_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N26
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~30 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~30_combout  = (\CPU_inst|decode_unit0|JMP~q  & (\CPU_inst|decode_unit0|PC_I_field_reg [1])) # (!\CPU_inst|decode_unit0|JMP~q  & ((\CPU_inst|PC0|xec_return_addr [1])))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|PC_I_field_reg [1]),
	.datac(\CPU_inst|PC0|xec_return_addr [1]),
	.datad(\CPU_inst|decode_unit0|JMP~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~30 .lut_mask = 16'hCCF0;
defparam \CPU_inst|PC0|PC_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N30
cycloneive_lcell_comb \intcon_inst|interrupt[0]~2 (
// Equation(s):
// \intcon_inst|interrupt[0]~2_combout  = (\intcon_inst|control [0] & \intcon_inst|status [0])

	.dataa(gnd),
	.datab(\intcon_inst|control [0]),
	.datac(\intcon_inst|status [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\intcon_inst|interrupt[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|interrupt[0]~2 .lut_mask = 16'hC0C0;
defparam \intcon_inst|interrupt[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
cycloneive_lcell_comb \intcon_inst|interrupt[4]~0 (
// Equation(s):
// \intcon_inst|interrupt[4]~0_combout  = (\intcon_inst|status [4] & \intcon_inst|control [4])

	.dataa(gnd),
	.datab(\intcon_inst|status [4]),
	.datac(gnd),
	.datad(\intcon_inst|control [4]),
	.cin(gnd),
	.combout(\intcon_inst|interrupt[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|interrupt[4]~0 .lut_mask = 16'hCC00;
defparam \intcon_inst|interrupt[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneive_lcell_comb \intcon_inst|interrupt[3]~3 (
// Equation(s):
// \intcon_inst|interrupt[3]~3_combout  = (\intcon_inst|control [3] & \intcon_inst|status [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\intcon_inst|control [3]),
	.datad(\intcon_inst|status [3]),
	.cin(gnd),
	.combout(\intcon_inst|interrupt[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|interrupt[3]~3 .lut_mask = 16'hF000;
defparam \intcon_inst|interrupt[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cycloneive_lcell_comb \intcon_inst|WideOr1~1 (
// Equation(s):
// \intcon_inst|WideOr1~1_combout  = (\intcon_inst|status [1] & (!\intcon_inst|control [1] & ((!\intcon_inst|status [2]) # (!\intcon_inst|control [2])))) # (!\intcon_inst|status [1] & (((!\intcon_inst|status [2])) # (!\intcon_inst|control [2])))

	.dataa(\intcon_inst|status [1]),
	.datab(\intcon_inst|control [2]),
	.datac(\intcon_inst|status [2]),
	.datad(\intcon_inst|control [1]),
	.cin(gnd),
	.combout(\intcon_inst|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|WideOr1~1 .lut_mask = 16'h153F;
defparam \intcon_inst|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
cycloneive_lcell_comb \intcon_inst|int_addr~1 (
// Equation(s):
// \intcon_inst|int_addr~1_combout  = (\intcon_inst|interrupt[0]~2_combout ) # ((\intcon_inst|interrupt[4]~0_combout  & (!\intcon_inst|interrupt[3]~3_combout  & \intcon_inst|WideOr1~1_combout )))

	.dataa(\intcon_inst|interrupt[0]~2_combout ),
	.datab(\intcon_inst|interrupt[4]~0_combout ),
	.datac(\intcon_inst|interrupt[3]~3_combout ),
	.datad(\intcon_inst|WideOr1~1_combout ),
	.cin(gnd),
	.combout(\intcon_inst|int_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|int_addr~1 .lut_mask = 16'hAEAA;
defparam \intcon_inst|int_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cycloneive_lcell_comb \intcon_inst|interrupt[1] (
// Equation(s):
// \intcon_inst|interrupt [1] = (!\intcon_inst|control [1]) # (!\intcon_inst|status [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\intcon_inst|status [1]),
	.datad(\intcon_inst|control [1]),
	.cin(gnd),
	.combout(\intcon_inst|interrupt [1]),
	.cout());
// synopsys translate_off
defparam \intcon_inst|interrupt[1] .lut_mask = 16'h0FFF;
defparam \intcon_inst|interrupt[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cycloneive_lcell_comb \intcon_inst|WideOr1~2 (
// Equation(s):
// \intcon_inst|WideOr1~2_combout  = (!\intcon_inst|interrupt[0]~2_combout  & (\intcon_inst|WideOr1~1_combout  & ((!\intcon_inst|status [3]) # (!\intcon_inst|control [3]))))

	.dataa(\intcon_inst|interrupt[0]~2_combout ),
	.datab(\intcon_inst|WideOr1~1_combout ),
	.datac(\intcon_inst|control [3]),
	.datad(\intcon_inst|status [3]),
	.cin(gnd),
	.combout(\intcon_inst|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|WideOr1~2 .lut_mask = 16'h0444;
defparam \intcon_inst|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
cycloneive_lcell_comb \intcon_inst|int_addr~0 (
// Equation(s):
// \intcon_inst|int_addr~0_combout  = (\intcon_inst|WideOr1~2_combout  & (((!\intcon_inst|control [5]) # (!\intcon_inst|status [5])))) # (!\intcon_inst|WideOr1~2_combout  & (\intcon_inst|interrupt [1]))

	.dataa(\intcon_inst|interrupt [1]),
	.datab(\intcon_inst|WideOr1~2_combout ),
	.datac(\intcon_inst|status [5]),
	.datad(\intcon_inst|control [5]),
	.cin(gnd),
	.combout(\intcon_inst|int_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|int_addr~0 .lut_mask = 16'h2EEE;
defparam \intcon_inst|int_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cycloneive_lcell_comb \intcon_inst|int_addr~2 (
// Equation(s):
// \intcon_inst|int_addr~2_combout  = (!\intcon_inst|int_addr~1_combout  & \intcon_inst|int_addr~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\intcon_inst|int_addr~1_combout ),
	.datad(\intcon_inst|int_addr~0_combout ),
	.cin(gnd),
	.combout(\intcon_inst|int_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|int_addr~2 .lut_mask = 16'h0F00;
defparam \intcon_inst|int_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N21
dffeas \intcon_inst|int_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|int_addr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|int_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|int_addr[1] .is_wysiwyg = "true";
defparam \intcon_inst|int_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~14 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~14_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|PC0|A_pipe1 [1])) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|PC0|A_pipe2 [1])))

	.dataa(\CPU_inst|PC0|A_pipe1 [1]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe2 [1]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~14 .lut_mask = 16'hAAF0;
defparam \CPU_inst|PC0|A_pipe2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N31
dffeas \CPU_inst|PC0|A_pipe2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~14_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [1]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[1]~14 (
// Equation(s):
// \CPU_inst|PC0|stack_in[1]~14_combout  = (\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe2 [1])) # (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe1 [1])))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe2 [1]),
	.datad(\CPU_inst|PC0|A_pipe1 [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[1]~14 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|stack_in[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N21
dffeas \CPU_inst|PC0|cstack0|input_buf[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~113 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~113 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~49 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~49 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~17 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~17 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~81 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~81 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~428 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~428_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1]) # ((\CPU_inst|PC0|cstack0|stack_mem~81_q )))) # (!\CPU_inst|PC0|cstack0|address [2] & (!\CPU_inst|PC0|cstack0|address [1] & 
// (\CPU_inst|PC0|cstack0|stack_mem~17_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~17_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~81_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~428_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~428 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~429 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~429_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~428_combout  & (\CPU_inst|PC0|cstack0|stack_mem~113_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~428_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~49_q ))))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~428_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~113_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~49_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~428_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~429_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~429 .lut_mask = 16'hDDA0;
defparam \CPU_inst|PC0|cstack0|stack_mem~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~209 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~209 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~145 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~145 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~145 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~177feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~177feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~177feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~177feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~177feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~177 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~177feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~177 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~177 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~435 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~435_combout  = (\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [1])) # (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~177_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~145_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~145_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~177_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~435_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~435 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~241 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~241 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~241 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~436 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~436_combout  = (\CPU_inst|PC0|cstack0|stack_mem~435_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~241_q ) # (!\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|stack_mem~435_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~209_q  & ((\CPU_inst|PC0|cstack0|address [2]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~209_q ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~435_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~241_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~436_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~436 .lut_mask = 16'hE2CC;
defparam \CPU_inst|PC0|cstack0|stack_mem~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~193feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~193feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~193feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~193feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~193feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~193 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~193feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~193 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~193 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~225 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~225 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~225 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~129 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~129 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~129 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~161feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~161feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~161feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~161feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~161feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~161 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~161feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~161 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~161 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~430 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~430_combout  = (\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [1])) # (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~161_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~129_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~129_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~161_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~430_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~430 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~431 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~431_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~430_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~225_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~430_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~193_q )))) # (!\CPU_inst|PC0|cstack0|address [2] & (((\CPU_inst|PC0|cstack0|stack_mem~430_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~193_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~225_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~430_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~431_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~431 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~33 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~33 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~1 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~432 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~432_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~33_q ) # ((\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~1_q  & 
// !\CPU_inst|PC0|cstack0|address [2]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~33_q ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~1_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~432_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~432 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|cstack0|stack_mem~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~97 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~97 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~65feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~65feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~65feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~65feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~65feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~65 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~65feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~65 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~433 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~433_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~432_combout  & (\CPU_inst|PC0|cstack0|stack_mem~97_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~432_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~65_q ))))) # (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~432_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~432_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~97_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~65_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~433_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~433 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|cstack0|stack_mem~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~434 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~434_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~431_combout ) # ((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & 
// (((\CPU_inst|PC0|cstack0|stack_mem~433_combout  & !\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~431_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~433_combout ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~434_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~434 .lut_mask = 16'hAAD8;
defparam \CPU_inst|PC0|cstack0|stack_mem~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~437 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~437_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~434_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~436_combout ))) # (!\CPU_inst|PC0|cstack0|stack_mem~434_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~429_combout )))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~434_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~429_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~436_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~434_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~437_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~437 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N21
dffeas \CPU_inst|PC0|cstack0|output_buf[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~437_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N18
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~29 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~29_combout  = (\CPU_inst|interrupt~q  & (\intcon_inst|int_addr [1])) # (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|cstack0|output_buf [1])))

	.dataa(gnd),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\intcon_inst|int_addr [1]),
	.datad(\CPU_inst|PC0|cstack0|output_buf [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~29 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|PC_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N8
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~31 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~31_combout  = (\CPU_inst|interrupt~q  & (((\CPU_inst|PC0|PC_reg~29_combout )))) # (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|always2~0_combout  & ((\CPU_inst|PC0|PC_reg~29_combout ))) # (!\CPU_inst|PC0|always2~0_combout  & 
// (\CPU_inst|PC0|PC_reg~30_combout ))))

	.dataa(\CPU_inst|PC0|PC_reg~30_combout ),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|PC0|always2~0_combout ),
	.datad(\CPU_inst|PC0|PC_reg~29_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~31 .lut_mask = 16'hFE02;
defparam \CPU_inst|PC0|PC_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N17
dffeas \CPU_inst|PC0|A_miss_next[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [1]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss_next [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss_next[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N16
cycloneive_lcell_comb \CPU_inst|PC0|Add1~70 (
// Equation(s):
// \CPU_inst|PC0|Add1~70_combout  = (\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|prev_p_miss~q  & ((\CPU_inst|PC0|Add1~4_combout ))) # (!\CPU_inst|PC0|prev_p_miss~q  & (\CPU_inst|PC0|A_miss_next [1])))) # (!\CPU_inst|PC0|p_miss~q  & 
// (((\CPU_inst|PC0|Add1~4_combout ))))

	.dataa(\CPU_inst|PC0|p_miss~q ),
	.datab(\CPU_inst|PC0|prev_p_miss~q ),
	.datac(\CPU_inst|PC0|A_miss_next [1]),
	.datad(\CPU_inst|PC0|Add1~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~70_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~70 .lut_mask = 16'hFD20;
defparam \CPU_inst|PC0|Add1~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N24
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[1]~14 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[1]~14_combout  = (\CPU_inst|PC0|always2~1_combout  & (\CPU_inst|PC0|PC_reg~31_combout )) # (!\CPU_inst|PC0|always2~1_combout  & ((\CPU_inst|PC0|Add1~70_combout )))

	.dataa(\CPU_inst|PC0|PC_reg~31_combout ),
	.datab(\CPU_inst|PC0|always2~1_combout ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|Add1~70_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[1]~14 .lut_mask = 16'hBB88;
defparam \CPU_inst|PC0|PC_reg[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N25
dffeas \CPU_inst|PC0|PC_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg[1]~14_combout ),
	.asdata(\CPU_inst|PC0|adder_out[1]~5_combout ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always2~2_combout ),
	.ena(\CPU_inst|PC0|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N20
cycloneive_lcell_comb \CPU_inst|PC0|A_miss[1]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_miss[1]~feeder_combout  = \CPU_inst|PC0|A_miss_next [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_miss_next [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_miss[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_miss[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N21
dffeas \CPU_inst|PC0|A_miss[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_miss[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N26
cycloneive_lcell_comb \CPU_inst|PC0|A[1]~14 (
// Equation(s):
// \CPU_inst|PC0|A[1]~14_combout  = (\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|A_miss [1]))) # (!\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|PC_reg [1]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [1]),
	.datac(\CPU_inst|PC0|p_miss~q ),
	.datad(\CPU_inst|PC0|A_miss [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A[1]~14 .lut_mask = 16'hFC0C;
defparam \CPU_inst|PC0|A[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N14
cycloneive_lcell_comb \p_cache_inst|mem_req (
// Equation(s):
// \p_cache_inst|mem_req~combout  = (!\SDRAM_controller|ready1~q  & \p_cache_inst|fetch_active~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_controller|ready1~q ),
	.datad(\p_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\p_cache_inst|mem_req~combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|mem_req .lut_mask = 16'h0F00;
defparam \p_cache_inst|mem_req .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y5_N15
dffeas \MSC_inst|prev_p1_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|mem_req~combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|prev_p1_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|prev_p1_req .is_wysiwyg = "true";
defparam \MSC_inst|prev_p1_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N28
cycloneive_lcell_comb \MSC_inst|p1_active~0 (
// Equation(s):
// \MSC_inst|p1_active~0_combout  = (\MSC_inst|p1_active~q ) # ((!\SDRAM_controller|ready1~q  & (!\MSC_inst|prev_p1_req~q  & \p_cache_inst|fetch_active~q )))

	.dataa(\SDRAM_controller|ready1~q ),
	.datab(\MSC_inst|prev_p1_req~q ),
	.datac(\MSC_inst|p1_active~q ),
	.datad(\p_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\MSC_inst|p1_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p1_active~0 .lut_mask = 16'hF1F0;
defparam \MSC_inst|p1_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y5_N29
dffeas \MSC_inst|p1_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|p1_active~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(\SDRAM_controller|ready1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|p1_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|p1_active .is_wysiwyg = "true";
defparam \MSC_inst|p1_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N18
cycloneive_lcell_comb \MSC_inst|p1_idle~0 (
// Equation(s):
// \MSC_inst|p1_idle~0_combout  = (!\SDRAM_controller|ready1~q  & ((\MSC_inst|p1_active~q ) # (\p_cache_inst|fetch_active~q )))

	.dataa(gnd),
	.datab(\MSC_inst|p1_active~q ),
	.datac(\SDRAM_controller|ready1~q ),
	.datad(\p_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\MSC_inst|p1_idle~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p1_idle~0 .lut_mask = 16'h0F0C;
defparam \MSC_inst|p1_idle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N30
cycloneive_lcell_comb \p_cache_inst|word_address[1]~0 (
// Equation(s):
// \p_cache_inst|word_address[1]~0_combout  = (!\rst~q  & (!\p_cache_inst|reset_active~q  & ((\MSC_inst|p1_reset_req~q ) # (\MSC_inst|p1_idle~0_combout ))))

	.dataa(\rst~q ),
	.datab(\MSC_inst|p1_reset_req~q ),
	.datac(\p_cache_inst|reset_active~q ),
	.datad(\MSC_inst|p1_idle~0_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|word_address[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|word_address[1]~0 .lut_mask = 16'h0504;
defparam \p_cache_inst|word_address[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y5_N27
dffeas \p_cache_inst|word_address[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p_cache_inst|word_address[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|word_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|word_address[1] .is_wysiwyg = "true";
defparam \p_cache_inst|word_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N26
cycloneive_lcell_comb \p_cache_inst|Mux1~0 (
// Equation(s):
// \p_cache_inst|Mux1~0_combout  = (\p_cache_inst|word_address [0] & ((\p_cache_inst|word_address [1]) # ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [30])))) # (!\p_cache_inst|word_address [0] & (!\p_cache_inst|word_address [1] & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\p_cache_inst|word_address [0]),
	.datab(\p_cache_inst|word_address [1]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux1~0 .lut_mask = 16'hBA98;
defparam \p_cache_inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N22
cycloneive_lcell_comb \p_cache_inst|Mux1~1 (
// Equation(s):
// \p_cache_inst|Mux1~1_combout  = (\p_cache_inst|Mux1~0_combout  & (((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [62])) # (!\p_cache_inst|word_address [1]))) # (!\p_cache_inst|Mux1~0_combout  & (\p_cache_inst|word_address [1] & 
// ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [46]))))

	.dataa(\p_cache_inst|Mux1~0_combout ),
	.datab(\p_cache_inst|word_address [1]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [62]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [46]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux1~1 .lut_mask = 16'hE6A2;
defparam \p_cache_inst|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N22
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~4 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~4_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout  & (\p_cache_inst|Mux1~1_combout  & !\CPU_inst|PC0|stack_pop~1_combout )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datab(\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout ),
	.datac(\p_cache_inst|Mux1~1_combout ),
	.datad(\CPU_inst|PC0|stack_pop~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~4 .lut_mask = 16'h0040;
defparam \CPU_inst|decode_unit0|I_alternate~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N23
dffeas \CPU_inst|decode_unit0|I_alternate[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[14] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N10
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~19 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~19_combout  = (!\p_cache_inst|p_miss_hold~q  & (\p_cache_inst|Mux1~1_combout  & \p_cache_inst|Equal0~2_combout ))

	.dataa(gnd),
	.datab(\p_cache_inst|p_miss_hold~q ),
	.datac(\p_cache_inst|Mux1~1_combout ),
	.datad(\p_cache_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~19 .lut_mask = 16'h3000;
defparam \CPU_inst|decode_unit0|I_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N18
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg[14]~15 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg[14]~15_combout  = (\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [14])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_reg~19_combout )))

	.dataa(\CPU_inst|decode_unit0|I_alternate [14]),
	.datab(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg~19_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[14]~15 .lut_mask = 16'hBB88;
defparam \CPU_inst|decode_unit0|I_reg[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N19
dffeas \CPU_inst|decode_unit0|I_reg[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg[14]~15_combout ),
	.asdata(\CPU_inst|decode_unit0|I_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.sload(\CPU_inst|hazard_unit0|hazard~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[14] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N2
cycloneive_lcell_comb \CPU_inst|decode_unit0|JMP~0 (
// Equation(s):
// \CPU_inst|decode_unit0|JMP~0_combout  = (\CPU_inst|decode_unit0|I_reg [15] & (\CPU_inst|decode_unit0|I_reg [13] & \CPU_inst|decode_unit0|I_reg [14]))

	.dataa(\CPU_inst|decode_unit0|I_reg [15]),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|I_reg [13]),
	.datad(\CPU_inst|decode_unit0|I_reg [14]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|JMP~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|JMP~0 .lut_mask = 16'hA000;
defparam \CPU_inst|decode_unit0|JMP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N14
cycloneive_lcell_comb \CPU_inst|decode_unit0|JMP~1 (
// Equation(s):
// \CPU_inst|decode_unit0|JMP~1_combout  = (!\CPU_inst|hazard_unit0|decoder_RST~0_combout  & ((\CPU_inst|hazard_unit0|hazard~14_combout  & ((\CPU_inst|decode_unit0|JMP~q ))) # (!\CPU_inst|hazard_unit0|hazard~14_combout  & 
// (\CPU_inst|decode_unit0|JMP~0_combout ))))

	.dataa(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.datab(\CPU_inst|decode_unit0|JMP~0_combout ),
	.datac(\CPU_inst|decode_unit0|JMP~q ),
	.datad(\CPU_inst|hazard_unit0|hazard~14_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|JMP~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|JMP~1 .lut_mask = 16'h5044;
defparam \CPU_inst|decode_unit0|JMP~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N15
dffeas \CPU_inst|decode_unit0|JMP (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|JMP~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|JMP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|JMP .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|JMP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N24
cycloneive_lcell_comb \CPU_inst|PC0|prev_jmp_taken~0 (
// Equation(s):
// \CPU_inst|PC0|prev_jmp_taken~0_combout  = (\CPU_inst|decode_unit0|JMP~q  & (!\CPU_inst|XEC1~q  & !\CPU_inst|NZT1~q ))

	.dataa(\CPU_inst|decode_unit0|JMP~q ),
	.datab(gnd),
	.datac(\CPU_inst|XEC1~q ),
	.datad(\CPU_inst|NZT1~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|prev_jmp_taken~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|prev_jmp_taken~0 .lut_mask = 16'h000A;
defparam \CPU_inst|PC0|prev_jmp_taken~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N25
dffeas \CPU_inst|PC0|prev_jmp_taken (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|prev_jmp_taken~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|prev_jmp_taken~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|prev_jmp_taken .is_wysiwyg = "true";
defparam \CPU_inst|PC0|prev_jmp_taken .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N29
dffeas \CPU_inst|PC0|prev_ret_taken (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|always2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|prev_ret_taken~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|prev_ret_taken .is_wysiwyg = "true";
defparam \CPU_inst|PC0|prev_ret_taken .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N17
dffeas \CPU_inst|PC0|prev_pipeline_flush (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_pop~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|prev_pipeline_flush .is_wysiwyg = "true";
defparam \CPU_inst|PC0|prev_pipeline_flush .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N28
cycloneive_lcell_comb \CPU_inst|PC0|always1~0 (
// Equation(s):
// \CPU_inst|PC0|always1~0_combout  = (\CPU_inst|PC0|prev_jmp_taken~q ) # ((\CPU_inst|PC0|prev_ret_taken~q ) # (\CPU_inst|PC0|prev_pipeline_flush~q ))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_jmp_taken~q ),
	.datac(\CPU_inst|PC0|prev_ret_taken~q ),
	.datad(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|always1~0 .lut_mask = 16'hFFFC;
defparam \CPU_inst|PC0|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N4
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~8 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~8_combout  = (\CPU_inst|PC0|always1~0_combout  & (\CPU_inst|PC0|PC_reg [4])) # (!\CPU_inst|PC0|always1~0_combout  & ((\CPU_inst|PC0|A_next_I [4])))

	.dataa(\CPU_inst|PC0|always1~0_combout ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [4]),
	.datad(\CPU_inst|PC0|A_next_I [4]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~8 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|A_current_I_alternate~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N5
dffeas \CPU_inst|PC0|A_current_I_alternate[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~8_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N24
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~14 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~14_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [4]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [4]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_hazard~q ),
	.datac(\CPU_inst|PC0|A_next_I [4]),
	.datad(\CPU_inst|PC0|A_current_I_alternate [4]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~14 .lut_mask = 16'hFC30;
defparam \CPU_inst|PC0|A_current_I~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N6
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~15 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~15_combout  = (\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (((\CPU_inst|PC0|A_current_I [4])))) # (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & 
// (\CPU_inst|PC0|A_current_I~14_combout )) # (!\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|PC0|A_current_I [4])))))

	.dataa(\CPU_inst|PC0|A_current_I~14_combout ),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datac(\CPU_inst|PC0|A_current_I [4]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~15 .lut_mask = 16'hE2F0;
defparam \CPU_inst|PC0|A_current_I~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N7
dffeas \CPU_inst|PC0|A_current_I[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~15_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [4]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N18
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~7 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~7_combout  = (\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (((\CPU_inst|PC0|A_pipe0 [4])))) # (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & (\CPU_inst|PC0|A_current_I [4])) # 
// (!\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|PC0|A_pipe0 [4])))))

	.dataa(\CPU_inst|PC0|A_current_I [4]),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datac(\CPU_inst|PC0|A_pipe0 [4]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~7 .lut_mask = 16'hE2F0;
defparam \CPU_inst|PC0|A_pipe0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N19
dffeas \CPU_inst|PC0|A_pipe0[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~7_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [4]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N10
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~4 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~4_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|PC0|A_pipe0 [4])) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|PC0|A_pipe1 [4])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_pipe0 [4]),
	.datac(\CPU_inst|PC0|A_pipe1 [4]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~4 .lut_mask = 16'hCCF0;
defparam \CPU_inst|PC0|A_pipe1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N11
dffeas \CPU_inst|PC0|A_pipe1[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~4_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [4]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N14
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~10 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~10_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|PC0|A_pipe1 [4])) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|PC0|A_pipe2 [4])))

	.dataa(\CPU_inst|PC0|A_pipe1 [4]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe2 [4]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~10 .lut_mask = 16'hAAF0;
defparam \CPU_inst|PC0|A_pipe2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N15
dffeas \CPU_inst|PC0|A_pipe2[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~10_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [4]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N24
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[4]~4 (
// Equation(s):
// \CPU_inst|PC0|stack_in[4]~4_combout  = (\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe2 [4])) # (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe1 [4])))

	.dataa(gnd),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|PC0|A_pipe2 [4]),
	.datad(\CPU_inst|PC0|A_pipe1 [4]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[4]~4 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|stack_in[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N25
dffeas \CPU_inst|PC0|cstack0|input_buf[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~180feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~180feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [4]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~180feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~180feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~180feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~180 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~180feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~180 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~180 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~52feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~52feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [4]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~52feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~52feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~52feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~52 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~52feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~52 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~36 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~36 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~296 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~296_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~52_q ) # ((\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~36_q  & 
// !\CPU_inst|PC0|cstack0|address [3]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~52_q ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~36_q ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~296_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~296 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|cstack0|stack_mem~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~164 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~164 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~164 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~297 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~297_combout  = (\CPU_inst|PC0|cstack0|stack_mem~296_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~180_q ) # ((!\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|stack_mem~296_combout  & 
// (((\CPU_inst|PC0|cstack0|stack_mem~164_q  & \CPU_inst|PC0|cstack0|address [3]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~180_q ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~296_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~164_q ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~297_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~297 .lut_mask = 16'hB8CC;
defparam \CPU_inst|PC0|cstack0|stack_mem~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~84feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~84feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~84feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~84feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~84feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~84 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~84 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~212 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~212 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~212 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~196feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~196feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [4]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~196feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~196feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~196feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~196 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~196feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~196 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~196 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~68 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~68 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~298 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~298_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~196_q ) # ((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~68_q  & 
// !\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~196_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~68_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~298_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~298 .lut_mask = 16'hAAD8;
defparam \CPU_inst|PC0|cstack0|stack_mem~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~299 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~299_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~298_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~212_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~298_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~84_q )))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~298_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~84_q ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~212_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~298_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~299_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~299 .lut_mask = 16'hF388;
defparam \CPU_inst|PC0|cstack0|stack_mem~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~132feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~132feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~132feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~132feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~132feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~132 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~132feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~132 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~132 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~148 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~148 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~148 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~20feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~20feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~20feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~20feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~20feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~20 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~20feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~20 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~4 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~300 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~300_combout  = (\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~20_q )) # 
// (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~4_q )))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~20_q ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~4_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~300_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~300 .lut_mask = 16'hEE30;
defparam \CPU_inst|PC0|cstack0|stack_mem~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~301 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~301_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~300_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~148_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~300_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~132_q )))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~300_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~132_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~148_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~300_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~301_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~301 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~302 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~302_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1]) # ((\CPU_inst|PC0|cstack0|stack_mem~299_combout )))) # (!\CPU_inst|PC0|cstack0|address [2] & (!\CPU_inst|PC0|cstack0|address [1] & 
// ((\CPU_inst|PC0|cstack0|stack_mem~301_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~299_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~301_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~302_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~302 .lut_mask = 16'hB9A8;
defparam \CPU_inst|PC0|cstack0|stack_mem~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~228feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~228feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [4]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~228feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~228feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~228feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~228 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~228feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~228 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~228 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~100 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~100 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~303 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~303_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~228_q ) # ((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~100_q  & 
// !\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~228_q ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~100_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~303_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~303 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|cstack0|stack_mem~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~116feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~116feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [4]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~116feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~116feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~116feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~116 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~116feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~116 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~244 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~244 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~244 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~304 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~304_combout  = (\CPU_inst|PC0|cstack0|stack_mem~303_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~244_q ) # (!\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|stack_mem~303_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~116_q  & ((\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~303_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~116_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~244_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~304_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~304 .lut_mask = 16'hE4AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~305 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~305_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~302_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~304_combout ))) # (!\CPU_inst|PC0|cstack0|stack_mem~302_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~297_combout )))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~302_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~297_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~302_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~304_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~305_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~305 .lut_mask = 16'hF838;
defparam \CPU_inst|PC0|cstack0|stack_mem~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N25
dffeas \CPU_inst|PC0|cstack0|output_buf[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~305_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N13
dffeas \CPU_inst|PC0|xec_return_addr[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N12
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~21 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~21_combout  = (\CPU_inst|decode_unit0|JMP~q  & (\CPU_inst|decode_unit0|PC_I_field_reg [4])) # (!\CPU_inst|decode_unit0|JMP~q  & ((\CPU_inst|PC0|xec_return_addr [4])))

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [4]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|xec_return_addr [4]),
	.datad(\CPU_inst|decode_unit0|JMP~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~21 .lut_mask = 16'hAAF0;
defparam \CPU_inst|PC0|PC_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N30
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~22 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~22_combout  = (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|always2~0_combout  & (\CPU_inst|PC0|cstack0|output_buf [4])) # (!\CPU_inst|PC0|always2~0_combout  & ((\CPU_inst|PC0|PC_reg~21_combout )))))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|PC0|cstack0|output_buf [4]),
	.datac(\CPU_inst|PC0|always2~0_combout ),
	.datad(\CPU_inst|PC0|PC_reg~21_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~22 .lut_mask = 16'h4540;
defparam \CPU_inst|PC0|PC_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y7_N9
dffeas \CPU_inst|PC0|A_miss_next[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [4]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss_next [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss_next[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N8
cycloneive_lcell_comb \CPU_inst|PC0|Add1~36 (
// Equation(s):
// \CPU_inst|PC0|Add1~36_combout  = (\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|prev_p_miss~q  & (\CPU_inst|PC0|Add1~10_combout )) # (!\CPU_inst|PC0|prev_p_miss~q  & ((\CPU_inst|PC0|A_miss_next [4]))))) # (!\CPU_inst|PC0|p_miss~q  & 
// (\CPU_inst|PC0|Add1~10_combout ))

	.dataa(\CPU_inst|PC0|p_miss~q ),
	.datab(\CPU_inst|PC0|Add1~10_combout ),
	.datac(\CPU_inst|PC0|A_miss_next [4]),
	.datad(\CPU_inst|PC0|prev_p_miss~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~36 .lut_mask = 16'hCCE4;
defparam \CPU_inst|PC0|Add1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N12
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[4]~3 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[4]~3_combout  = (\CPU_inst|PC0|always2~1_combout  & (\CPU_inst|PC0|PC_reg~22_combout )) # (!\CPU_inst|PC0|always2~1_combout  & ((\CPU_inst|PC0|Add1~36_combout )))

	.dataa(\CPU_inst|PC0|PC_reg~22_combout ),
	.datab(\CPU_inst|PC0|always2~1_combout ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|Add1~36_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[4]~3 .lut_mask = 16'hBB88;
defparam \CPU_inst|PC0|PC_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N13
dffeas \CPU_inst|PC0|PC_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg[4]~3_combout ),
	.asdata(\CPU_inst|PC0|adder_out[4]~13_combout ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always2~2_combout ),
	.ena(\CPU_inst|PC0|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N11
dffeas \CPU_inst|PC0|A_miss[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_miss_next [4]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N10
cycloneive_lcell_comb \CPU_inst|PC0|A[4]~4 (
// Equation(s):
// \CPU_inst|PC0|A[4]~4_combout  = (\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|A_miss [4]))) # (!\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|PC_reg [4]))

	.dataa(\CPU_inst|PC0|p_miss~q ),
	.datab(\CPU_inst|PC0|PC_reg [4]),
	.datac(\CPU_inst|PC0|A_miss [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A[4]~4 .lut_mask = 16'hE4E4;
defparam \CPU_inst|PC0|A[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N18
cycloneive_lcell_comb \p_cache_inst|cache_address[2]~2 (
// Equation(s):
// \p_cache_inst|cache_address[2]~2_combout  = (\SDRAM_controller|ready1~q  & ((\p_cache_inst|fetch_active~q  & (\p_cache_inst|CPU_address_hold [4])) # (!\p_cache_inst|fetch_active~q  & ((\CPU_inst|PC0|A[4]~4_combout ))))) # (!\SDRAM_controller|ready1~q  & 
// (((\CPU_inst|PC0|A[4]~4_combout ))))

	.dataa(\p_cache_inst|CPU_address_hold [4]),
	.datab(\SDRAM_controller|ready1~q ),
	.datac(\CPU_inst|PC0|A[4]~4_combout ),
	.datad(\p_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\p_cache_inst|cache_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|cache_address[2]~2 .lut_mask = 16'hB8F0;
defparam \p_cache_inst|cache_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N20
cycloneive_lcell_comb \p_cache_inst|Mux12~0 (
// Equation(s):
// \p_cache_inst|Mux12~0_combout  = (\p_cache_inst|word_address [0] & (\p_cache_inst|word_address [1])) # (!\p_cache_inst|word_address [0] & ((\p_cache_inst|word_address [1] & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [35]))) # 
// (!\p_cache_inst|word_address [1] & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\p_cache_inst|word_address [0]),
	.datab(\p_cache_inst|word_address [1]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [35]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux12~0 .lut_mask = 16'hDC98;
defparam \p_cache_inst|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N10
cycloneive_lcell_comb \p_cache_inst|Mux12~1 (
// Equation(s):
// \p_cache_inst|Mux12~1_combout  = (\p_cache_inst|word_address [0] & ((\p_cache_inst|Mux12~0_combout  & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [51]))) # (!\p_cache_inst|Mux12~0_combout  & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [19])))) # (!\p_cache_inst|word_address [0] & (((\p_cache_inst|Mux12~0_combout ))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [19]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [51]),
	.datac(\p_cache_inst|word_address [0]),
	.datad(\p_cache_inst|Mux12~0_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux12~1 .lut_mask = 16'hCFA0;
defparam \p_cache_inst|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N10
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~13 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~13_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout  & (\p_cache_inst|Mux12~1_combout  & !\CPU_inst|PC0|stack_pop~1_combout )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datab(\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout ),
	.datac(\p_cache_inst|Mux12~1_combout ),
	.datad(\CPU_inst|PC0|stack_pop~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~13 .lut_mask = 16'h0040;
defparam \CPU_inst|decode_unit0|I_alternate~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N11
dffeas \CPU_inst|decode_unit0|I_alternate[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[3] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N6
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~28 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~28_combout  = (!\p_cache_inst|p_miss_hold~q  & (\p_cache_inst|Mux12~1_combout  & \p_cache_inst|Equal0~2_combout ))

	.dataa(gnd),
	.datab(\p_cache_inst|p_miss_hold~q ),
	.datac(\p_cache_inst|Mux12~1_combout ),
	.datad(\p_cache_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~28 .lut_mask = 16'h3000;
defparam \CPU_inst|decode_unit0|I_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N26
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg[3]~11 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg[3]~11_combout  = (\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [3])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_reg~28_combout )))

	.dataa(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datab(\CPU_inst|decode_unit0|I_alternate [3]),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg~28_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[3]~11 .lut_mask = 16'hDD88;
defparam \CPU_inst|decode_unit0|I_reg[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N27
dffeas \CPU_inst|decode_unit0|I_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg[3]~11_combout ),
	.asdata(\CPU_inst|decode_unit0|I_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.sload(\CPU_inst|hazard_unit0|hazard~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N20
cycloneive_lcell_comb \CPU_inst|decode_unit0|PC_I_field_reg[3]~feeder (
// Equation(s):
// \CPU_inst|decode_unit0|PC_I_field_reg[3]~feeder_combout  = \CPU_inst|decode_unit0|I_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|I_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|PC_I_field_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|decode_unit0|PC_I_field_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N21
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|PC_I_field_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N27
dffeas \CPU_inst|PC0|A_next_I[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N6
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~7 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~7_combout  = (\CPU_inst|PC0|always1~0_combout  & (\CPU_inst|PC0|PC_reg [3])) # (!\CPU_inst|PC0|always1~0_combout  & ((\CPU_inst|PC0|A_next_I [3])))

	.dataa(\CPU_inst|PC0|PC_reg [3]),
	.datab(\CPU_inst|PC0|always1~0_combout ),
	.datac(\CPU_inst|PC0|A_next_I [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~7 .lut_mask = 16'hB8B8;
defparam \CPU_inst|PC0|A_current_I_alternate~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N7
dffeas \CPU_inst|PC0|A_current_I_alternate[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~7_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N26
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~12 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~12_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [3]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [3]))

	.dataa(\CPU_inst|PC0|prev_hazard~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_next_I [3]),
	.datad(\CPU_inst|PC0|A_current_I_alternate [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~12 .lut_mask = 16'hFA50;
defparam \CPU_inst|PC0|A_current_I~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N22
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~13 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~13_combout  = (\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (((\CPU_inst|PC0|A_current_I [3])))) # (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & 
// (\CPU_inst|PC0|A_current_I~12_combout )) # (!\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|PC0|A_current_I [3])))))

	.dataa(\CPU_inst|PC0|A_current_I~12_combout ),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datac(\CPU_inst|PC0|A_current_I [3]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~13 .lut_mask = 16'hE2F0;
defparam \CPU_inst|PC0|A_current_I~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N23
dffeas \CPU_inst|PC0|A_current_I[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~13_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [3]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N28
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~6 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~6_combout  = (\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (((\CPU_inst|PC0|A_pipe0 [3])))) # (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & (\CPU_inst|PC0|A_current_I [3])) # 
// (!\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|PC0|A_pipe0 [3])))))

	.dataa(\CPU_inst|PC0|A_current_I [3]),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datac(\CPU_inst|PC0|A_pipe0 [3]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~6 .lut_mask = 16'hE2F0;
defparam \CPU_inst|PC0|A_pipe0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N29
dffeas \CPU_inst|PC0|A_pipe0[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~6_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [3]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N12
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~3 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~3_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|PC0|A_pipe0 [3])) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|PC0|A_pipe1 [3])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_pipe0 [3]),
	.datac(\CPU_inst|PC0|A_pipe1 [3]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~3 .lut_mask = 16'hCCF0;
defparam \CPU_inst|PC0|A_pipe1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N13
dffeas \CPU_inst|PC0|A_pipe1[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~3_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [3]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N5
dffeas \CPU_inst|PC0|xec_return_addr[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N4
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~19 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~19_combout  = (\CPU_inst|decode_unit0|JMP~q  & (\CPU_inst|decode_unit0|PC_I_field_reg [3])) # (!\CPU_inst|decode_unit0|JMP~q  & ((\CPU_inst|PC0|xec_return_addr [3])))

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [3]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|xec_return_addr [3]),
	.datad(\CPU_inst|decode_unit0|JMP~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~19 .lut_mask = 16'hAAF0;
defparam \CPU_inst|PC0|PC_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N8
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~9 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~9_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|PC0|A_pipe1 [3])) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|PC0|A_pipe2 [3])))

	.dataa(\CPU_inst|PC0|A_pipe1 [3]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe2 [3]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~9 .lut_mask = 16'hAAF0;
defparam \CPU_inst|PC0|A_pipe2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N9
dffeas \CPU_inst|PC0|A_pipe2[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~9_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [3]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N16
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[3]~3 (
// Equation(s):
// \CPU_inst|PC0|stack_in[3]~3_combout  = (\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe2 [3])) # (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe1 [3])))

	.dataa(gnd),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|PC0|A_pipe2 [3]),
	.datad(\CPU_inst|PC0|A_pipe1 [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[3]~3 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|stack_in[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N17
dffeas \CPU_inst|PC0|cstack0|input_buf[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~211 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~211 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~147 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~147 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~147 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~179feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~179feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~179feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~179feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~179feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~179 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~179feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~179 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~179 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~293 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~293_combout  = (\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [1])) # (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~179_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~147_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~147_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~179_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~293_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~293 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~243 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~243 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~243 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~294 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~294_combout  = (\CPU_inst|PC0|cstack0|stack_mem~293_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~243_q ) # (!\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|stack_mem~293_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~211_q  & ((\CPU_inst|PC0|cstack0|address [2]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~211_q ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~293_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~243_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~294_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~294 .lut_mask = 16'hE2CC;
defparam \CPU_inst|PC0|cstack0|stack_mem~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~3 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~35feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~35feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~35feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~35feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~35feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~35 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~35feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~35 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~290 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~290_combout  = (\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [1])) # (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~35_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~3_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~3_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~35_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~290_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~290 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~99 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~99 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~67feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~67feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~67feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~67feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~67feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~67 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~67feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~67 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~291 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~291_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~290_combout  & (\CPU_inst|PC0|cstack0|stack_mem~99_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~290_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~67_q ))))) # (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~290_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~290_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~99_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~67_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~291_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~291 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|cstack0|stack_mem~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~195 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~195 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~195 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~227 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~227 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~227 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~131 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~131 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~131 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~163feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~163feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~163feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~163feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~163feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~163 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~163feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~163 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~163 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~288 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~288_combout  = (\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [1])) # (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~163_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~131_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~131_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~163_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~288_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~288 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~289 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~289_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~288_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~227_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~288_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~195_q )))) # (!\CPU_inst|PC0|cstack0|address [2] & (((\CPU_inst|PC0|cstack0|stack_mem~288_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~195_q ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~227_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~288_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~289_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~289 .lut_mask = 16'hF388;
defparam \CPU_inst|PC0|cstack0|stack_mem~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~292 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~292_combout  = (\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~289_combout ) # (\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & 
// (\CPU_inst|PC0|cstack0|stack_mem~291_combout  & ((!\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~291_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~289_combout ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~292_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~292 .lut_mask = 16'hAAE4;
defparam \CPU_inst|PC0|cstack0|stack_mem~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~83feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~83feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~83feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~83feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~83feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~83 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~83feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~83 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~19 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~19 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~286 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~286_combout  = (\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~83_q )) # 
// (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~19_q )))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~83_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~19_q ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~286_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~286 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|cstack0|stack_mem~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~51 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~51 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~115feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~115feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~115feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~115feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~115feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~115 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~115feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~115 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~115 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~287 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~287_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~286_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~115_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~286_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~51_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~286_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~286_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~51_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~115_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~287_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~287 .lut_mask = 16'hEC64;
defparam \CPU_inst|PC0|cstack0|stack_mem~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~295 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~295_combout  = (\CPU_inst|PC0|cstack0|stack_mem~292_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~294_combout ) # ((!\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|stack_mem~292_combout  & 
// (((\CPU_inst|PC0|cstack0|stack_mem~287_combout  & \CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~294_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~292_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~287_combout ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~295_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~295 .lut_mask = 16'hB8CC;
defparam \CPU_inst|PC0|cstack0|stack_mem~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N25
dffeas \CPU_inst|PC0|cstack0|output_buf[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~295_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N22
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~20 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~20_combout  = (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|always2~0_combout  & ((\CPU_inst|PC0|cstack0|output_buf [3]))) # (!\CPU_inst|PC0|always2~0_combout  & (\CPU_inst|PC0|PC_reg~19_combout ))))

	.dataa(\CPU_inst|PC0|PC_reg~19_combout ),
	.datab(\CPU_inst|PC0|cstack0|output_buf [3]),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~20 .lut_mask = 16'h0C0A;
defparam \CPU_inst|PC0|PC_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y7_N23
dffeas \CPU_inst|PC0|A_miss_next[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [3]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss_next [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss_next[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N22
cycloneive_lcell_comb \CPU_inst|PC0|Add1~35 (
// Equation(s):
// \CPU_inst|PC0|Add1~35_combout  = (\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|prev_p_miss~q  & (\CPU_inst|PC0|Add1~8_combout )) # (!\CPU_inst|PC0|prev_p_miss~q  & ((\CPU_inst|PC0|A_miss_next [3]))))) # (!\CPU_inst|PC0|p_miss~q  & 
// (\CPU_inst|PC0|Add1~8_combout ))

	.dataa(\CPU_inst|PC0|Add1~8_combout ),
	.datab(\CPU_inst|PC0|p_miss~q ),
	.datac(\CPU_inst|PC0|A_miss_next [3]),
	.datad(\CPU_inst|PC0|prev_p_miss~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~35 .lut_mask = 16'hAAE2;
defparam \CPU_inst|PC0|Add1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N18
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[3]~2 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[3]~2_combout  = (\CPU_inst|PC0|always2~1_combout  & (\CPU_inst|PC0|PC_reg~20_combout )) # (!\CPU_inst|PC0|always2~1_combout  & ((\CPU_inst|PC0|Add1~35_combout )))

	.dataa(\CPU_inst|PC0|PC_reg~20_combout ),
	.datab(\CPU_inst|PC0|always2~1_combout ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|Add1~35_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[3]~2 .lut_mask = 16'hBB88;
defparam \CPU_inst|PC0|PC_reg[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N19
dffeas \CPU_inst|PC0|PC_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg[3]~2_combout ),
	.asdata(\CPU_inst|PC0|adder_out[3]~10_combout ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always2~2_combout ),
	.ena(\CPU_inst|PC0|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N25
dffeas \CPU_inst|PC0|A_miss[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_miss_next [3]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N24
cycloneive_lcell_comb \CPU_inst|PC0|A[3]~3 (
// Equation(s):
// \CPU_inst|PC0|A[3]~3_combout  = (\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|A_miss [3]))) # (!\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|PC_reg [3]))

	.dataa(\CPU_inst|PC0|p_miss~q ),
	.datab(\CPU_inst|PC0|PC_reg [3]),
	.datac(\CPU_inst|PC0|A_miss [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A[3]~3 .lut_mask = 16'hE4E4;
defparam \CPU_inst|PC0|A[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N0
cycloneive_lcell_comb \p_cache_inst|cache_address[1]~1 (
// Equation(s):
// \p_cache_inst|cache_address[1]~1_combout  = (\p_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready1~q  & (\p_cache_inst|CPU_address_hold [3])) # (!\SDRAM_controller|ready1~q  & ((\CPU_inst|PC0|A[3]~3_combout ))))) # (!\p_cache_inst|fetch_active~q  & 
// (((\CPU_inst|PC0|A[3]~3_combout ))))

	.dataa(\p_cache_inst|fetch_active~q ),
	.datab(\SDRAM_controller|ready1~q ),
	.datac(\p_cache_inst|CPU_address_hold [3]),
	.datad(\CPU_inst|PC0|A[3]~3_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|cache_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|cache_address[1]~1 .lut_mask = 16'hF780;
defparam \p_cache_inst|cache_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N30
cycloneive_lcell_comb \p_cache_inst|Mux15~0 (
// Equation(s):
// \p_cache_inst|Mux15~0_combout  = (\p_cache_inst|word_address [0] & (\p_cache_inst|word_address [1])) # (!\p_cache_inst|word_address [0] & ((\p_cache_inst|word_address [1] & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [32]))) # 
// (!\p_cache_inst|word_address [1] & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\p_cache_inst|word_address [0]),
	.datab(\p_cache_inst|word_address [1]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [32]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux15~0 .lut_mask = 16'hDC98;
defparam \p_cache_inst|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N4
cycloneive_lcell_comb \p_cache_inst|Mux15~1 (
// Equation(s):
// \p_cache_inst|Mux15~1_combout  = (\p_cache_inst|word_address [0] & ((\p_cache_inst|Mux15~0_combout  & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [48])) # (!\p_cache_inst|Mux15~0_combout  & 
// ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [16]))))) # (!\p_cache_inst|word_address [0] & (((\p_cache_inst|Mux15~0_combout ))))

	.dataa(\p_cache_inst|word_address [0]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [48]),
	.datac(\p_cache_inst|Mux15~0_combout ),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux15~1 .lut_mask = 16'hDAD0;
defparam \p_cache_inst|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~9 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~9_combout  = (\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout  & (\p_cache_inst|Mux15~1_combout  & (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & !\CPU_inst|PC0|stack_pop~1_combout )))

	.dataa(\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout ),
	.datab(\p_cache_inst|Mux15~1_combout ),
	.datac(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datad(\CPU_inst|PC0|stack_pop~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~9 .lut_mask = 16'h0008;
defparam \CPU_inst|decode_unit0|I_alternate~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y6_N13
dffeas \CPU_inst|decode_unit0|I_alternate[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N16
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~24 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~24_combout  = (!\p_cache_inst|p_miss_hold~q  & (\p_cache_inst|Mux15~1_combout  & \p_cache_inst|Equal0~2_combout ))

	.dataa(\p_cache_inst|p_miss_hold~q ),
	.datab(\p_cache_inst|Mux15~1_combout ),
	.datac(\p_cache_inst|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~24 .lut_mask = 16'h4040;
defparam \CPU_inst|decode_unit0|I_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N14
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg[0]~1 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg[0]~1_combout  = (\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [0])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_reg~24_combout )))

	.dataa(\CPU_inst|decode_unit0|I_alternate [0]),
	.datab(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg~24_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[0]~1 .lut_mask = 16'hBB88;
defparam \CPU_inst|decode_unit0|I_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N15
dffeas \CPU_inst|decode_unit0|I_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg[0]~1_combout ),
	.asdata(\CPU_inst|decode_unit0|I_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.sload(\CPU_inst|hazard_unit0|hazard~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N21
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N19
dffeas \CPU_inst|PC0|A_next_I[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N20
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~16 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~16_combout  = (\CPU_inst|PC0|always1~0_combout  & (\CPU_inst|PC0|PC_reg [0])) # (!\CPU_inst|PC0|always1~0_combout  & ((\CPU_inst|PC0|A_next_I [0])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|always1~0_combout ),
	.datac(\CPU_inst|PC0|PC_reg [0]),
	.datad(\CPU_inst|PC0|A_next_I [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~16 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A_current_I_alternate~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N21
dffeas \CPU_inst|PC0|A_current_I_alternate[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~16_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N18
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~30 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~30_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [0]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [0]))

	.dataa(\CPU_inst|PC0|prev_hazard~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_next_I [0]),
	.datad(\CPU_inst|PC0|A_current_I_alternate [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~30 .lut_mask = 16'hFA50;
defparam \CPU_inst|PC0|A_current_I~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N6
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~31 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~31_combout  = (\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (((\CPU_inst|PC0|A_current_I [0])))) # (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & 
// (\CPU_inst|PC0|A_current_I~30_combout )) # (!\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|PC0|A_current_I [0])))))

	.dataa(\CPU_inst|PC0|A_current_I~30_combout ),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datac(\CPU_inst|PC0|A_current_I [0]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~31 .lut_mask = 16'hE2F0;
defparam \CPU_inst|PC0|A_current_I~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N7
dffeas \CPU_inst|PC0|A_current_I[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~31_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [0]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N22
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~15 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~15_combout  = (\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (((\CPU_inst|PC0|A_pipe0 [0])))) # (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & (\CPU_inst|PC0|A_current_I [0])) # 
// (!\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|PC0|A_pipe0 [0])))))

	.dataa(\CPU_inst|PC0|A_current_I [0]),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datac(\CPU_inst|PC0|A_pipe0 [0]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~15 .lut_mask = 16'hE2F0;
defparam \CPU_inst|PC0|A_pipe0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N23
dffeas \CPU_inst|PC0|A_pipe0[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~15_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [0]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~15 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~15_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|PC0|A_pipe0 [0])) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|PC0|A_pipe1 [0])))

	.dataa(\CPU_inst|PC0|A_pipe0 [0]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe1 [0]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~15 .lut_mask = 16'hAAF0;
defparam \CPU_inst|PC0|A_pipe1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N17
dffeas \CPU_inst|PC0|A_pipe1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~15_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [0]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N13
dffeas \CPU_inst|PC0|xec_return_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N12
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~33 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~33_combout  = (\CPU_inst|decode_unit0|JMP~q  & (\CPU_inst|decode_unit0|PC_I_field_reg [0])) # (!\CPU_inst|decode_unit0|JMP~q  & ((\CPU_inst|PC0|xec_return_addr [0])))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|PC_I_field_reg [0]),
	.datac(\CPU_inst|PC0|xec_return_addr [0]),
	.datad(\CPU_inst|decode_unit0|JMP~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~33 .lut_mask = 16'hCCF0;
defparam \CPU_inst|PC0|PC_reg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cycloneive_lcell_comb \intcon_inst|interrupt[6]~1 (
// Equation(s):
// \intcon_inst|interrupt[6]~1_combout  = (\intcon_inst|control [6] & \intcon_inst|status [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\intcon_inst|control [6]),
	.datad(\intcon_inst|status [6]),
	.cin(gnd),
	.combout(\intcon_inst|interrupt[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|interrupt[6]~1 .lut_mask = 16'hF000;
defparam \intcon_inst|interrupt[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cycloneive_lcell_comb \intcon_inst|int_addr~3 (
// Equation(s):
// \intcon_inst|int_addr~3_combout  = (\intcon_inst|WideOr1~2_combout  & (!\intcon_inst|interrupt[6]~1_combout )) # (!\intcon_inst|WideOr1~2_combout  & (((!\intcon_inst|control [2]) # (!\intcon_inst|status [2]))))

	.dataa(\intcon_inst|interrupt[6]~1_combout ),
	.datab(\intcon_inst|WideOr1~2_combout ),
	.datac(\intcon_inst|status [2]),
	.datad(\intcon_inst|control [2]),
	.cin(gnd),
	.combout(\intcon_inst|int_addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|int_addr~3 .lut_mask = 16'h4777;
defparam \intcon_inst|int_addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N0
cycloneive_lcell_comb \intcon_inst|int_addr~4 (
// Equation(s):
// \intcon_inst|int_addr~4_combout  = (!\intcon_inst|int_addr~1_combout  & ((\intcon_inst|int_addr~3_combout ) # (!\intcon_inst|int_addr~0_combout )))

	.dataa(\intcon_inst|int_addr~3_combout ),
	.datab(gnd),
	.datac(\intcon_inst|int_addr~1_combout ),
	.datad(\intcon_inst|int_addr~0_combout ),
	.cin(gnd),
	.combout(\intcon_inst|int_addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|int_addr~4 .lut_mask = 16'h0A0F;
defparam \intcon_inst|int_addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N1
dffeas \intcon_inst|int_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|int_addr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|int_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|int_addr[0] .is_wysiwyg = "true";
defparam \intcon_inst|int_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N4
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~15 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~15_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|PC0|A_pipe1 [0])) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|PC0|A_pipe2 [0])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_pipe1 [0]),
	.datac(\CPU_inst|PC0|A_pipe2 [0]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~15 .lut_mask = 16'hCCF0;
defparam \CPU_inst|PC0|A_pipe2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N5
dffeas \CPU_inst|PC0|A_pipe2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~15_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [0]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N2
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[0]~15 (
// Equation(s):
// \CPU_inst|PC0|stack_in[0]~15_combout  = (\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe2 [0])) # (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe1 [0])))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe2 [0]),
	.datad(\CPU_inst|PC0|A_pipe1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[0]~15 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|stack_in[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N3
dffeas \CPU_inst|PC0|cstack0|input_buf[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~176 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~176 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~176 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~160 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~160 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~160 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~48feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~48feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~48feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~48feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~48feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~48 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~48feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~48 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~32 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~32 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~438 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~438_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~48_q ) # ((\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~32_q  & 
// !\CPU_inst|PC0|cstack0|address [3]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~48_q ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~32_q ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~438_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~438 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|cstack0|stack_mem~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~439 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~439_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~438_combout  & (\CPU_inst|PC0|cstack0|stack_mem~176_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~438_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~160_q ))))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~438_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~176_q ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~160_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~438_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~439_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~439 .lut_mask = 16'hBBC0;
defparam \CPU_inst|PC0|cstack0|stack_mem~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~224feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~224feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~224feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~224feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~224feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~224 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~224feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~224 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~224 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~96 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~96 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~445 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~445_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~224_q ) # ((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~96_q  & 
// !\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~224_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~96_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~445_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~445 .lut_mask = 16'hAAD8;
defparam \CPU_inst|PC0|cstack0|stack_mem~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~240 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~240 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~240 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~112feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~112feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~112feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~112feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~112feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~112 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~112feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~112 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~112 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~446 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~446_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~445_combout  & (\CPU_inst|PC0|cstack0|stack_mem~240_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~445_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~112_q ))))) # (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~445_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~445_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~240_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~112_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~446_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~446 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|cstack0|stack_mem~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~16 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~16 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~0 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~0 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~442 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~442_combout  = (\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~16_q )) # 
// (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~0_q )))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~16_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~0_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~442_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~442 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|cstack0|stack_mem~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~128feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~128feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~128feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~128feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~128feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~128 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~128feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~128 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~128 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~144 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~144 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~144 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~443 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~443_combout  = (\CPU_inst|PC0|cstack0|stack_mem~442_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~144_q ) # (!\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|stack_mem~442_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~128_q  & ((\CPU_inst|PC0|cstack0|address [3]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~442_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~128_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~144_q ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~443_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~443 .lut_mask = 16'hE4AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~80feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~80feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~80feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~80feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~80feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~80 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~80feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~80 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~208 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~208 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~208 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~192 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~192 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~192 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~64 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~64 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~440 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~440_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~192_q ) # ((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~64_q  & 
// !\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~192_q ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~64_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~440_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~440 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|cstack0|stack_mem~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~441 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~441_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~440_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~208_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~440_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~80_q )))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~440_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~80_q ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~208_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~440_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~441_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~441 .lut_mask = 16'hF388;
defparam \CPU_inst|PC0|cstack0|stack_mem~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~444 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~444_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1]) # ((\CPU_inst|PC0|cstack0|stack_mem~441_combout )))) # (!\CPU_inst|PC0|cstack0|address [2] & (!\CPU_inst|PC0|cstack0|address [1] & 
// (\CPU_inst|PC0|cstack0|stack_mem~443_combout )))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~443_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~441_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~444_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~444 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~447 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~447_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~444_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~446_combout ))) # (!\CPU_inst|PC0|cstack0|stack_mem~444_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~439_combout )))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~444_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~439_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~446_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~444_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~447_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~447 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N13
dffeas \CPU_inst|PC0|cstack0|output_buf[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~447_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N24
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~32 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~32_combout  = (\CPU_inst|interrupt~q  & (\intcon_inst|int_addr [0])) # (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|cstack0|output_buf [0])))

	.dataa(gnd),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\intcon_inst|int_addr [0]),
	.datad(\CPU_inst|PC0|cstack0|output_buf [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~32 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|PC_reg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~34 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~34_combout  = (\CPU_inst|interrupt~q  & (((\CPU_inst|PC0|PC_reg~32_combout )))) # (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|always2~0_combout  & ((\CPU_inst|PC0|PC_reg~32_combout ))) # (!\CPU_inst|PC0|always2~0_combout  & 
// (\CPU_inst|PC0|PC_reg~33_combout ))))

	.dataa(\CPU_inst|PC0|PC_reg~33_combout ),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|PC0|always2~0_combout ),
	.datad(\CPU_inst|PC0|PC_reg~32_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~34 .lut_mask = 16'hFE02;
defparam \CPU_inst|PC0|PC_reg~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N31
dffeas \CPU_inst|PC0|A_miss_next[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [0]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss_next [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss_next[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N30
cycloneive_lcell_comb \CPU_inst|PC0|Add1~71 (
// Equation(s):
// \CPU_inst|PC0|Add1~71_combout  = (\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|prev_p_miss~q  & ((\CPU_inst|PC0|Add1~2_combout ))) # (!\CPU_inst|PC0|prev_p_miss~q  & (\CPU_inst|PC0|A_miss_next [0])))) # (!\CPU_inst|PC0|p_miss~q  & 
// (((\CPU_inst|PC0|Add1~2_combout ))))

	.dataa(\CPU_inst|PC0|p_miss~q ),
	.datab(\CPU_inst|PC0|prev_p_miss~q ),
	.datac(\CPU_inst|PC0|A_miss_next [0]),
	.datad(\CPU_inst|PC0|Add1~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~71_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~71 .lut_mask = 16'hFD20;
defparam \CPU_inst|PC0|Add1~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N20
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[0]~15 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[0]~15_combout  = (\CPU_inst|PC0|always2~1_combout  & (\CPU_inst|PC0|PC_reg~34_combout )) # (!\CPU_inst|PC0|always2~1_combout  & ((\CPU_inst|PC0|Add1~71_combout )))

	.dataa(\CPU_inst|PC0|PC_reg~34_combout ),
	.datab(\CPU_inst|PC0|always2~1_combout ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|Add1~71_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[0]~15 .lut_mask = 16'hBB88;
defparam \CPU_inst|PC0|PC_reg[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N21
dffeas \CPU_inst|PC0|PC_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg[0]~15_combout ),
	.asdata(\CPU_inst|PC0|adder_out[0]~3_combout ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always2~2_combout ),
	.ena(\CPU_inst|PC0|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N9
dffeas \CPU_inst|PC0|A_miss[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_miss_next [0]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N8
cycloneive_lcell_comb \CPU_inst|PC0|A[0]~15 (
// Equation(s):
// \CPU_inst|PC0|A[0]~15_combout  = (\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|A_miss [0]))) # (!\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|PC_reg [0]))

	.dataa(\CPU_inst|PC0|PC_reg [0]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_miss [0]),
	.datad(\CPU_inst|PC0|p_miss~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A[0]~15 .lut_mask = 16'hF0AA;
defparam \CPU_inst|PC0|A[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y5_N7
dffeas \p_cache_inst|word_address[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A[0]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p_cache_inst|word_address[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|word_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|word_address[0] .is_wysiwyg = "true";
defparam \p_cache_inst|word_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N24
cycloneive_lcell_comb \p_cache_inst|Mux13~0 (
// Equation(s):
// \p_cache_inst|Mux13~0_combout  = (\p_cache_inst|word_address [0] & (((\p_cache_inst|word_address [1])))) # (!\p_cache_inst|word_address [0] & ((\p_cache_inst|word_address [1] & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [34]))) # 
// (!\p_cache_inst|word_address [1] & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\p_cache_inst|word_address [0]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\p_cache_inst|word_address [1]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [34]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux13~0 .lut_mask = 16'hF4A4;
defparam \p_cache_inst|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N6
cycloneive_lcell_comb \p_cache_inst|Mux13~1 (
// Equation(s):
// \p_cache_inst|Mux13~1_combout  = (\p_cache_inst|word_address [0] & ((\p_cache_inst|Mux13~0_combout  & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [50]))) # (!\p_cache_inst|Mux13~0_combout  & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\p_cache_inst|word_address [0] & (((\p_cache_inst|Mux13~0_combout ))))

	.dataa(\p_cache_inst|word_address [0]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [50]),
	.datad(\p_cache_inst|Mux13~0_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux13~1 .lut_mask = 16'hF588;
defparam \p_cache_inst|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~11 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~11_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (!\CPU_inst|PC0|stack_pop~1_combout  & (\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout  & \p_cache_inst|Mux13~1_combout )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datab(\CPU_inst|PC0|stack_pop~1_combout ),
	.datac(\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout ),
	.datad(\p_cache_inst|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~11 .lut_mask = 16'h1000;
defparam \CPU_inst|decode_unit0|I_alternate~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N13
dffeas \CPU_inst|decode_unit0|I_alternate[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N14
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~26 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~26_combout  = (!\p_cache_inst|p_miss_hold~q  & (\p_cache_inst|Equal0~2_combout  & \p_cache_inst|Mux13~1_combout ))

	.dataa(\p_cache_inst|p_miss_hold~q ),
	.datab(gnd),
	.datac(\p_cache_inst|Equal0~2_combout ),
	.datad(\p_cache_inst|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~26 .lut_mask = 16'h5000;
defparam \CPU_inst|decode_unit0|I_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N4
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg[2]~3 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg[2]~3_combout  = (\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [2])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_reg~26_combout )))

	.dataa(\CPU_inst|decode_unit0|I_alternate [2]),
	.datab(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg~26_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[2]~3 .lut_mask = 16'hBB88;
defparam \CPU_inst|decode_unit0|I_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N5
dffeas \CPU_inst|decode_unit0|I_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg[2]~3_combout ),
	.asdata(\CPU_inst|decode_unit0|I_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.sload(\CPU_inst|hazard_unit0|hazard~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N9
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N23
dffeas \CPU_inst|PC0|A_next_I[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N28
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~6 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~6_combout  = (\CPU_inst|PC0|always1~0_combout  & (\CPU_inst|PC0|PC_reg [2])) # (!\CPU_inst|PC0|always1~0_combout  & ((\CPU_inst|PC0|A_next_I [2])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [2]),
	.datac(\CPU_inst|PC0|A_next_I [2]),
	.datad(\CPU_inst|PC0|always1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~6 .lut_mask = 16'hCCF0;
defparam \CPU_inst|PC0|A_current_I_alternate~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N29
dffeas \CPU_inst|PC0|A_current_I_alternate[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~6_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N22
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~10 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~10_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [2]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [2]))

	.dataa(\CPU_inst|PC0|prev_hazard~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_next_I [2]),
	.datad(\CPU_inst|PC0|A_current_I_alternate [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~10 .lut_mask = 16'hFA50;
defparam \CPU_inst|PC0|A_current_I~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N24
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~11 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~11_combout  = (\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (((\CPU_inst|PC0|A_current_I [2])))) # (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & 
// (\CPU_inst|PC0|A_current_I~10_combout )) # (!\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|PC0|A_current_I [2])))))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datab(\CPU_inst|PC0|A_current_I~10_combout ),
	.datac(\CPU_inst|PC0|A_current_I [2]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~11 .lut_mask = 16'hE4F0;
defparam \CPU_inst|PC0|A_current_I~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N25
dffeas \CPU_inst|PC0|A_current_I[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~11_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [2]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N30
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~5 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~5_combout  = (\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (((\CPU_inst|PC0|A_pipe0 [2])))) # (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & ((\CPU_inst|hazard_unit0|hazard~13_combout  & (\CPU_inst|PC0|A_current_I [2])) # 
// (!\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|PC0|A_pipe0 [2])))))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datab(\CPU_inst|PC0|A_current_I [2]),
	.datac(\CPU_inst|PC0|A_pipe0 [2]),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~5 .lut_mask = 16'hE4F0;
defparam \CPU_inst|PC0|A_pipe0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N31
dffeas \CPU_inst|PC0|A_pipe0[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~5_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [2]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N22
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~2 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~2_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|PC0|A_pipe0 [2])) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|PC0|A_pipe1 [2])))

	.dataa(\CPU_inst|PC0|A_pipe0 [2]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe1 [2]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~2 .lut_mask = 16'hAAF0;
defparam \CPU_inst|PC0|A_pipe1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N23
dffeas \CPU_inst|PC0|A_pipe1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~2_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [2]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N3
dffeas \CPU_inst|PC0|xec_return_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N2
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~17 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~17_combout  = (\CPU_inst|decode_unit0|JMP~q  & (\CPU_inst|decode_unit0|PC_I_field_reg [2])) # (!\CPU_inst|decode_unit0|JMP~q  & ((\CPU_inst|PC0|xec_return_addr [2])))

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [2]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|xec_return_addr [2]),
	.datad(\CPU_inst|decode_unit0|JMP~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~17 .lut_mask = 16'hAAF0;
defparam \CPU_inst|PC0|PC_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N17
dffeas \intcon_inst|int_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|WideOr1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|int_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|int_addr[2] .is_wysiwyg = "true";
defparam \intcon_inst|int_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N4
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~8 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~8_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|PC0|A_pipe1 [2])) # (!\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|PC0|A_pipe2 [2])))

	.dataa(\CPU_inst|PC0|A_pipe1 [2]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe2 [2]),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~8 .lut_mask = 16'hAAF0;
defparam \CPU_inst|PC0|A_pipe2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N5
dffeas \CPU_inst|PC0|A_pipe2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~8_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [2]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N6
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[2]~2 (
// Equation(s):
// \CPU_inst|PC0|stack_in[2]~2_combout  = (\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe2 [2]))) # (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe1 [2]))

	.dataa(\CPU_inst|PC0|A_pipe1 [2]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe2 [2]),
	.datad(\CPU_inst|interrupt~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[2]~2 .lut_mask = 16'hF0AA;
defparam \CPU_inst|PC0|stack_in[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N7
dffeas \CPU_inst|PC0|cstack0|input_buf[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~114feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~114feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~114feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~114feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~114feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~114 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~114feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~114 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~98 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~98 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~98 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~283 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~283_combout  = (\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~114_q )) # 
// (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~98_q )))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~114_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~98_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~283_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~283 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|cstack0|stack_mem~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~242 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~242 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~242 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~226feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~226feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~226feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~226feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~226feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~226 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~226feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~226 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~226 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~284 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~284_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~283_combout  & (\CPU_inst|PC0|cstack0|stack_mem~242_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~283_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~226_q ))))) # (!\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~283_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~283_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~242_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~226_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~284_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~284 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|cstack0|stack_mem~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~178feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~178feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~178feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~178feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~178feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~178 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~178feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~178 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~178 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~162 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~162 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~162 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~34 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~34 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~276 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~276_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~162_q ) # ((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~34_q  & 
// !\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~162_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~34_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~276_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~276 .lut_mask = 16'hAAD8;
defparam \CPU_inst|PC0|cstack0|stack_mem~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~50 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~50 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~277 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~277_combout  = (\CPU_inst|PC0|cstack0|stack_mem~276_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~178_q ) # ((!\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|stack_mem~276_combout  & 
// (((\CPU_inst|PC0|cstack0|stack_mem~50_q  & \CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~178_q ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~276_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~50_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~277_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~277 .lut_mask = 16'hB8CC;
defparam \CPU_inst|PC0|cstack0|stack_mem~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~130feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~130feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~130feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~130feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~130feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~130 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~130feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~130 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~130 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~2 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~280 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~280_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~130_q ) # ((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~2_q  & 
// !\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~130_q ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~2_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~280_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~280 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|cstack0|stack_mem~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~146 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~146 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~146 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~18feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~18feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~18feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~18feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~18feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~18 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~18 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~281 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~281_combout  = (\CPU_inst|PC0|cstack0|stack_mem~280_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~146_q )) # (!\CPU_inst|PC0|cstack0|address [0]))) # (!\CPU_inst|PC0|cstack0|stack_mem~280_combout  & 
// (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~18_q ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~280_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~146_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~18_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~281_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~281 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|cstack0|stack_mem~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~82feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~82feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~82feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~82feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~82feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~82 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~82 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~66 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~66 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~278 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~278_combout  = (\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~82_q )) # 
// (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~66_q )))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~82_q ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~66_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~278_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~278 .lut_mask = 16'hEE30;
defparam \CPU_inst|PC0|cstack0|stack_mem~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~210 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~210 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~210 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~194feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~194feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|input_buf [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~194feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~194feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|stack_mem~194feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~194 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~194feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~194 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~194 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~279 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~279_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~278_combout  & (\CPU_inst|PC0|cstack0|stack_mem~210_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~278_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~194_q ))))) # (!\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~278_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~278_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~210_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~194_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~279_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~279 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|cstack0|stack_mem~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~282 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~282_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [2])) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~279_combout ))) # 
// (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~281_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~281_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~279_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~282_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~282 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~285 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~285_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~282_combout  & (\CPU_inst|PC0|cstack0|stack_mem~284_combout )) # (!\CPU_inst|PC0|cstack0|stack_mem~282_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~277_combout ))))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~282_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~284_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~277_combout ),
	.datac(\CPU_inst|PC0|cstack0|address [1]),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~282_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~285_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~285 .lut_mask = 16'hAFC0;
defparam \CPU_inst|PC0|cstack0|stack_mem~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N23
dffeas \CPU_inst|PC0|cstack0|output_buf[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~285_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N20
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~16 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~16_combout  = (\CPU_inst|interrupt~q  & (\intcon_inst|int_addr [2])) # (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|cstack0|output_buf [2])))

	.dataa(gnd),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\intcon_inst|int_addr [2]),
	.datad(\CPU_inst|PC0|cstack0|output_buf [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~16 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|PC_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N2
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~18 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~18_combout  = (\CPU_inst|interrupt~q  & (((\CPU_inst|PC0|PC_reg~16_combout )))) # (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|always2~0_combout  & ((\CPU_inst|PC0|PC_reg~16_combout ))) # (!\CPU_inst|PC0|always2~0_combout  & 
// (\CPU_inst|PC0|PC_reg~17_combout ))))

	.dataa(\CPU_inst|PC0|PC_reg~17_combout ),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|PC0|always2~0_combout ),
	.datad(\CPU_inst|PC0|PC_reg~16_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~18 .lut_mask = 16'hFE02;
defparam \CPU_inst|PC0|PC_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y7_N5
dffeas \CPU_inst|PC0|A_miss_next[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [2]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss_next [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss_next[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss_next[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N4
cycloneive_lcell_comb \CPU_inst|PC0|Add1~34 (
// Equation(s):
// \CPU_inst|PC0|Add1~34_combout  = (\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|prev_p_miss~q  & (\CPU_inst|PC0|Add1~6_combout )) # (!\CPU_inst|PC0|prev_p_miss~q  & ((\CPU_inst|PC0|A_miss_next [2]))))) # (!\CPU_inst|PC0|p_miss~q  & 
// (\CPU_inst|PC0|Add1~6_combout ))

	.dataa(\CPU_inst|PC0|Add1~6_combout ),
	.datab(\CPU_inst|PC0|p_miss~q ),
	.datac(\CPU_inst|PC0|A_miss_next [2]),
	.datad(\CPU_inst|PC0|prev_p_miss~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~34 .lut_mask = 16'hAAE2;
defparam \CPU_inst|PC0|Add1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N16
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[2]~1 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[2]~1_combout  = (\CPU_inst|PC0|always2~1_combout  & (\CPU_inst|PC0|PC_reg~18_combout )) # (!\CPU_inst|PC0|always2~1_combout  & ((\CPU_inst|PC0|Add1~34_combout )))

	.dataa(\CPU_inst|PC0|PC_reg~18_combout ),
	.datab(\CPU_inst|PC0|always2~1_combout ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|Add1~34_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[2]~1 .lut_mask = 16'hBB88;
defparam \CPU_inst|PC0|PC_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N17
dffeas \CPU_inst|PC0|PC_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg[2]~1_combout ),
	.asdata(\CPU_inst|PC0|adder_out[2]~7_combout ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always2~2_combout ),
	.ena(\CPU_inst|PC0|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N3
dffeas \CPU_inst|PC0|A_miss[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_miss_next [2]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU_inst|PC0|p_miss~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N2
cycloneive_lcell_comb \CPU_inst|PC0|A[2]~2 (
// Equation(s):
// \CPU_inst|PC0|A[2]~2_combout  = (\CPU_inst|PC0|p_miss~q  & ((\CPU_inst|PC0|A_miss [2]))) # (!\CPU_inst|PC0|p_miss~q  & (\CPU_inst|PC0|PC_reg [2]))

	.dataa(\CPU_inst|PC0|p_miss~q ),
	.datab(\CPU_inst|PC0|PC_reg [2]),
	.datac(\CPU_inst|PC0|A_miss [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A[2]~2 .lut_mask = 16'hE4E4;
defparam \CPU_inst|PC0|A[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N1
dffeas \p_cache_inst|CPU_address_hold[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[2]~15_combout ),
	.asdata(\CPU_inst|PC0|A[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MSC_inst|p1_reset~combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[2] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N16
cycloneive_lcell_comb \p_cache_inst|cache_address[0]~0 (
// Equation(s):
// \p_cache_inst|cache_address[0]~0_combout  = (\SDRAM_controller|ready1~q  & ((\p_cache_inst|fetch_active~q  & (\p_cache_inst|CPU_address_hold [2])) # (!\p_cache_inst|fetch_active~q  & ((\CPU_inst|PC0|A[2]~2_combout ))))) # (!\SDRAM_controller|ready1~q  & 
// (((\CPU_inst|PC0|A[2]~2_combout ))))

	.dataa(\p_cache_inst|CPU_address_hold [2]),
	.datab(\SDRAM_controller|ready1~q ),
	.datac(\CPU_inst|PC0|A[2]~2_combout ),
	.datad(\p_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\p_cache_inst|cache_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|cache_address[0]~0 .lut_mask = 16'hB8F0;
defparam \p_cache_inst|cache_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N18
cycloneive_lcell_comb \p_cache_inst|Mux6~0 (
// Equation(s):
// \p_cache_inst|Mux6~0_combout  = (\p_cache_inst|word_address [0] & ((\p_cache_inst|word_address [1]) # ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [25])))) # (!\p_cache_inst|word_address [0] & (!\p_cache_inst|word_address [1] & 
// ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\p_cache_inst|word_address [0]),
	.datab(\p_cache_inst|word_address [1]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [25]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux6~0 .lut_mask = 16'hB9A8;
defparam \p_cache_inst|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N4
cycloneive_lcell_comb \p_cache_inst|Mux6~1 (
// Equation(s):
// \p_cache_inst|Mux6~1_combout  = (\p_cache_inst|word_address [1] & ((\p_cache_inst|Mux6~0_combout  & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [57])) # (!\p_cache_inst|Mux6~0_combout  & 
// ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [41]))))) # (!\p_cache_inst|word_address [1] & (((\p_cache_inst|Mux6~0_combout ))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [57]),
	.datab(\p_cache_inst|word_address [1]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [41]),
	.datad(\p_cache_inst|Mux6~0_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux6~1 .lut_mask = 16'hBBC0;
defparam \p_cache_inst|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N30
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~7 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~7_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout  & (\p_cache_inst|Mux6~1_combout  & !\CPU_inst|PC0|stack_pop~1_combout )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datab(\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout ),
	.datac(\p_cache_inst|Mux6~1_combout ),
	.datad(\CPU_inst|PC0|stack_pop~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~7 .lut_mask = 16'h0040;
defparam \CPU_inst|decode_unit0|I_alternate~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N31
dffeas \CPU_inst|decode_unit0|I_alternate[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[9] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N0
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~22 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~22_combout  = (!\p_cache_inst|p_miss_hold~q  & (\p_cache_inst|Mux6~1_combout  & \p_cache_inst|Equal0~2_combout ))

	.dataa(gnd),
	.datab(\p_cache_inst|p_miss_hold~q ),
	.datac(\p_cache_inst|Mux6~1_combout ),
	.datad(\p_cache_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~22 .lut_mask = 16'h3000;
defparam \CPU_inst|decode_unit0|I_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N20
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg[9]~9 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg[9]~9_combout  = (\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [9])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_reg~22_combout )))

	.dataa(\CPU_inst|decode_unit0|I_alternate [9]),
	.datab(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg~22_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[9]~9 .lut_mask = 16'hBB88;
defparam \CPU_inst|decode_unit0|I_reg[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N21
dffeas \CPU_inst|decode_unit0|I_reg[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg[9]~9_combout ),
	.asdata(\CPU_inst|decode_unit0|I_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.sload(\CPU_inst|hazard_unit0|hazard~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[9] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N0
cycloneive_lcell_comb \CPU_inst|decode_unit0|src_raddr_reg~3 (
// Equation(s):
// \CPU_inst|decode_unit0|src_raddr_reg~3_combout  = (\CPU_inst|decode_unit0|I_reg [10] & (((!\CPU_inst|decode_unit0|Decoder1~0_combout ) # (!\CPU_inst|decode_unit0|I_reg [8])) # (!\CPU_inst|decode_unit0|I_reg [9])))

	.dataa(\CPU_inst|decode_unit0|I_reg [9]),
	.datab(\CPU_inst|decode_unit0|I_reg [10]),
	.datac(\CPU_inst|decode_unit0|I_reg [8]),
	.datad(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|src_raddr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|src_raddr_reg~3 .lut_mask = 16'h4CCC;
defparam \CPU_inst|decode_unit0|src_raddr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N1
dffeas \CPU_inst|decode_unit0|src_raddr_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|src_raddr_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|src_raddr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|src_raddr_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|src_raddr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N6
cycloneive_lcell_comb \CPU_inst|src_raddr1[2]~feeder (
// Equation(s):
// \CPU_inst|src_raddr1[2]~feeder_combout  = \CPU_inst|decode_unit0|src_raddr_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|src_raddr_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|src_raddr1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|src_raddr1[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|src_raddr1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N7
dffeas \CPU_inst|src_raddr1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|src_raddr1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|src_raddr1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|src_raddr1[2] .is_wysiwyg = "true";
defparam \CPU_inst|src_raddr1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N31
dffeas \CPU_inst|reg_file0|prev_a_address[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|src_raddr1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_a_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_a_address[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_a_address[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N17
dffeas \CPU_inst|reg_file0|prev_w_address[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|dest_waddr4 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_w_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_address[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_w_address[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N19
dffeas \CPU_inst|reg_file0|prev_w_address[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|dest_waddr4 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_w_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_address[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_w_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N16
cycloneive_lcell_comb \CPU_inst|reg_file0|a_forward1~1 (
// Equation(s):
// \CPU_inst|reg_file0|a_forward1~1_combout  = (\CPU_inst|reg_file0|prev_a_address [2] & (\CPU_inst|reg_file0|prev_w_address [2] & (\CPU_inst|reg_file0|prev_a_address [3] $ (!\CPU_inst|reg_file0|prev_w_address [3])))) # (!\CPU_inst|reg_file0|prev_a_address 
// [2] & (!\CPU_inst|reg_file0|prev_w_address [2] & (\CPU_inst|reg_file0|prev_a_address [3] $ (!\CPU_inst|reg_file0|prev_w_address [3]))))

	.dataa(\CPU_inst|reg_file0|prev_a_address [2]),
	.datab(\CPU_inst|reg_file0|prev_a_address [3]),
	.datac(\CPU_inst|reg_file0|prev_w_address [3]),
	.datad(\CPU_inst|reg_file0|prev_w_address [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_forward1~1 .lut_mask = 16'h8241;
defparam \CPU_inst|reg_file0|a_forward1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N29
dffeas \CPU_inst|reg_file0|prev_w_data[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_w_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_data[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_w_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[2]~15 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[2]~15_combout  = (\CPU_inst|reg_file0|a_forward1~1_combout  & (\CPU_inst|reg_file0|prev_wren~q  & (\CPU_inst|reg_file0|prev_w_data [2] & \CPU_inst|reg_file0|a_forward1~0_combout )))

	.dataa(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.datab(\CPU_inst|reg_file0|prev_wren~q ),
	.datac(\CPU_inst|reg_file0|prev_w_data [2]),
	.datad(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[2]~15 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|a_data[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N5
dffeas \CPU_inst|reg_file0|r6[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r6 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r6[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N15
dffeas \CPU_inst|reg_file0|r2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r2[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N14
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux5~2 (
// Equation(s):
// \CPU_inst|reg_file0|Mux5~2_combout  = (\CPU_inst|src_raddr1 [3] & (((\CPU_inst|src_raddr1 [2])))) # (!\CPU_inst|src_raddr1 [3] & ((\CPU_inst|src_raddr1 [2] & (\CPU_inst|reg_file0|r6 [2])) # (!\CPU_inst|src_raddr1 [2] & ((\CPU_inst|reg_file0|r2 [2])))))

	.dataa(\CPU_inst|src_raddr1 [3]),
	.datab(\CPU_inst|reg_file0|r6 [2]),
	.datac(\CPU_inst|reg_file0|r2 [2]),
	.datad(\CPU_inst|src_raddr1 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux5~2 .lut_mask = 16'hEE50;
defparam \CPU_inst|reg_file0|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N15
dffeas \CPU_inst|reg_file0|r16[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r16 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r16[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r16[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
cycloneive_lcell_comb \CPU_inst|reg_file0|r12[2]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|r12[2]~feeder_combout  = \CPU_inst|ALU0|alu_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|r12[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|r12[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N21
dffeas \CPU_inst|reg_file0|r12[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|r12[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r12 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r12[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux5~3 (
// Equation(s):
// \CPU_inst|reg_file0|Mux5~3_combout  = (\CPU_inst|reg_file0|Mux5~2_combout  & (((\CPU_inst|reg_file0|r16 [2])) # (!\CPU_inst|src_raddr1 [3]))) # (!\CPU_inst|reg_file0|Mux5~2_combout  & (\CPU_inst|src_raddr1 [3] & ((\CPU_inst|reg_file0|r12 [2]))))

	.dataa(\CPU_inst|reg_file0|Mux5~2_combout ),
	.datab(\CPU_inst|src_raddr1 [3]),
	.datac(\CPU_inst|reg_file0|r16 [2]),
	.datad(\CPU_inst|reg_file0|r12 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux5~3 .lut_mask = 16'hE6A2;
defparam \CPU_inst|reg_file0|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N15
dffeas \CPU_inst|reg_file0|r4[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r4[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N14
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux5~4 (
// Equation(s):
// \CPU_inst|reg_file0|Mux5~4_combout  = (\CPU_inst|src_raddr1 [2] & (\CPU_inst|reg_file0|r4 [2])) # (!\CPU_inst|src_raddr1 [2] & ((\CPU_inst|reg_file0|aux [2])))

	.dataa(gnd),
	.datab(\CPU_inst|src_raddr1 [2]),
	.datac(\CPU_inst|reg_file0|r4 [2]),
	.datad(\CPU_inst|reg_file0|aux [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux5~4 .lut_mask = 16'hF3C0;
defparam \CPU_inst|reg_file0|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N5
dffeas \CPU_inst|reg_file0|r14[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r14 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r14[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r14[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N4
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux5~5 (
// Equation(s):
// \CPU_inst|reg_file0|Mux5~5_combout  = (\CPU_inst|src_raddr1 [3] & (((\CPU_inst|reg_file0|r14 [2] & \CPU_inst|src_raddr1 [2])))) # (!\CPU_inst|src_raddr1 [3] & (\CPU_inst|reg_file0|Mux5~4_combout ))

	.dataa(\CPU_inst|reg_file0|Mux5~4_combout ),
	.datab(\CPU_inst|src_raddr1 [3]),
	.datac(\CPU_inst|reg_file0|r14 [2]),
	.datad(\CPU_inst|src_raddr1 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux5~5 .lut_mask = 16'hE222;
defparam \CPU_inst|reg_file0|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux5~6 (
// Equation(s):
// \CPU_inst|reg_file0|Mux5~6_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|Mux5~3_combout ) # ((\CPU_inst|src_raddr1 [0])))) # (!\CPU_inst|src_raddr1 [1] & (((!\CPU_inst|src_raddr1 [0] & \CPU_inst|reg_file0|Mux5~5_combout ))))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|reg_file0|Mux5~3_combout ),
	.datac(\CPU_inst|src_raddr1 [0]),
	.datad(\CPU_inst|reg_file0|Mux5~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux5~6 .lut_mask = 16'hADA8;
defparam \CPU_inst|reg_file0|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
cycloneive_lcell_comb \CPU_inst|reg_file0|r11[2]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|r11[2]~feeder_combout  = \CPU_inst|ALU0|alu_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|r11[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|r11[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|r11[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N13
dffeas \CPU_inst|reg_file0|r11[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|r11[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r11 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r11[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r11[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|r1[2]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|r1[2]~feeder_combout  = \CPU_inst|ALU0|alu_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|r1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|r1[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|r1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N23
dffeas \CPU_inst|reg_file0|r1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|r1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r1[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux5~0 (
// Equation(s):
// \CPU_inst|reg_file0|Mux5~0_combout  = (\CPU_inst|src_raddr1 [3] & ((\CPU_inst|reg_file0|r11 [2]) # ((\CPU_inst|src_raddr1 [2])))) # (!\CPU_inst|src_raddr1 [3] & (((!\CPU_inst|src_raddr1 [2] & \CPU_inst|reg_file0|r1 [2]))))

	.dataa(\CPU_inst|reg_file0|r11 [2]),
	.datab(\CPU_inst|src_raddr1 [3]),
	.datac(\CPU_inst|src_raddr1 [2]),
	.datad(\CPU_inst|reg_file0|r1 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux5~0 .lut_mask = 16'hCBC8;
defparam \CPU_inst|reg_file0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N11
dffeas \CPU_inst|reg_file0|r5[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r5[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r5[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N13
dffeas \CPU_inst|reg_file0|r15[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r15 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r15[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r15[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux5~1 (
// Equation(s):
// \CPU_inst|reg_file0|Mux5~1_combout  = (\CPU_inst|reg_file0|Mux5~0_combout  & (((\CPU_inst|reg_file0|r15 [2])) # (!\CPU_inst|src_raddr1 [2]))) # (!\CPU_inst|reg_file0|Mux5~0_combout  & (\CPU_inst|src_raddr1 [2] & (\CPU_inst|reg_file0|r5 [2])))

	.dataa(\CPU_inst|reg_file0|Mux5~0_combout ),
	.datab(\CPU_inst|src_raddr1 [2]),
	.datac(\CPU_inst|reg_file0|r5 [2]),
	.datad(\CPU_inst|reg_file0|r15 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux5~1 .lut_mask = 16'hEA62;
defparam \CPU_inst|reg_file0|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N27
dffeas \CPU_inst|reg_file0|r3[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r3[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N19
dffeas \CPU_inst|reg_file0|r13[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r13 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r13[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r13[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux5~7 (
// Equation(s):
// \CPU_inst|reg_file0|Mux5~7_combout  = (\CPU_inst|src_raddr1 [2] & (\CPU_inst|src_raddr1 [3])) # (!\CPU_inst|src_raddr1 [2] & ((\CPU_inst|src_raddr1 [3] & ((\CPU_inst|reg_file0|r13 [2]))) # (!\CPU_inst|src_raddr1 [3] & (\CPU_inst|reg_file0|r3 [2]))))

	.dataa(\CPU_inst|src_raddr1 [2]),
	.datab(\CPU_inst|src_raddr1 [3]),
	.datac(\CPU_inst|reg_file0|r3 [2]),
	.datad(\CPU_inst|reg_file0|r13 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux5~7 .lut_mask = 16'hDC98;
defparam \CPU_inst|reg_file0|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N12
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux5~8 (
// Equation(s):
// \CPU_inst|reg_file0|Mux5~8_combout  = (\CPU_inst|src_raddr1 [2] & ((\CPU_inst|reg_file0|Mux5~7_combout  & ((\CPU_inst|reg_file0|ivr_reg [2]))) # (!\CPU_inst|reg_file0|Mux5~7_combout  & (\CPU_inst|reg_file0|ivl_reg [2])))) # (!\CPU_inst|src_raddr1 [2] & 
// (((\CPU_inst|reg_file0|Mux5~7_combout ))))

	.dataa(\CPU_inst|reg_file0|ivl_reg [2]),
	.datab(\CPU_inst|src_raddr1 [2]),
	.datac(\CPU_inst|reg_file0|ivr_reg [2]),
	.datad(\CPU_inst|reg_file0|Mux5~7_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux5~8 .lut_mask = 16'hF388;
defparam \CPU_inst|reg_file0|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux5~9 (
// Equation(s):
// \CPU_inst|reg_file0|Mux5~9_combout  = (\CPU_inst|reg_file0|Mux5~6_combout  & (((\CPU_inst|reg_file0|Mux5~8_combout )) # (!\CPU_inst|src_raddr1 [0]))) # (!\CPU_inst|reg_file0|Mux5~6_combout  & (\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|Mux5~1_combout 
// )))

	.dataa(\CPU_inst|reg_file0|Mux5~6_combout ),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|Mux5~1_combout ),
	.datad(\CPU_inst|reg_file0|Mux5~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux5~9 .lut_mask = 16'hEA62;
defparam \CPU_inst|reg_file0|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N23
dffeas \CPU_inst|reg_file0|a_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|Mux5~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|a_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|a_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N30
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[2]~16 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[2]~16_combout  = (\CPU_inst|reg_file0|a_reg [2] & (((!\CPU_inst|reg_file0|a_forward1~1_combout ) # (!\CPU_inst|reg_file0|prev_wren~q )) # (!\CPU_inst|reg_file0|a_forward1~0_combout )))

	.dataa(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.datab(\CPU_inst|reg_file0|prev_wren~q ),
	.datac(\CPU_inst|reg_file0|a_reg [2]),
	.datad(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[2]~16 .lut_mask = 16'h70F0;
defparam \CPU_inst|reg_file0|a_data[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N26
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[2]~17 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[2]~17_combout  = (\CPU_inst|reg_file0|a_forward0~2_combout  & (((\CPU_inst|ALU0|alu_reg [2])))) # (!\CPU_inst|reg_file0|a_forward0~2_combout  & ((\CPU_inst|reg_file0|a_data[2]~15_combout ) # 
// ((\CPU_inst|reg_file0|a_data[2]~16_combout ))))

	.dataa(\CPU_inst|reg_file0|a_data[2]~15_combout ),
	.datab(\CPU_inst|ALU0|alu_reg [2]),
	.datac(\CPU_inst|reg_file0|a_data[2]~16_combout ),
	.datad(\CPU_inst|reg_file0|a_forward0~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[2]~17 .lut_mask = 16'hCCFA;
defparam \CPU_inst|reg_file0|a_data[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N22
cycloneive_lcell_comb \CPU_inst|PC0|WideOr0~1 (
// Equation(s):
// \CPU_inst|PC0|WideOr0~1_combout  = (\CPU_inst|reg_file0|a_data[2]~17_combout ) # ((\CPU_inst|reg_file0|a_data[3]~14_combout ) # ((\CPU_inst|reg_file0|a_data[1]~20_combout ) # (\CPU_inst|reg_file0|a_data[0]~23_combout )))

	.dataa(\CPU_inst|reg_file0|a_data[2]~17_combout ),
	.datab(\CPU_inst|reg_file0|a_data[3]~14_combout ),
	.datac(\CPU_inst|reg_file0|a_data[1]~20_combout ),
	.datad(\CPU_inst|reg_file0|a_data[0]~23_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \CPU_inst|PC0|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
cycloneive_lcell_comb \CPU_inst|PC0|stack_pop~1 (
// Equation(s):
// \CPU_inst|PC0|stack_pop~1_combout  = ((\CPU_inst|NZT2~q  & ((\CPU_inst|PC0|WideOr0~1_combout ) # (\CPU_inst|PC0|WideOr0~0_combout )))) # (!\CPU_inst|PC0|stack_pop~0_combout )

	.dataa(\CPU_inst|NZT2~q ),
	.datab(\CPU_inst|PC0|stack_pop~0_combout ),
	.datac(\CPU_inst|PC0|WideOr0~1_combout ),
	.datad(\CPU_inst|PC0|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_pop~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_pop~1 .lut_mask = 16'hBBB3;
defparam \CPU_inst|PC0|stack_pop~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N30
cycloneive_lcell_comb \CPU_inst|decode_unit0|WideOr1~0 (
// Equation(s):
// \CPU_inst|decode_unit0|WideOr1~0_combout  = \CPU_inst|decode_unit0|I_reg [13] $ (((!\CPU_inst|decode_unit0|I_reg [14] & \CPU_inst|decode_unit0|I_reg [15])))

	.dataa(\CPU_inst|decode_unit0|I_reg [14]),
	.datab(\CPU_inst|decode_unit0|I_reg [15]),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [13]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|WideOr1~0 .lut_mask = 16'hBB44;
defparam \CPU_inst|decode_unit0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N8
cycloneive_lcell_comb \CPU_inst|decode_unit0|alu_op_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|alu_op_reg~0_combout  = (!\CPU_inst|hazard_unit0|decoder_RST~0_combout  & ((\CPU_inst|hazard_unit0|hazard~14_combout  & (\CPU_inst|decode_unit0|alu_op_reg [0])) # (!\CPU_inst|hazard_unit0|hazard~14_combout  & 
// ((\CPU_inst|decode_unit0|WideOr1~0_combout )))))

	.dataa(\CPU_inst|hazard_unit0|hazard~14_combout ),
	.datab(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.datac(\CPU_inst|decode_unit0|alu_op_reg [0]),
	.datad(\CPU_inst|decode_unit0|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|alu_op_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_op_reg~0 .lut_mask = 16'h3120;
defparam \CPU_inst|decode_unit0|alu_op_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N9
dffeas \CPU_inst|decode_unit0|alu_op_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|alu_op_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|alu_op_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_op_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|alu_op_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N2
cycloneive_lcell_comb \CPU_inst|alu_op1~0 (
// Equation(s):
// \CPU_inst|alu_op1~0_combout  = (!\CPU_inst|PC0|stack_pop~1_combout  & (\CPU_inst|hazard_unit0|hazard~13_combout  & (\CPU_inst|decode_unit0|alu_op_reg [0] & !\CPU_inst|hazard_unit0|decoder_flush~0_combout )))

	.dataa(\CPU_inst|PC0|stack_pop~1_combout ),
	.datab(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.datac(\CPU_inst|decode_unit0|alu_op_reg [0]),
	.datad(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_op1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_op1~0 .lut_mask = 16'h0040;
defparam \CPU_inst|alu_op1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N3
dffeas \CPU_inst|alu_op1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_op1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op1[0] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N20
cycloneive_lcell_comb \CPU_inst|alu_op2~0 (
// Equation(s):
// \CPU_inst|alu_op2~0_combout  = (\CPU_inst|alu_op1 [0] & (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|stack_pop~2_combout  & !\CPU_inst|interrupt~q )))

	.dataa(\CPU_inst|alu_op1 [0]),
	.datab(\CPU_inst|CALL2~q ),
	.datac(\CPU_inst|PC0|stack_pop~2_combout ),
	.datad(\CPU_inst|interrupt~q ),
	.cin(gnd),
	.combout(\CPU_inst|alu_op2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_op2~0 .lut_mask = 16'h0020;
defparam \CPU_inst|alu_op2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N21
dffeas \CPU_inst|alu_op2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_op2~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op2[0] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N3
dffeas \CPU_inst|alu_op3[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|alu_op2 [0]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op3[0] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg~9 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg~9_combout  = \CPU_inst|alu_b_mux_out[7]~1_combout  $ (((\CPU_inst|alu_a_source3~q  & (\CPU_inst|mask0|mask_reg [7])) # (!\CPU_inst|alu_a_source3~q  & ((\CPU_inst|right_rotate0|rotate_reg [7])))))

	.dataa(\CPU_inst|alu_a_source3~q ),
	.datab(\CPU_inst|alu_b_mux_out[7]~1_combout ),
	.datac(\CPU_inst|mask0|mask_reg [7]),
	.datad(\CPU_inst|right_rotate0|rotate_reg [7]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg~9 .lut_mask = 16'h396C;
defparam \CPU_inst|ALU0|alu_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg~8 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg~8_combout  = (\CPU_inst|alu_b_mux_out[7]~1_combout  & ((\CPU_inst|alu_a_source3~q  & (\CPU_inst|mask0|mask_reg [7])) # (!\CPU_inst|alu_a_source3~q  & ((\CPU_inst|right_rotate0|rotate_reg [7])))))

	.dataa(\CPU_inst|alu_a_source3~q ),
	.datab(\CPU_inst|alu_b_mux_out[7]~1_combout ),
	.datac(\CPU_inst|mask0|mask_reg [7]),
	.datad(\CPU_inst|right_rotate0|rotate_reg [7]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg~8 .lut_mask = 16'hC480;
defparam \CPU_inst|ALU0|alu_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg[7]~0 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg[7]~0_combout  = (\CPU_inst|alu_op3 [0] & (\CPU_inst|ALU0|alu_reg~9_combout )) # (!\CPU_inst|alu_op3 [0] & ((\CPU_inst|ALU0|alu_reg~8_combout )))

	.dataa(\CPU_inst|alu_op3 [0]),
	.datab(\CPU_inst|ALU0|alu_reg~9_combout ),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[7]~0 .lut_mask = 16'hDD88;
defparam \CPU_inst|ALU0|alu_reg[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneive_lcell_comb \CPU_inst|ALU0|Mux0~0 (
// Equation(s):
// \CPU_inst|ALU0|Mux0~0_combout  = (\CPU_inst|alu_op3 [2] & ((\CPU_inst|alu_b_mux_out[7]~1_combout ))) # (!\CPU_inst|alu_op3 [2] & (\CPU_inst|alu_a_mux_out[7]~0_combout ))

	.dataa(\CPU_inst|alu_a_mux_out[7]~0_combout ),
	.datab(\CPU_inst|alu_op3 [2]),
	.datac(\CPU_inst|alu_b_mux_out[7]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux0~0 .lut_mask = 16'hE2E2;
defparam \CPU_inst|ALU0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneive_lcell_comb \CPU_inst|ALU0|Mux0~1 (
// Equation(s):
// \CPU_inst|ALU0|Mux0~1_combout  = (\CPU_inst|alu_op3 [0] & (\CPU_inst|ALU0|add_result[7]~14_combout )) # (!\CPU_inst|alu_op3 [0] & ((\CPU_inst|ALU0|Mux0~0_combout )))

	.dataa(\CPU_inst|alu_op3 [0]),
	.datab(\CPU_inst|ALU0|add_result[7]~14_combout ),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux0~1 .lut_mask = 16'hDD88;
defparam \CPU_inst|ALU0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N7
dffeas \CPU_inst|ALU0|alu_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|alu_reg[7]~0_combout ),
	.asdata(\CPU_inst|ALU0|Mux0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|alu_op3 [1]),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|alu_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|alu_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneive_lcell_comb \CPU_inst|reg_file0|ivl_reg[7]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|ivl_reg[7]~feeder_combout  = \CPU_inst|ALU0|alu_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|ALU0|alu_reg [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|ivl_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivl_reg[7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|reg_file0|ivl_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N31
dffeas \CPU_inst|reg_file0|ivl_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|ivl_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivl_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivl_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivl_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneive_lcell_comb \WideAnd1~1 (
// Equation(s):
// \WideAnd1~1_combout  = (\CPU_inst|reg_file0|ivl_reg [7] & (\CPU_inst|reg_file0|ivl_reg [6] & (\CPU_inst|reg_file0|ivl_reg [4] & \CPU_inst|reg_file0|ivl_reg [5])))

	.dataa(\CPU_inst|reg_file0|ivl_reg [7]),
	.datab(\CPU_inst|reg_file0|ivl_reg [6]),
	.datac(\CPU_inst|reg_file0|ivl_reg [4]),
	.datad(\CPU_inst|reg_file0|ivl_reg [5]),
	.cin(gnd),
	.combout(\WideAnd1~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideAnd1~1 .lut_mask = 16'h8000;
defparam \WideAnd1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneive_lcell_comb \WideAnd1~5 (
// Equation(s):
// \WideAnd1~5_combout  = (\WideAnd1~1_combout  & (\WideAnd1~0_combout  & (\CPU_inst|reg_file0|ivr_reg [5] & \WideAnd1~2_combout )))

	.dataa(\WideAnd1~1_combout ),
	.datab(\WideAnd1~0_combout ),
	.datac(\CPU_inst|reg_file0|ivr_reg [5]),
	.datad(\WideAnd1~2_combout ),
	.cin(gnd),
	.combout(\WideAnd1~5_combout ),
	.cout());
// synopsys translate_off
defparam \WideAnd1~5 .lut_mask = 16'h8000;
defparam \WideAnd1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cycloneive_lcell_comb \MSC_en~0 (
// Equation(s):
// \MSC_en~0_combout  = (\WideAnd1~5_combout  & (!\CPU_inst|n_LB_w6~q  & (\CPU_inst|reg_file0|ivr_reg [4] & \CPU_inst|WC6~q )))

	.dataa(\WideAnd1~5_combout ),
	.datab(\CPU_inst|n_LB_w6~q ),
	.datac(\CPU_inst|reg_file0|ivr_reg [4]),
	.datad(\CPU_inst|WC6~q ),
	.cin(gnd),
	.combout(\MSC_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_en~0 .lut_mask = 16'h2000;
defparam \MSC_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N2
cycloneive_lcell_comb \MSC_inst|p2_reset_reg~0 (
// Equation(s):
// \MSC_inst|p2_reset_reg~0_combout  = (\MSC_en~0_combout  & (!\CPU_inst|reg_file0|ivr_reg [2] & (\CPU_inst|shift_merge0|LBD_reg [0] & \CPU_inst|reg_file0|ivr_reg [3])))

	.dataa(\MSC_en~0_combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [2]),
	.datac(\CPU_inst|shift_merge0|LBD_reg [0]),
	.datad(\CPU_inst|reg_file0|ivr_reg [3]),
	.cin(gnd),
	.combout(\MSC_inst|p2_reset_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p2_reset_reg~0 .lut_mask = 16'h2000;
defparam \MSC_inst|p2_reset_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N3
dffeas \MSC_inst|p2_reset_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|p2_reset_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MSC_inst|p2_reset_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|p2_reset_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|p2_reset_reg .is_wysiwyg = "true";
defparam \MSC_inst|p2_reset_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N12
cycloneive_lcell_comb \MSC_inst|prev_p2_reset_reg~feeder (
// Equation(s):
// \MSC_inst|prev_p2_reset_reg~feeder_combout  = \MSC_inst|p2_reset_reg~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MSC_inst|p2_reset_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MSC_inst|prev_p2_reset_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|prev_p2_reset_reg~feeder .lut_mask = 16'hF0F0;
defparam \MSC_inst|prev_p2_reset_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N13
dffeas \MSC_inst|prev_p2_reset_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|prev_p2_reset_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|prev_p2_reset_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|prev_p2_reset_reg .is_wysiwyg = "true";
defparam \MSC_inst|prev_p2_reset_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N2
cycloneive_lcell_comb \MSC_inst|p2_reset_req~0 (
// Equation(s):
// \MSC_inst|p2_reset_req~0_combout  = (\MSC_inst|p2_reset_req~q  & ((\MSC_inst|prev_p2_reset_reg~q ) # ((!\MSC_inst|p2_reset_reg~q )))) # (!\MSC_inst|p2_reset_req~q  & (((!\MSC_inst|p2_idle~0_combout ))))

	.dataa(\MSC_inst|prev_p2_reset_reg~q ),
	.datab(\MSC_inst|p2_reset_reg~q ),
	.datac(\MSC_inst|p2_reset_req~q ),
	.datad(\MSC_inst|p2_idle~0_combout ),
	.cin(gnd),
	.combout(\MSC_inst|p2_reset_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p2_reset_req~0 .lut_mask = 16'hB0BF;
defparam \MSC_inst|p2_reset_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N3
dffeas \MSC_inst|p2_reset_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|p2_reset_req~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|p2_reset_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|p2_reset_req .is_wysiwyg = "true";
defparam \MSC_inst|p2_reset_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N4
cycloneive_lcell_comb \d_cache_inst|always0~0 (
// Equation(s):
// \d_cache_inst|always0~0_combout  = (!\rst~q  & ((\MSC_inst|p2_idle~0_combout ) # ((\MSC_inst|p2_reset_req~q  & !\MSC_inst|p2_flush_req~q ))))

	.dataa(\rst~q ),
	.datab(\MSC_inst|p2_idle~0_combout ),
	.datac(\MSC_inst|p2_reset_req~q ),
	.datad(\MSC_inst|p2_flush_req~q ),
	.cin(gnd),
	.combout(\d_cache_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|always0~0 .lut_mask = 16'h4454;
defparam \d_cache_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N26
cycloneive_lcell_comb \d_cache_inst|fetch_active~0 (
// Equation(s):
// \d_cache_inst|fetch_active~0_combout  = (\d_cache_inst|fetch_active~q  & (!\d_cache_inst|flush_active~q  & (!\d_cache_inst|reset_active~q  & \d_cache_inst|write_active~q )))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\d_cache_inst|flush_active~q ),
	.datac(\d_cache_inst|reset_active~q ),
	.datad(\d_cache_inst|write_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|fetch_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|fetch_active~0 .lut_mask = 16'h0200;
defparam \d_cache_inst|fetch_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N10
cycloneive_lcell_comb \d_cache_inst|fetch_active~1 (
// Equation(s):
// \d_cache_inst|fetch_active~1_combout  = (\d_cache_inst|always0~0_combout  & ((\d_cache_inst|fetch_active~0_combout ) # ((!\SDRAM_controller|ready2~q  & !\d_cache_inst|always0~1_combout ))))

	.dataa(\d_cache_inst|always0~0_combout ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\d_cache_inst|fetch_active~0_combout ),
	.datad(\d_cache_inst|always0~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|fetch_active~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|fetch_active~1 .lut_mask = 16'hA0A2;
defparam \d_cache_inst|fetch_active~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N11
dffeas \d_cache_inst|fetch_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|fetch_active~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|fetch_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|fetch_active .is_wysiwyg = "true";
defparam \d_cache_inst|fetch_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N20
cycloneive_lcell_comb \SDRAM_controller|p2_req_flag~0 (
// Equation(s):
// \SDRAM_controller|p2_req_flag~0_combout  = (!\SDRAM_controller|always0~0_combout  & ((\SDRAM_controller|p2_req_flag~q ) # ((!\SDRAM_controller|ready2~q  & \d_cache_inst|fetch_active~q ))))

	.dataa(\SDRAM_controller|always0~0_combout ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\SDRAM_controller|p2_req_flag~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|p2_req_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p2_req_flag~0 .lut_mask = 16'h5150;
defparam \SDRAM_controller|p2_req_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N10
cycloneive_lcell_comb \SDRAM_controller|prev_p2_req~0 (
// Equation(s):
// \SDRAM_controller|prev_p2_req~0_combout  = (!\rst~q  & (!\SDRAM_controller|ready2~q  & \d_cache_inst|fetch_active~q ))

	.dataa(\rst~q ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(gnd),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|prev_p2_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|prev_p2_req~0 .lut_mask = 16'h1100;
defparam \SDRAM_controller|prev_p2_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N11
dffeas \SDRAM_controller|prev_p2_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|prev_p2_req~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|prev_p2_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|prev_p2_req .is_wysiwyg = "true";
defparam \SDRAM_controller|prev_p2_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N18
cycloneive_lcell_comb \SDRAM_controller|p2_req_flag~1 (
// Equation(s):
// \SDRAM_controller|p2_req_flag~1_combout  = (\SDRAM_controller|p2_req_flag~q ) # ((!\SDRAM_controller|prev_p2_req~q  & (!\SDRAM_controller|ready2~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\SDRAM_controller|prev_p2_req~q ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\SDRAM_controller|p2_req_flag~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|p2_req_flag~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p2_req_flag~1 .lut_mask = 16'hF1F0;
defparam \SDRAM_controller|p2_req_flag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N4
cycloneive_lcell_comb \SDRAM_controller|p2_req_flag~2 (
// Equation(s):
// \SDRAM_controller|p2_req_flag~2_combout  = (\SDRAM_controller|p2_req_flag~1_combout  & (((\SDRAM_controller|refresh_flag~q ) # (!\SDRAM_controller|p2_req_flag~0_combout )) # (!\SDRAM_controller|state.S_IDLE~q )))

	.dataa(\SDRAM_controller|state.S_IDLE~q ),
	.datab(\SDRAM_controller|p2_req_flag~0_combout ),
	.datac(\SDRAM_controller|refresh_flag~q ),
	.datad(\SDRAM_controller|p2_req_flag~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|p2_req_flag~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p2_req_flag~2 .lut_mask = 16'hF700;
defparam \SDRAM_controller|p2_req_flag~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N5
dffeas \SDRAM_controller|p2_req_flag (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p2_req_flag~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_req_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_req_flag .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_req_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N28
cycloneive_lcell_comb \SDRAM_controller|state~131 (
// Equation(s):
// \SDRAM_controller|state~131_combout  = (\SDRAM_controller|state.S_IDLE~q  & (!\SDRAM_controller|refresh_flag~q  & !\rst~q ))

	.dataa(\SDRAM_controller|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\SDRAM_controller|refresh_flag~q ),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~131_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~131 .lut_mask = 16'h000A;
defparam \SDRAM_controller|state~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N6
cycloneive_lcell_comb \SDRAM_controller|state~132 (
// Equation(s):
// \SDRAM_controller|state~132_combout  = (!\SDRAM_controller|always0~0_combout  & (\SDRAM_controller|state~131_combout  & ((\d_cache_inst|mem_req~combout ) # (\SDRAM_controller|p2_req_flag~q ))))

	.dataa(\SDRAM_controller|always0~0_combout ),
	.datab(\d_cache_inst|mem_req~combout ),
	.datac(\SDRAM_controller|p2_req_flag~q ),
	.datad(\SDRAM_controller|state~131_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~132_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~132 .lut_mask = 16'h5400;
defparam \SDRAM_controller|state~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N24
cycloneive_lcell_comb \SDRAM_controller|wren~0 (
// Equation(s):
// \SDRAM_controller|wren~0_combout  = ((!\SDRAM_controller|always0~0_combout  & (!\d_cache_inst|mem_req~combout  & !\SDRAM_controller|p2_req_flag~q ))) # (!\SDRAM_controller|state~131_combout )

	.dataa(\SDRAM_controller|always0~0_combout ),
	.datab(\d_cache_inst|mem_req~combout ),
	.datac(\SDRAM_controller|p2_req_flag~q ),
	.datad(\SDRAM_controller|state~131_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|wren~0 .lut_mask = 16'h01FF;
defparam \SDRAM_controller|wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N26
cycloneive_lcell_comb \SDRAM_controller|wren~1 (
// Equation(s):
// \SDRAM_controller|wren~1_combout  = (\SDRAM_controller|state~132_combout  & ((\d_cache_inst|write_active~q ) # ((\SDRAM_controller|wren~q  & \SDRAM_controller|wren~0_combout )))) # (!\SDRAM_controller|state~132_combout  & (((\SDRAM_controller|wren~q  & 
// \SDRAM_controller|wren~0_combout ))))

	.dataa(\SDRAM_controller|state~132_combout ),
	.datab(\d_cache_inst|write_active~q ),
	.datac(\SDRAM_controller|wren~q ),
	.datad(\SDRAM_controller|wren~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|wren~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|wren~1 .lut_mask = 16'hF888;
defparam \SDRAM_controller|wren~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N27
dffeas \SDRAM_controller|wren (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|wren~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|wren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|wren .is_wysiwyg = "true";
defparam \SDRAM_controller|wren .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N7
dffeas \SDRAM_controller|state.S_ACTIVATE_P2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~132_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_ACTIVATE_P2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_ACTIVATE_P2 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_ACTIVATE_P2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N12
cycloneive_lcell_comb \SDRAM_controller|state~122 (
// Equation(s):
// \SDRAM_controller|state~122_combout  = (!\rst~q  & \SDRAM_controller|state.S_ACTIVATE_P2~q )

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|state.S_ACTIVATE_P2~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~122_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~122 .lut_mask = 16'h5500;
defparam \SDRAM_controller|state~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N13
dffeas \SDRAM_controller|state.S_ACTIVATE_P2_NOP (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~122_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_ACTIVATE_P2_NOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_ACTIVATE_P2_NOP .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_ACTIVATE_P2_NOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N28
cycloneive_lcell_comb \SDRAM_controller|state~99 (
// Equation(s):
// \SDRAM_controller|state~99_combout  = (!\rst~q  & (!\SDRAM_controller|wren~q  & \SDRAM_controller|state.S_ACTIVATE_P2_NOP~q ))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\SDRAM_controller|wren~q ),
	.datad(\SDRAM_controller|state.S_ACTIVATE_P2_NOP~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~99_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~99 .lut_mask = 16'h0300;
defparam \SDRAM_controller|state~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y2_N29
dffeas \SDRAM_controller|state.S_READ_P2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ_P2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_P2 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ_P2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N0
cycloneive_lcell_comb \SDRAM_controller|state~127 (
// Equation(s):
// \SDRAM_controller|state~127_combout  = (!\rst~q  & \SDRAM_controller|state.S_READ_P2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|state.S_READ_P2~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~127_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~127 .lut_mask = 16'h0F00;
defparam \SDRAM_controller|state~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y2_N1
dffeas \SDRAM_controller|state.S_READ_P2_NOP1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~127_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ_P2_NOP1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_P2_NOP1 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ_P2_NOP1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N22
cycloneive_lcell_comb \SDRAM_controller|state~110 (
// Equation(s):
// \SDRAM_controller|state~110_combout  = (!\rst~q  & \SDRAM_controller|state.S_READ_P2_NOP1~q )

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|state.S_READ_P2_NOP1~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~110_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~110 .lut_mask = 16'h5500;
defparam \SDRAM_controller|state~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N23
dffeas \SDRAM_controller|state.S_READ_P2_NOP2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ_P2_NOP2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_P2_NOP2 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ_P2_NOP2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N26
cycloneive_lcell_comb \SDRAM_controller|state~111 (
// Equation(s):
// \SDRAM_controller|state~111_combout  = (!\rst~q  & \SDRAM_controller|state.S_READ_P2_NOP2~q )

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|state.S_READ_P2_NOP2~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~111_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~111 .lut_mask = 16'h5500;
defparam \SDRAM_controller|state~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N27
dffeas \SDRAM_controller|state.S_READ_P2_DATA0 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ_P2_DATA0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_P2_DATA0 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ_P2_DATA0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N12
cycloneive_lcell_comb \SDRAM_controller|state~112 (
// Equation(s):
// \SDRAM_controller|state~112_combout  = (\SDRAM_controller|state.S_READ_P2_DATA0~q  & !\rst~q )

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ_P2_DATA0~q ),
	.datac(gnd),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~112_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~112 .lut_mask = 16'h00CC;
defparam \SDRAM_controller|state~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N27
dffeas \SDRAM_controller|state.S_READ_P2_DATA1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|state~112_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ_P2_DATA1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_P2_DATA1 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ_P2_DATA1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N6
cycloneive_lcell_comb \SDRAM_controller|state~113 (
// Equation(s):
// \SDRAM_controller|state~113_combout  = (\SDRAM_controller|state.S_READ_P2_DATA1~q  & !\rst~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_controller|state.S_READ_P2_DATA1~q ),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~113_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~113 .lut_mask = 16'h00F0;
defparam \SDRAM_controller|state~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N19
dffeas \SDRAM_controller|state.S_READ_P2_DATA2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|state~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ_P2_DATA2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_P2_DATA2 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ_P2_DATA2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N26
cycloneive_lcell_comb \SDRAM_controller|state~105 (
// Equation(s):
// \SDRAM_controller|state~105_combout  = (\SDRAM_controller|state.S_READ_P2_DATA2~q  & !\rst~q )

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ_P2_DATA2~q ),
	.datac(gnd),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~105_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~105 .lut_mask = 16'h00CC;
defparam \SDRAM_controller|state~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N20
cycloneive_lcell_comb \SDRAM_controller|state.S_READ_P2_DATA3~feeder (
// Equation(s):
// \SDRAM_controller|state.S_READ_P2_DATA3~feeder_combout  = \SDRAM_controller|state~105_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|state~105_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|state.S_READ_P2_DATA3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_P2_DATA3~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|state.S_READ_P2_DATA3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N21
dffeas \SDRAM_controller|state.S_READ_P2_DATA3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state.S_READ_P2_DATA3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ_P2_DATA3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_P2_DATA3 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ_P2_DATA3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N26
cycloneive_lcell_comb \SDRAM_controller|state~136 (
// Equation(s):
// \SDRAM_controller|state~136_combout  = (!\rst~q  & (\SDRAM_controller|wren~q  & \SDRAM_controller|state.S_ACTIVATE_P2_NOP~q ))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\SDRAM_controller|wren~q ),
	.datad(\SDRAM_controller|state.S_ACTIVATE_P2_NOP~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~136_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~136 .lut_mask = 16'h3000;
defparam \SDRAM_controller|state~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y2_N27
dffeas \SDRAM_controller|state.S_WRITE_P2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~136_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_WRITE_P2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_WRITE_P2 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_WRITE_P2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N18
cycloneive_lcell_comb \SDRAM_controller|state~128 (
// Equation(s):
// \SDRAM_controller|state~128_combout  = (\SDRAM_controller|state.S_WRITE_P2~q  & !\rst~q )

	.dataa(\SDRAM_controller|state.S_WRITE_P2~q ),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|state~128_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~128 .lut_mask = 16'h0A0A;
defparam \SDRAM_controller|state~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y2_N19
dffeas \SDRAM_controller|state.S_WRITE_P2_DATA1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_WRITE_P2_DATA1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_WRITE_P2_DATA1 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_WRITE_P2_DATA1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N28
cycloneive_lcell_comb \SDRAM_controller|state~100 (
// Equation(s):
// \SDRAM_controller|state~100_combout  = (!\rst~q  & \SDRAM_controller|state.S_WRITE_P2_DATA1~q )

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|state.S_WRITE_P2_DATA1~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~100_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~100 .lut_mask = 16'h5500;
defparam \SDRAM_controller|state~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N29
dffeas \SDRAM_controller|state.S_WRITE_P2_DATA2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_WRITE_P2_DATA2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_WRITE_P2_DATA2 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_WRITE_P2_DATA2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N8
cycloneive_lcell_comb \SDRAM_controller|state~102 (
// Equation(s):
// \SDRAM_controller|state~102_combout  = (!\rst~q  & \SDRAM_controller|state.S_WRITE_P2_DATA2~q )

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|state.S_WRITE_P2_DATA2~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~102_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~102 .lut_mask = 16'h5500;
defparam \SDRAM_controller|state~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N9
dffeas \SDRAM_controller|state.S_WRITE_P2_DATA3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_WRITE_P2_DATA3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_WRITE_P2_DATA3 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_WRITE_P2_DATA3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N2
cycloneive_lcell_comb \SDRAM_controller|state~123 (
// Equation(s):
// \SDRAM_controller|state~123_combout  = (!\rst~q  & \SDRAM_controller|state.S_WRITE_P2_DATA3~q )

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(\SDRAM_controller|state.S_WRITE_P2_DATA3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|state~123_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~123 .lut_mask = 16'h5050;
defparam \SDRAM_controller|state~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N3
dffeas \SDRAM_controller|state.S_WRITE_P2_NOP1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~123_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_WRITE_P2_NOP1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_WRITE_P2_NOP1 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_WRITE_P2_NOP1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N20
cycloneive_lcell_comb \SDRAM_controller|state~114 (
// Equation(s):
// \SDRAM_controller|state~114_combout  = (!\rst~q  & \SDRAM_controller|state.S_WRITE_P2_NOP1~q )

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|state.S_WRITE_P2_NOP1~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~114_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~114 .lut_mask = 16'h5500;
defparam \SDRAM_controller|state~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N21
dffeas \SDRAM_controller|state.S_WRITE_P2_NOP2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~114_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_WRITE_P2_NOP2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_WRITE_P2_NOP2 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_WRITE_P2_NOP2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N2
cycloneive_lcell_comb \SDRAM_controller|Selector67~0 (
// Equation(s):
// \SDRAM_controller|Selector67~0_combout  = (!\SDRAM_controller|state.S_IDLE~q  & !\SDRAM_controller|state.S_REFRESH~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_controller|state.S_IDLE~q ),
	.datad(\SDRAM_controller|state.S_REFRESH~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector67~0 .lut_mask = 16'h000F;
defparam \SDRAM_controller|Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N10
cycloneive_lcell_comb \SDRAM_controller|Selector68~0 (
// Equation(s):
// \SDRAM_controller|Selector68~0_combout  = (\SDRAM_controller|state.S_READ_P2_DATA3~q ) # ((\SDRAM_controller|state.S_WRITE_P2_NOP2~q ) # ((\SDRAM_controller|ready2~q  & \SDRAM_controller|Selector67~0_combout )))

	.dataa(\SDRAM_controller|state.S_READ_P2_DATA3~q ),
	.datab(\SDRAM_controller|state.S_WRITE_P2_NOP2~q ),
	.datac(\SDRAM_controller|ready2~q ),
	.datad(\SDRAM_controller|Selector67~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector68~0 .lut_mask = 16'hFEEE;
defparam \SDRAM_controller|Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N11
dffeas \SDRAM_controller|ready2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector68~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|ready2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|ready2 .is_wysiwyg = "true";
defparam \SDRAM_controller|ready2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N0
cycloneive_lcell_comb \d_cache_inst|mem_req (
// Equation(s):
// \d_cache_inst|mem_req~combout  = (!\SDRAM_controller|ready2~q  & \d_cache_inst|fetch_active~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_controller|ready2~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|mem_req~combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|mem_req .lut_mask = 16'h0F00;
defparam \d_cache_inst|mem_req .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N16
cycloneive_lcell_comb \SDRAM_controller|p1_req_flag~0 (
// Equation(s):
// \SDRAM_controller|p1_req_flag~0_combout  = (!\SDRAM_controller|refresh_flag~q  & \SDRAM_controller|state.S_IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_controller|refresh_flag~q ),
	.datad(\SDRAM_controller|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_req_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_req_flag~0 .lut_mask = 16'h0F00;
defparam \SDRAM_controller|p1_req_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N30
cycloneive_lcell_comb \SDRAM_controller|Add3~15 (
// Equation(s):
// \SDRAM_controller|Add3~15_combout  = ((!\SDRAM_controller|always0~0_combout  & (!\d_cache_inst|mem_req~combout  & !\SDRAM_controller|p2_req_flag~q ))) # (!\SDRAM_controller|p1_req_flag~0_combout )

	.dataa(\SDRAM_controller|always0~0_combout ),
	.datab(\d_cache_inst|mem_req~combout ),
	.datac(\SDRAM_controller|p2_req_flag~q ),
	.datad(\SDRAM_controller|p1_req_flag~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~15_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~15 .lut_mask = 16'h01FF;
defparam \SDRAM_controller|Add3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N30
cycloneive_lcell_comb \SDRAM_controller|Add3~63 (
// Equation(s):
// \SDRAM_controller|Add3~63_combout  = (\SDRAM_controller|address_hold [12] & \SDRAM_controller|Add3~15_combout )

	.dataa(gnd),
	.datab(\SDRAM_controller|address_hold [12]),
	.datac(\SDRAM_controller|Add3~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~63_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~63 .lut_mask = 16'hC0C0;
defparam \SDRAM_controller|Add3~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N12
cycloneive_lcell_comb \SDRAM_controller|Add3~64 (
// Equation(s):
// \SDRAM_controller|Add3~64_combout  = (\SDRAM_controller|p2_req_flag~0_combout  & ((\d_cache_inst|write_active~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [67]))) # (!\d_cache_inst|write_active~q  & 
// (\d_cache_inst|CPU_address_hold [15]))))

	.dataa(\d_cache_inst|CPU_address_hold [15]),
	.datab(\d_cache_inst|write_active~q ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [67]),
	.datad(\SDRAM_controller|p2_req_flag~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~64_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~64 .lut_mask = 16'hE200;
defparam \SDRAM_controller|Add3~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N14
cycloneive_lcell_comb \SDRAM_controller|Add3~65 (
// Equation(s):
// \SDRAM_controller|Add3~65_combout  = (\SDRAM_controller|p1_req_flag~0_combout  & ((\SDRAM_controller|Add3~64_combout ) # ((\SDRAM_controller|always0~0_combout  & \p_cache_inst|CPU_address_hold [14]))))

	.dataa(\SDRAM_controller|always0~0_combout ),
	.datab(\SDRAM_controller|p1_req_flag~0_combout ),
	.datac(\SDRAM_controller|Add3~64_combout ),
	.datad(\p_cache_inst|CPU_address_hold [14]),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~65_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~65 .lut_mask = 16'hC8C0;
defparam \SDRAM_controller|Add3~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N10
cycloneive_lcell_comb \SDRAM_controller|Add3~45 (
// Equation(s):
// \SDRAM_controller|Add3~45_combout  = (\SDRAM_controller|Add3~15_combout  & \SDRAM_controller|address_hold [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_controller|Add3~15_combout ),
	.datad(\SDRAM_controller|address_hold [10]),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~45_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~45 .lut_mask = 16'hF000;
defparam \SDRAM_controller|Add3~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N16
cycloneive_lcell_comb \SDRAM_controller|Add3~14 (
// Equation(s):
// \SDRAM_controller|Add3~14_combout  = (\SDRAM_controller|always0~0_combout  & ((\p_cache_inst|CPU_address_hold [8]) # ((\d_cache_inst|CPU_address_hold [9] & \SDRAM_controller|p2_req_flag~0_combout )))) # (!\SDRAM_controller|always0~0_combout  & 
// (\d_cache_inst|CPU_address_hold [9] & ((\SDRAM_controller|p2_req_flag~0_combout ))))

	.dataa(\SDRAM_controller|always0~0_combout ),
	.datab(\d_cache_inst|CPU_address_hold [9]),
	.datac(\p_cache_inst|CPU_address_hold [8]),
	.datad(\SDRAM_controller|p2_req_flag~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~14 .lut_mask = 16'hECA0;
defparam \SDRAM_controller|Add3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N26
cycloneive_lcell_comb \SDRAM_controller|Add3~16 (
// Equation(s):
// \SDRAM_controller|Add3~16_combout  = (\SDRAM_controller|p1_req_flag~0_combout  & ((\SDRAM_controller|Add3~14_combout ) # ((\SDRAM_controller|Add3~15_combout  & \SDRAM_controller|address_hold [6])))) # (!\SDRAM_controller|p1_req_flag~0_combout  & 
// (\SDRAM_controller|Add3~15_combout  & (\SDRAM_controller|address_hold [6])))

	.dataa(\SDRAM_controller|p1_req_flag~0_combout ),
	.datab(\SDRAM_controller|Add3~15_combout ),
	.datac(\SDRAM_controller|address_hold [6]),
	.datad(\SDRAM_controller|Add3~14_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~16_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~16 .lut_mask = 16'hEAC0;
defparam \SDRAM_controller|Add3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
cycloneive_lcell_comb \SDRAM_controller|Add3~40 (
// Equation(s):
// \SDRAM_controller|Add3~40_combout  = (\SDRAM_controller|p2_req_flag~0_combout  & ((\d_cache_inst|CPU_address_hold [5]) # ((\SDRAM_controller|always0~0_combout  & \p_cache_inst|CPU_address_hold [4])))) # (!\SDRAM_controller|p2_req_flag~0_combout  & 
// (((\SDRAM_controller|always0~0_combout  & \p_cache_inst|CPU_address_hold [4]))))

	.dataa(\SDRAM_controller|p2_req_flag~0_combout ),
	.datab(\d_cache_inst|CPU_address_hold [5]),
	.datac(\SDRAM_controller|always0~0_combout ),
	.datad(\p_cache_inst|CPU_address_hold [4]),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~40_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~40 .lut_mask = 16'hF888;
defparam \SDRAM_controller|Add3~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N4
cycloneive_lcell_comb \SDRAM_controller|Add3~41 (
// Equation(s):
// \SDRAM_controller|Add3~41_combout  = (\SDRAM_controller|address_hold [2] & ((\SDRAM_controller|Add3~15_combout ) # ((\SDRAM_controller|p1_req_flag~0_combout  & \SDRAM_controller|Add3~40_combout )))) # (!\SDRAM_controller|address_hold [2] & 
// (((\SDRAM_controller|p1_req_flag~0_combout  & \SDRAM_controller|Add3~40_combout ))))

	.dataa(\SDRAM_controller|address_hold [2]),
	.datab(\SDRAM_controller|Add3~15_combout ),
	.datac(\SDRAM_controller|p1_req_flag~0_combout ),
	.datad(\SDRAM_controller|Add3~40_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~41_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~41 .lut_mask = 16'hF888;
defparam \SDRAM_controller|Add3~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
cycloneive_lcell_comb \SDRAM_controller|Add3~31 (
// Equation(s):
// \SDRAM_controller|Add3~31_combout  = (\SDRAM_controller|p2_req_flag~0_combout  & ((\d_cache_inst|CPU_address_hold [4]) # ((\SDRAM_controller|always0~0_combout  & \p_cache_inst|CPU_address_hold [3])))) # (!\SDRAM_controller|p2_req_flag~0_combout  & 
// (((\SDRAM_controller|always0~0_combout  & \p_cache_inst|CPU_address_hold [3]))))

	.dataa(\SDRAM_controller|p2_req_flag~0_combout ),
	.datab(\d_cache_inst|CPU_address_hold [4]),
	.datac(\SDRAM_controller|always0~0_combout ),
	.datad(\p_cache_inst|CPU_address_hold [3]),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~31_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~31 .lut_mask = 16'hF888;
defparam \SDRAM_controller|Add3~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N8
cycloneive_lcell_comb \SDRAM_controller|Add3~32 (
// Equation(s):
// \SDRAM_controller|Add3~32_combout  = (\SDRAM_controller|p1_req_flag~0_combout  & ((\SDRAM_controller|Add3~31_combout ) # ((\SDRAM_controller|Add3~15_combout  & \SDRAM_controller|address_hold [1])))) # (!\SDRAM_controller|p1_req_flag~0_combout  & 
// (\SDRAM_controller|Add3~15_combout  & (\SDRAM_controller|address_hold [1])))

	.dataa(\SDRAM_controller|p1_req_flag~0_combout ),
	.datab(\SDRAM_controller|Add3~15_combout ),
	.datac(\SDRAM_controller|address_hold [1]),
	.datad(\SDRAM_controller|Add3~31_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~32_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~32 .lut_mask = 16'hEAC0;
defparam \SDRAM_controller|Add3~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
cycloneive_lcell_comb \SDRAM_controller|Add3~23 (
// Equation(s):
// \SDRAM_controller|Add3~23_combout  = (\d_cache_inst|CPU_address_hold [3] & ((\SDRAM_controller|p2_req_flag~0_combout ) # ((\SDRAM_controller|always0~0_combout  & \p_cache_inst|CPU_address_hold [2])))) # (!\d_cache_inst|CPU_address_hold [3] & 
// (\SDRAM_controller|always0~0_combout  & ((\p_cache_inst|CPU_address_hold [2]))))

	.dataa(\d_cache_inst|CPU_address_hold [3]),
	.datab(\SDRAM_controller|always0~0_combout ),
	.datac(\SDRAM_controller|p2_req_flag~0_combout ),
	.datad(\p_cache_inst|CPU_address_hold [2]),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~23_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~23 .lut_mask = 16'hECA0;
defparam \SDRAM_controller|Add3~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N14
cycloneive_lcell_comb \SDRAM_controller|Add3~24 (
// Equation(s):
// \SDRAM_controller|Add3~24_combout  = (\SDRAM_controller|p1_req_flag~0_combout  & ((\SDRAM_controller|Add3~23_combout ) # ((\SDRAM_controller|address_hold [0] & \SDRAM_controller|Add3~15_combout )))) # (!\SDRAM_controller|p1_req_flag~0_combout  & 
// (\SDRAM_controller|address_hold [0] & ((\SDRAM_controller|Add3~15_combout ))))

	.dataa(\SDRAM_controller|p1_req_flag~0_combout ),
	.datab(\SDRAM_controller|address_hold [0]),
	.datac(\SDRAM_controller|Add3~23_combout ),
	.datad(\SDRAM_controller|Add3~15_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~24_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~24 .lut_mask = 16'hECA0;
defparam \SDRAM_controller|Add3~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N12
cycloneive_lcell_comb \SDRAM_controller|Add3~0 (
// Equation(s):
// \SDRAM_controller|Add3~0_combout  = \SDRAM_controller|address_hold [0] $ (VCC)
// \SDRAM_controller|Add3~1  = CARRY(\SDRAM_controller|address_hold [0])

	.dataa(\SDRAM_controller|address_hold [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~0_combout ),
	.cout(\SDRAM_controller|Add3~1 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~0 .lut_mask = 16'h55AA;
defparam \SDRAM_controller|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N20
cycloneive_lcell_comb \SDRAM_controller|Add3~25 (
// Equation(s):
// \SDRAM_controller|Add3~25_combout  = (\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|Add3~0_combout ))) # (!\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|Add3~24_combout ))

	.dataa(\SDRAM_controller|state.S_INC~q ),
	.datab(gnd),
	.datac(\SDRAM_controller|Add3~24_combout ),
	.datad(\SDRAM_controller|Add3~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~25_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~25 .lut_mask = 16'hFA50;
defparam \SDRAM_controller|Add3~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N21
dffeas \SDRAM_controller|address_hold[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Add3~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N14
cycloneive_lcell_comb \SDRAM_controller|Add3~2 (
// Equation(s):
// \SDRAM_controller|Add3~2_combout  = (\SDRAM_controller|address_hold [1] & (!\SDRAM_controller|Add3~1 )) # (!\SDRAM_controller|address_hold [1] & ((\SDRAM_controller|Add3~1 ) # (GND)))
// \SDRAM_controller|Add3~3  = CARRY((!\SDRAM_controller|Add3~1 ) # (!\SDRAM_controller|address_hold [1]))

	.dataa(gnd),
	.datab(\SDRAM_controller|address_hold [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~1 ),
	.combout(\SDRAM_controller|Add3~2_combout ),
	.cout(\SDRAM_controller|Add3~3 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~2 .lut_mask = 16'h3C3F;
defparam \SDRAM_controller|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N24
cycloneive_lcell_comb \SDRAM_controller|Add3~33 (
// Equation(s):
// \SDRAM_controller|Add3~33_combout  = (\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|Add3~2_combout ))) # (!\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|Add3~32_combout ))

	.dataa(\SDRAM_controller|state.S_INC~q ),
	.datab(gnd),
	.datac(\SDRAM_controller|Add3~32_combout ),
	.datad(\SDRAM_controller|Add3~2_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~33_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~33 .lut_mask = 16'hFA50;
defparam \SDRAM_controller|Add3~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N25
dffeas \SDRAM_controller|address_hold[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Add3~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N16
cycloneive_lcell_comb \SDRAM_controller|Add3~4 (
// Equation(s):
// \SDRAM_controller|Add3~4_combout  = (\SDRAM_controller|address_hold [2] & (\SDRAM_controller|Add3~3  $ (GND))) # (!\SDRAM_controller|address_hold [2] & (!\SDRAM_controller|Add3~3  & VCC))
// \SDRAM_controller|Add3~5  = CARRY((\SDRAM_controller|address_hold [2] & !\SDRAM_controller|Add3~3 ))

	.dataa(\SDRAM_controller|address_hold [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~3 ),
	.combout(\SDRAM_controller|Add3~4_combout ),
	.cout(\SDRAM_controller|Add3~5 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~4 .lut_mask = 16'hA50A;
defparam \SDRAM_controller|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N6
cycloneive_lcell_comb \SDRAM_controller|Add3~42 (
// Equation(s):
// \SDRAM_controller|Add3~42_combout  = (\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|Add3~4_combout ))) # (!\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|Add3~41_combout ))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_INC~q ),
	.datac(\SDRAM_controller|Add3~41_combout ),
	.datad(\SDRAM_controller|Add3~4_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~42_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~42 .lut_mask = 16'hFC30;
defparam \SDRAM_controller|Add3~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N7
dffeas \SDRAM_controller|address_hold[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Add3~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N18
cycloneive_lcell_comb \SDRAM_controller|Add3~6 (
// Equation(s):
// \SDRAM_controller|Add3~6_combout  = (\SDRAM_controller|address_hold [3] & (!\SDRAM_controller|Add3~5 )) # (!\SDRAM_controller|address_hold [3] & ((\SDRAM_controller|Add3~5 ) # (GND)))
// \SDRAM_controller|Add3~7  = CARRY((!\SDRAM_controller|Add3~5 ) # (!\SDRAM_controller|address_hold [3]))

	.dataa(\SDRAM_controller|address_hold [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~5 ),
	.combout(\SDRAM_controller|Add3~6_combout ),
	.cout(\SDRAM_controller|Add3~7 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~6 .lut_mask = 16'h5A5F;
defparam \SDRAM_controller|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
cycloneive_lcell_comb \SDRAM_controller|Add3~49 (
// Equation(s):
// \SDRAM_controller|Add3~49_combout  = (\SDRAM_controller|p2_req_flag~0_combout  & ((\d_cache_inst|CPU_address_hold [6]) # ((\p_cache_inst|CPU_address_hold [5] & \SDRAM_controller|always0~0_combout )))) # (!\SDRAM_controller|p2_req_flag~0_combout  & 
// (\p_cache_inst|CPU_address_hold [5] & (\SDRAM_controller|always0~0_combout )))

	.dataa(\SDRAM_controller|p2_req_flag~0_combout ),
	.datab(\p_cache_inst|CPU_address_hold [5]),
	.datac(\SDRAM_controller|always0~0_combout ),
	.datad(\d_cache_inst|CPU_address_hold [6]),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~49_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~49 .lut_mask = 16'hEAC0;
defparam \SDRAM_controller|Add3~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N28
cycloneive_lcell_comb \SDRAM_controller|Add3~50 (
// Equation(s):
// \SDRAM_controller|Add3~50_combout  = (\SDRAM_controller|address_hold [3] & ((\SDRAM_controller|Add3~15_combout ) # ((\SDRAM_controller|p1_req_flag~0_combout  & \SDRAM_controller|Add3~49_combout )))) # (!\SDRAM_controller|address_hold [3] & 
// (\SDRAM_controller|p1_req_flag~0_combout  & ((\SDRAM_controller|Add3~49_combout ))))

	.dataa(\SDRAM_controller|address_hold [3]),
	.datab(\SDRAM_controller|p1_req_flag~0_combout ),
	.datac(\SDRAM_controller|Add3~15_combout ),
	.datad(\SDRAM_controller|Add3~49_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~50_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~50 .lut_mask = 16'hECA0;
defparam \SDRAM_controller|Add3~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N12
cycloneive_lcell_comb \SDRAM_controller|Add3~51 (
// Equation(s):
// \SDRAM_controller|Add3~51_combout  = (\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|Add3~6_combout )) # (!\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|Add3~50_combout )))

	.dataa(\SDRAM_controller|Add3~6_combout ),
	.datab(\SDRAM_controller|state.S_INC~q ),
	.datac(gnd),
	.datad(\SDRAM_controller|Add3~50_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~51_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~51 .lut_mask = 16'hBB88;
defparam \SDRAM_controller|Add3~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N13
dffeas \SDRAM_controller|address_hold[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Add3~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[3] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N20
cycloneive_lcell_comb \SDRAM_controller|Add3~8 (
// Equation(s):
// \SDRAM_controller|Add3~8_combout  = (\SDRAM_controller|address_hold [4] & (\SDRAM_controller|Add3~7  $ (GND))) # (!\SDRAM_controller|address_hold [4] & (!\SDRAM_controller|Add3~7  & VCC))
// \SDRAM_controller|Add3~9  = CARRY((\SDRAM_controller|address_hold [4] & !\SDRAM_controller|Add3~7 ))

	.dataa(gnd),
	.datab(\SDRAM_controller|address_hold [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~7 ),
	.combout(\SDRAM_controller|Add3~8_combout ),
	.cout(\SDRAM_controller|Add3~9 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~8 .lut_mask = 16'hC30C;
defparam \SDRAM_controller|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N10
cycloneive_lcell_comb \SDRAM_controller|Add3~58 (
// Equation(s):
// \SDRAM_controller|Add3~58_combout  = (\p_cache_inst|CPU_address_hold [6] & ((\SDRAM_controller|always0~0_combout ) # ((\SDRAM_controller|p2_req_flag~0_combout  & \d_cache_inst|CPU_address_hold [7])))) # (!\p_cache_inst|CPU_address_hold [6] & 
// (\SDRAM_controller|p2_req_flag~0_combout  & (\d_cache_inst|CPU_address_hold [7])))

	.dataa(\p_cache_inst|CPU_address_hold [6]),
	.datab(\SDRAM_controller|p2_req_flag~0_combout ),
	.datac(\d_cache_inst|CPU_address_hold [7]),
	.datad(\SDRAM_controller|always0~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~58_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~58 .lut_mask = 16'hEAC0;
defparam \SDRAM_controller|Add3~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N28
cycloneive_lcell_comb \SDRAM_controller|Add3~59 (
// Equation(s):
// \SDRAM_controller|Add3~59_combout  = (\SDRAM_controller|address_hold [4] & ((\SDRAM_controller|Add3~15_combout ) # ((\SDRAM_controller|p1_req_flag~0_combout  & \SDRAM_controller|Add3~58_combout )))) # (!\SDRAM_controller|address_hold [4] & 
// (((\SDRAM_controller|p1_req_flag~0_combout  & \SDRAM_controller|Add3~58_combout ))))

	.dataa(\SDRAM_controller|address_hold [4]),
	.datab(\SDRAM_controller|Add3~15_combout ),
	.datac(\SDRAM_controller|p1_req_flag~0_combout ),
	.datad(\SDRAM_controller|Add3~58_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~59_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~59 .lut_mask = 16'hF888;
defparam \SDRAM_controller|Add3~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N6
cycloneive_lcell_comb \SDRAM_controller|Add3~60 (
// Equation(s):
// \SDRAM_controller|Add3~60_combout  = (\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|Add3~8_combout )) # (!\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|Add3~59_combout )))

	.dataa(gnd),
	.datab(\SDRAM_controller|Add3~8_combout ),
	.datac(\SDRAM_controller|state.S_INC~q ),
	.datad(\SDRAM_controller|Add3~59_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~60_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~60 .lut_mask = 16'hCFC0;
defparam \SDRAM_controller|Add3~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N7
dffeas \SDRAM_controller|address_hold[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Add3~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[4] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N22
cycloneive_lcell_comb \SDRAM_controller|Add3~10 (
// Equation(s):
// \SDRAM_controller|Add3~10_combout  = (\SDRAM_controller|address_hold [5] & (!\SDRAM_controller|Add3~9 )) # (!\SDRAM_controller|address_hold [5] & ((\SDRAM_controller|Add3~9 ) # (GND)))
// \SDRAM_controller|Add3~11  = CARRY((!\SDRAM_controller|Add3~9 ) # (!\SDRAM_controller|address_hold [5]))

	.dataa(\SDRAM_controller|address_hold [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~9 ),
	.combout(\SDRAM_controller|Add3~10_combout ),
	.cout(\SDRAM_controller|Add3~11 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~10 .lut_mask = 16'h5A5F;
defparam \SDRAM_controller|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N12
cycloneive_lcell_comb \SDRAM_controller|Add3~67 (
// Equation(s):
// \SDRAM_controller|Add3~67_combout  = (\p_cache_inst|CPU_address_hold [7] & ((\SDRAM_controller|always0~0_combout ) # ((\SDRAM_controller|p2_req_flag~0_combout  & \d_cache_inst|CPU_address_hold [8])))) # (!\p_cache_inst|CPU_address_hold [7] & 
// (\SDRAM_controller|p2_req_flag~0_combout  & (\d_cache_inst|CPU_address_hold [8])))

	.dataa(\p_cache_inst|CPU_address_hold [7]),
	.datab(\SDRAM_controller|p2_req_flag~0_combout ),
	.datac(\d_cache_inst|CPU_address_hold [8]),
	.datad(\SDRAM_controller|always0~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~67_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~67 .lut_mask = 16'hEAC0;
defparam \SDRAM_controller|Add3~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N2
cycloneive_lcell_comb \SDRAM_controller|Add3~68 (
// Equation(s):
// \SDRAM_controller|Add3~68_combout  = (\SDRAM_controller|p1_req_flag~0_combout  & ((\SDRAM_controller|Add3~67_combout ) # ((\SDRAM_controller|Add3~15_combout  & \SDRAM_controller|address_hold [5])))) # (!\SDRAM_controller|p1_req_flag~0_combout  & 
// (\SDRAM_controller|Add3~15_combout  & (\SDRAM_controller|address_hold [5])))

	.dataa(\SDRAM_controller|p1_req_flag~0_combout ),
	.datab(\SDRAM_controller|Add3~15_combout ),
	.datac(\SDRAM_controller|address_hold [5]),
	.datad(\SDRAM_controller|Add3~67_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~68_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~68 .lut_mask = 16'hEAC0;
defparam \SDRAM_controller|Add3~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N4
cycloneive_lcell_comb \SDRAM_controller|Add3~69 (
// Equation(s):
// \SDRAM_controller|Add3~69_combout  = (\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|Add3~10_combout )) # (!\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|Add3~68_combout )))

	.dataa(gnd),
	.datab(\SDRAM_controller|Add3~10_combout ),
	.datac(\SDRAM_controller|state.S_INC~q ),
	.datad(\SDRAM_controller|Add3~68_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~69_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~69 .lut_mask = 16'hCFC0;
defparam \SDRAM_controller|Add3~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N5
dffeas \SDRAM_controller|address_hold[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Add3~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[5] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N24
cycloneive_lcell_comb \SDRAM_controller|Add3~12 (
// Equation(s):
// \SDRAM_controller|Add3~12_combout  = (\SDRAM_controller|address_hold [6] & (\SDRAM_controller|Add3~11  $ (GND))) # (!\SDRAM_controller|address_hold [6] & (!\SDRAM_controller|Add3~11  & VCC))
// \SDRAM_controller|Add3~13  = CARRY((\SDRAM_controller|address_hold [6] & !\SDRAM_controller|Add3~11 ))

	.dataa(gnd),
	.datab(\SDRAM_controller|address_hold [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~11 ),
	.combout(\SDRAM_controller|Add3~12_combout ),
	.cout(\SDRAM_controller|Add3~13 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~12 .lut_mask = 16'hC30C;
defparam \SDRAM_controller|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N22
cycloneive_lcell_comb \SDRAM_controller|Add3~17 (
// Equation(s):
// \SDRAM_controller|Add3~17_combout  = (\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|Add3~12_combout ))) # (!\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|Add3~16_combout ))

	.dataa(\SDRAM_controller|Add3~16_combout ),
	.datab(\SDRAM_controller|Add3~12_combout ),
	.datac(\SDRAM_controller|state.S_INC~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~17_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~17 .lut_mask = 16'hCACA;
defparam \SDRAM_controller|Add3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N23
dffeas \SDRAM_controller|address_hold[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Add3~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[6] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N26
cycloneive_lcell_comb \SDRAM_controller|Add3~18 (
// Equation(s):
// \SDRAM_controller|Add3~18_combout  = (\SDRAM_controller|address_hold [7] & (!\SDRAM_controller|Add3~13 )) # (!\SDRAM_controller|address_hold [7] & ((\SDRAM_controller|Add3~13 ) # (GND)))
// \SDRAM_controller|Add3~19  = CARRY((!\SDRAM_controller|Add3~13 ) # (!\SDRAM_controller|address_hold [7]))

	.dataa(gnd),
	.datab(\SDRAM_controller|address_hold [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~13 ),
	.combout(\SDRAM_controller|Add3~18_combout ),
	.cout(\SDRAM_controller|Add3~19 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~18 .lut_mask = 16'h3C3F;
defparam \SDRAM_controller|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
cycloneive_lcell_comb \SDRAM_controller|Add3~20 (
// Equation(s):
// \SDRAM_controller|Add3~20_combout  = (\SDRAM_controller|p2_req_flag~0_combout  & ((\d_cache_inst|CPU_address_hold [10]) # ((\SDRAM_controller|always0~0_combout  & \p_cache_inst|CPU_address_hold [9])))) # (!\SDRAM_controller|p2_req_flag~0_combout  & 
// (((\SDRAM_controller|always0~0_combout  & \p_cache_inst|CPU_address_hold [9]))))

	.dataa(\SDRAM_controller|p2_req_flag~0_combout ),
	.datab(\d_cache_inst|CPU_address_hold [10]),
	.datac(\SDRAM_controller|always0~0_combout ),
	.datad(\p_cache_inst|CPU_address_hold [9]),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~20_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~20 .lut_mask = 16'hF888;
defparam \SDRAM_controller|Add3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N18
cycloneive_lcell_comb \SDRAM_controller|Add3~21 (
// Equation(s):
// \SDRAM_controller|Add3~21_combout  = (\SDRAM_controller|address_hold [7] & ((\SDRAM_controller|Add3~15_combout ) # ((\SDRAM_controller|p1_req_flag~0_combout  & \SDRAM_controller|Add3~20_combout )))) # (!\SDRAM_controller|address_hold [7] & 
// (((\SDRAM_controller|p1_req_flag~0_combout  & \SDRAM_controller|Add3~20_combout ))))

	.dataa(\SDRAM_controller|address_hold [7]),
	.datab(\SDRAM_controller|Add3~15_combout ),
	.datac(\SDRAM_controller|p1_req_flag~0_combout ),
	.datad(\SDRAM_controller|Add3~20_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~21_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~21 .lut_mask = 16'hF888;
defparam \SDRAM_controller|Add3~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N0
cycloneive_lcell_comb \SDRAM_controller|Add3~22 (
// Equation(s):
// \SDRAM_controller|Add3~22_combout  = (\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|Add3~18_combout )) # (!\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|Add3~21_combout )))

	.dataa(\SDRAM_controller|state.S_INC~q ),
	.datab(gnd),
	.datac(\SDRAM_controller|Add3~18_combout ),
	.datad(\SDRAM_controller|Add3~21_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~22 .lut_mask = 16'hF5A0;
defparam \SDRAM_controller|Add3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N1
dffeas \SDRAM_controller|address_hold[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Add3~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[7] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N28
cycloneive_lcell_comb \SDRAM_controller|Add3~26 (
// Equation(s):
// \SDRAM_controller|Add3~26_combout  = (\SDRAM_controller|address_hold [8] & (\SDRAM_controller|Add3~19  $ (GND))) # (!\SDRAM_controller|address_hold [8] & (!\SDRAM_controller|Add3~19  & VCC))
// \SDRAM_controller|Add3~27  = CARRY((\SDRAM_controller|address_hold [8] & !\SDRAM_controller|Add3~19 ))

	.dataa(\SDRAM_controller|address_hold [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~19 ),
	.combout(\SDRAM_controller|Add3~26_combout ),
	.cout(\SDRAM_controller|Add3~27 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~26 .lut_mask = 16'hA50A;
defparam \SDRAM_controller|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N0
cycloneive_lcell_comb \SDRAM_controller|Add3~28 (
// Equation(s):
// \SDRAM_controller|Add3~28_combout  = (\d_cache_inst|CPU_address_hold [11] & ((\SDRAM_controller|p2_req_flag~0_combout ) # ((\SDRAM_controller|always0~0_combout  & \p_cache_inst|CPU_address_hold [10])))) # (!\d_cache_inst|CPU_address_hold [11] & 
// (((\SDRAM_controller|always0~0_combout  & \p_cache_inst|CPU_address_hold [10]))))

	.dataa(\d_cache_inst|CPU_address_hold [11]),
	.datab(\SDRAM_controller|p2_req_flag~0_combout ),
	.datac(\SDRAM_controller|always0~0_combout ),
	.datad(\p_cache_inst|CPU_address_hold [10]),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~28_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~28 .lut_mask = 16'hF888;
defparam \SDRAM_controller|Add3~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N0
cycloneive_lcell_comb \SDRAM_controller|Add3~29 (
// Equation(s):
// \SDRAM_controller|Add3~29_combout  = (\SDRAM_controller|Add3~15_combout  & ((\SDRAM_controller|address_hold [8]) # ((\SDRAM_controller|p1_req_flag~0_combout  & \SDRAM_controller|Add3~28_combout )))) # (!\SDRAM_controller|Add3~15_combout  & 
// (((\SDRAM_controller|p1_req_flag~0_combout  & \SDRAM_controller|Add3~28_combout ))))

	.dataa(\SDRAM_controller|Add3~15_combout ),
	.datab(\SDRAM_controller|address_hold [8]),
	.datac(\SDRAM_controller|p1_req_flag~0_combout ),
	.datad(\SDRAM_controller|Add3~28_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~29_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~29 .lut_mask = 16'hF888;
defparam \SDRAM_controller|Add3~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N4
cycloneive_lcell_comb \SDRAM_controller|Add3~30 (
// Equation(s):
// \SDRAM_controller|Add3~30_combout  = (\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|Add3~26_combout )) # (!\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|Add3~29_combout )))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_INC~q ),
	.datac(\SDRAM_controller|Add3~26_combout ),
	.datad(\SDRAM_controller|Add3~29_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~30_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~30 .lut_mask = 16'hF3C0;
defparam \SDRAM_controller|Add3~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N5
dffeas \SDRAM_controller|address_hold[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Add3~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[8] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N30
cycloneive_lcell_comb \SDRAM_controller|Add3~34 (
// Equation(s):
// \SDRAM_controller|Add3~34_combout  = (\SDRAM_controller|address_hold [9] & (!\SDRAM_controller|Add3~27 )) # (!\SDRAM_controller|address_hold [9] & ((\SDRAM_controller|Add3~27 ) # (GND)))
// \SDRAM_controller|Add3~35  = CARRY((!\SDRAM_controller|Add3~27 ) # (!\SDRAM_controller|address_hold [9]))

	.dataa(\SDRAM_controller|address_hold [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~27 ),
	.combout(\SDRAM_controller|Add3~34_combout ),
	.cout(\SDRAM_controller|Add3~35 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~34 .lut_mask = 16'h5A5F;
defparam \SDRAM_controller|Add3~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N8
cycloneive_lcell_comb \SDRAM_controller|Add3~36 (
// Equation(s):
// \SDRAM_controller|Add3~36_combout  = (\SDRAM_controller|address_hold [9] & \SDRAM_controller|Add3~15_combout )

	.dataa(\SDRAM_controller|address_hold [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|Add3~15_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~36_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~36 .lut_mask = 16'hAA00;
defparam \SDRAM_controller|Add3~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N2
cycloneive_lcell_comb \SDRAM_controller|Add3~37 (
// Equation(s):
// \SDRAM_controller|Add3~37_combout  = (\SDRAM_controller|p2_req_flag~0_combout  & ((\d_cache_inst|write_active~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [64]))) # (!\d_cache_inst|write_active~q  & 
// (\d_cache_inst|CPU_address_hold [12]))))

	.dataa(\d_cache_inst|write_active~q ),
	.datab(\SDRAM_controller|p2_req_flag~0_combout ),
	.datac(\d_cache_inst|CPU_address_hold [12]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [64]),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~37_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~37 .lut_mask = 16'hC840;
defparam \SDRAM_controller|Add3~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N12
cycloneive_lcell_comb \SDRAM_controller|Add3~38 (
// Equation(s):
// \SDRAM_controller|Add3~38_combout  = (\SDRAM_controller|p1_req_flag~0_combout  & ((\SDRAM_controller|Add3~37_combout ) # ((\SDRAM_controller|always0~0_combout  & \p_cache_inst|CPU_address_hold [11]))))

	.dataa(\SDRAM_controller|always0~0_combout ),
	.datab(\SDRAM_controller|p1_req_flag~0_combout ),
	.datac(\p_cache_inst|CPU_address_hold [11]),
	.datad(\SDRAM_controller|Add3~37_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~38_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~38 .lut_mask = 16'hCC80;
defparam \SDRAM_controller|Add3~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N10
cycloneive_lcell_comb \SDRAM_controller|Add3~39 (
// Equation(s):
// \SDRAM_controller|Add3~39_combout  = (\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|Add3~34_combout )) # (!\SDRAM_controller|state.S_INC~q  & (((\SDRAM_controller|Add3~36_combout ) # (\SDRAM_controller|Add3~38_combout ))))

	.dataa(\SDRAM_controller|Add3~34_combout ),
	.datab(\SDRAM_controller|state.S_INC~q ),
	.datac(\SDRAM_controller|Add3~36_combout ),
	.datad(\SDRAM_controller|Add3~38_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~39_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~39 .lut_mask = 16'hBBB8;
defparam \SDRAM_controller|Add3~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N11
dffeas \SDRAM_controller|address_hold[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Add3~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[9] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N0
cycloneive_lcell_comb \SDRAM_controller|Add3~43 (
// Equation(s):
// \SDRAM_controller|Add3~43_combout  = (\SDRAM_controller|address_hold [10] & (\SDRAM_controller|Add3~35  $ (GND))) # (!\SDRAM_controller|address_hold [10] & (!\SDRAM_controller|Add3~35  & VCC))
// \SDRAM_controller|Add3~44  = CARRY((\SDRAM_controller|address_hold [10] & !\SDRAM_controller|Add3~35 ))

	.dataa(gnd),
	.datab(\SDRAM_controller|address_hold [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~35 ),
	.combout(\SDRAM_controller|Add3~43_combout ),
	.cout(\SDRAM_controller|Add3~44 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~43 .lut_mask = 16'hC30C;
defparam \SDRAM_controller|Add3~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N8
cycloneive_lcell_comb \SDRAM_controller|Add3~46 (
// Equation(s):
// \SDRAM_controller|Add3~46_combout  = (\SDRAM_controller|p2_req_flag~0_combout  & ((\d_cache_inst|write_active~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [65])) # (!\d_cache_inst|write_active~q  & 
// ((\d_cache_inst|CPU_address_hold [13])))))

	.dataa(\SDRAM_controller|p2_req_flag~0_combout ),
	.datab(\d_cache_inst|write_active~q ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [65]),
	.datad(\d_cache_inst|CPU_address_hold [13]),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~46_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~46 .lut_mask = 16'hA280;
defparam \SDRAM_controller|Add3~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N20
cycloneive_lcell_comb \SDRAM_controller|Add3~47 (
// Equation(s):
// \SDRAM_controller|Add3~47_combout  = (\SDRAM_controller|p1_req_flag~0_combout  & ((\SDRAM_controller|Add3~46_combout ) # ((\SDRAM_controller|always0~0_combout  & \p_cache_inst|CPU_address_hold [12]))))

	.dataa(\SDRAM_controller|always0~0_combout ),
	.datab(\SDRAM_controller|p1_req_flag~0_combout ),
	.datac(\SDRAM_controller|Add3~46_combout ),
	.datad(\p_cache_inst|CPU_address_hold [12]),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~47_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~47 .lut_mask = 16'hC8C0;
defparam \SDRAM_controller|Add3~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N6
cycloneive_lcell_comb \SDRAM_controller|Add3~48 (
// Equation(s):
// \SDRAM_controller|Add3~48_combout  = (\SDRAM_controller|state.S_INC~q  & (((\SDRAM_controller|Add3~43_combout )))) # (!\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|Add3~45_combout ) # ((\SDRAM_controller|Add3~47_combout ))))

	.dataa(\SDRAM_controller|Add3~45_combout ),
	.datab(\SDRAM_controller|state.S_INC~q ),
	.datac(\SDRAM_controller|Add3~43_combout ),
	.datad(\SDRAM_controller|Add3~47_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~48_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~48 .lut_mask = 16'hF3E2;
defparam \SDRAM_controller|Add3~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N7
dffeas \SDRAM_controller|address_hold[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Add3~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[10] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N2
cycloneive_lcell_comb \SDRAM_controller|Add3~52 (
// Equation(s):
// \SDRAM_controller|Add3~52_combout  = (\SDRAM_controller|address_hold [11] & (!\SDRAM_controller|Add3~44 )) # (!\SDRAM_controller|address_hold [11] & ((\SDRAM_controller|Add3~44 ) # (GND)))
// \SDRAM_controller|Add3~53  = CARRY((!\SDRAM_controller|Add3~44 ) # (!\SDRAM_controller|address_hold [11]))

	.dataa(\SDRAM_controller|address_hold [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~44 ),
	.combout(\SDRAM_controller|Add3~52_combout ),
	.cout(\SDRAM_controller|Add3~53 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~52 .lut_mask = 16'h5A5F;
defparam \SDRAM_controller|Add3~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N26
cycloneive_lcell_comb \SDRAM_controller|Add3~54 (
// Equation(s):
// \SDRAM_controller|Add3~54_combout  = (\SDRAM_controller|Add3~15_combout  & \SDRAM_controller|address_hold [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_controller|Add3~15_combout ),
	.datad(\SDRAM_controller|address_hold [11]),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~54_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~54 .lut_mask = 16'hF000;
defparam \SDRAM_controller|Add3~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N30
cycloneive_lcell_comb \SDRAM_controller|Add3~55 (
// Equation(s):
// \SDRAM_controller|Add3~55_combout  = (\SDRAM_controller|p2_req_flag~0_combout  & ((\d_cache_inst|write_active~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [66]))) # (!\d_cache_inst|write_active~q  & 
// (\d_cache_inst|CPU_address_hold [14]))))

	.dataa(\SDRAM_controller|p2_req_flag~0_combout ),
	.datab(\d_cache_inst|write_active~q ),
	.datac(\d_cache_inst|CPU_address_hold [14]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [66]),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~55_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~55 .lut_mask = 16'hA820;
defparam \SDRAM_controller|Add3~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N2
cycloneive_lcell_comb \SDRAM_controller|Add3~56 (
// Equation(s):
// \SDRAM_controller|Add3~56_combout  = (\SDRAM_controller|p1_req_flag~0_combout  & ((\SDRAM_controller|Add3~55_combout ) # ((\SDRAM_controller|always0~0_combout  & \p_cache_inst|CPU_address_hold [13]))))

	.dataa(\SDRAM_controller|always0~0_combout ),
	.datab(\SDRAM_controller|p1_req_flag~0_combout ),
	.datac(\p_cache_inst|CPU_address_hold [13]),
	.datad(\SDRAM_controller|Add3~55_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~56_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~56 .lut_mask = 16'hCC80;
defparam \SDRAM_controller|Add3~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N16
cycloneive_lcell_comb \SDRAM_controller|Add3~57 (
// Equation(s):
// \SDRAM_controller|Add3~57_combout  = (\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|Add3~52_combout )) # (!\SDRAM_controller|state.S_INC~q  & (((\SDRAM_controller|Add3~54_combout ) # (\SDRAM_controller|Add3~56_combout ))))

	.dataa(\SDRAM_controller|Add3~52_combout ),
	.datab(\SDRAM_controller|state.S_INC~q ),
	.datac(\SDRAM_controller|Add3~54_combout ),
	.datad(\SDRAM_controller|Add3~56_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~57_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~57 .lut_mask = 16'hBBB8;
defparam \SDRAM_controller|Add3~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N17
dffeas \SDRAM_controller|address_hold[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Add3~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[11] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N4
cycloneive_lcell_comb \SDRAM_controller|Add3~61 (
// Equation(s):
// \SDRAM_controller|Add3~61_combout  = (\SDRAM_controller|address_hold [12] & (\SDRAM_controller|Add3~53  $ (GND))) # (!\SDRAM_controller|address_hold [12] & (!\SDRAM_controller|Add3~53  & VCC))
// \SDRAM_controller|Add3~62  = CARRY((\SDRAM_controller|address_hold [12] & !\SDRAM_controller|Add3~53 ))

	.dataa(\SDRAM_controller|address_hold [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~53 ),
	.combout(\SDRAM_controller|Add3~61_combout ),
	.cout(\SDRAM_controller|Add3~62 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~61 .lut_mask = 16'hA50A;
defparam \SDRAM_controller|Add3~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N8
cycloneive_lcell_comb \SDRAM_controller|Add3~66 (
// Equation(s):
// \SDRAM_controller|Add3~66_combout  = (\SDRAM_controller|state.S_INC~q  & (((\SDRAM_controller|Add3~61_combout )))) # (!\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|Add3~63_combout ) # ((\SDRAM_controller|Add3~65_combout ))))

	.dataa(\SDRAM_controller|Add3~63_combout ),
	.datab(\SDRAM_controller|state.S_INC~q ),
	.datac(\SDRAM_controller|Add3~65_combout ),
	.datad(\SDRAM_controller|Add3~61_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~66_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~66 .lut_mask = 16'hFE32;
defparam \SDRAM_controller|Add3~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N9
dffeas \SDRAM_controller|address_hold[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Add3~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[12] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N6
cycloneive_lcell_comb \SDRAM_controller|Add3~70 (
// Equation(s):
// \SDRAM_controller|Add3~70_combout  = (\SDRAM_controller|address_hold [13] & (!\SDRAM_controller|Add3~62 )) # (!\SDRAM_controller|address_hold [13] & ((\SDRAM_controller|Add3~62 ) # (GND)))
// \SDRAM_controller|Add3~71  = CARRY((!\SDRAM_controller|Add3~62 ) # (!\SDRAM_controller|address_hold [13]))

	.dataa(gnd),
	.datab(\SDRAM_controller|address_hold [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~62 ),
	.combout(\SDRAM_controller|Add3~70_combout ),
	.cout(\SDRAM_controller|Add3~71 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~70 .lut_mask = 16'h3C3F;
defparam \SDRAM_controller|Add3~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N4
cycloneive_lcell_comb \MSC_inst|data_page[0]~0 (
// Equation(s):
// \MSC_inst|data_page[0]~0_combout  = (\CPU_inst|reg_file0|ivr_reg [1] & (\MSC_inst|p2_control_enable~q  & (\CPU_inst|reg_file0|ivr_reg [0] & \MSC_en~combout )))

	.dataa(\CPU_inst|reg_file0|ivr_reg [1]),
	.datab(\MSC_inst|p2_control_enable~q ),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\MSC_en~combout ),
	.cin(gnd),
	.combout(\MSC_inst|data_page[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|data_page[0]~0 .lut_mask = 16'h8000;
defparam \MSC_inst|data_page[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N23
dffeas \MSC_inst|data_page[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MSC_inst|data_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|data_page [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|data_page[0] .is_wysiwyg = "true";
defparam \MSC_inst|data_page[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N22
cycloneive_lcell_comb \SDRAM_controller|Add3~72 (
// Equation(s):
// \SDRAM_controller|Add3~72_combout  = (\p_cache_inst|CPU_address_hold [15] & ((\SDRAM_controller|always0~0_combout ) # ((\MSC_inst|data_page [0] & \SDRAM_controller|p2_req_flag~0_combout )))) # (!\p_cache_inst|CPU_address_hold [15] & (((\MSC_inst|data_page 
// [0] & \SDRAM_controller|p2_req_flag~0_combout ))))

	.dataa(\p_cache_inst|CPU_address_hold [15]),
	.datab(\SDRAM_controller|always0~0_combout ),
	.datac(\MSC_inst|data_page [0]),
	.datad(\SDRAM_controller|p2_req_flag~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~72_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~72 .lut_mask = 16'hF888;
defparam \SDRAM_controller|Add3~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N14
cycloneive_lcell_comb \SDRAM_controller|Add3~73 (
// Equation(s):
// \SDRAM_controller|Add3~73_combout  = (\SDRAM_controller|Add3~15_combout  & ((\SDRAM_controller|address_hold [13]) # ((\SDRAM_controller|p1_req_flag~0_combout  & \SDRAM_controller|Add3~72_combout )))) # (!\SDRAM_controller|Add3~15_combout  & 
// (\SDRAM_controller|p1_req_flag~0_combout  & ((\SDRAM_controller|Add3~72_combout ))))

	.dataa(\SDRAM_controller|Add3~15_combout ),
	.datab(\SDRAM_controller|p1_req_flag~0_combout ),
	.datac(\SDRAM_controller|address_hold [13]),
	.datad(\SDRAM_controller|Add3~72_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~73_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~73 .lut_mask = 16'hECA0;
defparam \SDRAM_controller|Add3~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N8
cycloneive_lcell_comb \SDRAM_controller|Add3~74 (
// Equation(s):
// \SDRAM_controller|Add3~74_combout  = (\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|Add3~70_combout )) # (!\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|Add3~73_combout )))

	.dataa(gnd),
	.datab(\SDRAM_controller|Add3~70_combout ),
	.datac(\SDRAM_controller|Add3~73_combout ),
	.datad(\SDRAM_controller|state.S_INC~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~74_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~74 .lut_mask = 16'hCCF0;
defparam \SDRAM_controller|Add3~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N9
dffeas \SDRAM_controller|address_hold[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Add3~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[13] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N20
cycloneive_lcell_comb \MSC_inst|program_page[0]~0 (
// Equation(s):
// \MSC_inst|program_page[0]~0_combout  = (!\CPU_inst|reg_file0|ivr_reg [1] & (\CPU_inst|reg_file0|ivr_reg [0] & (\MSC_inst|p1_control_enable~q  & \MSC_en~combout )))

	.dataa(\CPU_inst|reg_file0|ivr_reg [1]),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\MSC_inst|p1_control_enable~q ),
	.datad(\MSC_en~combout ),
	.cin(gnd),
	.combout(\MSC_inst|program_page[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|program_page[0]~0 .lut_mask = 16'h4000;
defparam \MSC_inst|program_page[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N21
dffeas \MSC_inst|program_page[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MSC_inst|program_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|program_page [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|program_page[1] .is_wysiwyg = "true";
defparam \MSC_inst|program_page[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N10
cycloneive_lcell_comb \MSC_inst|data_page[2]~feeder (
// Equation(s):
// \MSC_inst|data_page[2]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [2]),
	.cin(gnd),
	.combout(\MSC_inst|data_page[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|data_page[2]~feeder .lut_mask = 16'hFF00;
defparam \MSC_inst|data_page[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N11
dffeas \MSC_inst|data_page[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|data_page[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MSC_inst|data_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|data_page [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|data_page[2] .is_wysiwyg = "true";
defparam \MSC_inst|data_page[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
cycloneive_lcell_comb \SDRAM_controller|Add3~82 (
// Equation(s):
// \SDRAM_controller|Add3~82_combout  = (\SDRAM_controller|p2_req_flag~0_combout  & ((\MSC_inst|data_page [2]) # ((\SDRAM_controller|always0~0_combout  & \MSC_inst|program_page [1])))) # (!\SDRAM_controller|p2_req_flag~0_combout  & 
// (\SDRAM_controller|always0~0_combout  & (\MSC_inst|program_page [1])))

	.dataa(\SDRAM_controller|p2_req_flag~0_combout ),
	.datab(\SDRAM_controller|always0~0_combout ),
	.datac(\MSC_inst|program_page [1]),
	.datad(\MSC_inst|data_page [2]),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~82_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~82 .lut_mask = 16'hEAC0;
defparam \SDRAM_controller|Add3~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N8
cycloneive_lcell_comb \SDRAM_controller|Add3~83 (
// Equation(s):
// \SDRAM_controller|Add3~83_combout  = (\SDRAM_controller|p1_req_flag~0_combout  & ((\SDRAM_controller|Add3~82_combout ) # ((\SDRAM_controller|address_hold [15] & \SDRAM_controller|Add3~15_combout )))) # (!\SDRAM_controller|p1_req_flag~0_combout  & 
// (\SDRAM_controller|address_hold [15] & ((\SDRAM_controller|Add3~15_combout ))))

	.dataa(\SDRAM_controller|p1_req_flag~0_combout ),
	.datab(\SDRAM_controller|address_hold [15]),
	.datac(\SDRAM_controller|Add3~82_combout ),
	.datad(\SDRAM_controller|Add3~15_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~83_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~83 .lut_mask = 16'hECA0;
defparam \SDRAM_controller|Add3~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N8
cycloneive_lcell_comb \SDRAM_controller|Add3~75 (
// Equation(s):
// \SDRAM_controller|Add3~75_combout  = (\SDRAM_controller|address_hold [14] & (\SDRAM_controller|Add3~71  $ (GND))) # (!\SDRAM_controller|address_hold [14] & (!\SDRAM_controller|Add3~71  & VCC))
// \SDRAM_controller|Add3~76  = CARRY((\SDRAM_controller|address_hold [14] & !\SDRAM_controller|Add3~71 ))

	.dataa(\SDRAM_controller|address_hold [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~71 ),
	.combout(\SDRAM_controller|Add3~75_combout ),
	.cout(\SDRAM_controller|Add3~76 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~75 .lut_mask = 16'hA50A;
defparam \SDRAM_controller|Add3~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N25
dffeas \MSC_inst|program_page[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MSC_inst|program_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|program_page [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|program_page[0] .is_wysiwyg = "true";
defparam \MSC_inst|program_page[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N8
cycloneive_lcell_comb \MSC_inst|data_page[1]~feeder (
// Equation(s):
// \MSC_inst|data_page[1]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [1]),
	.cin(gnd),
	.combout(\MSC_inst|data_page[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|data_page[1]~feeder .lut_mask = 16'hFF00;
defparam \MSC_inst|data_page[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N9
dffeas \MSC_inst|data_page[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|data_page[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MSC_inst|data_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|data_page [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|data_page[1] .is_wysiwyg = "true";
defparam \MSC_inst|data_page[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
cycloneive_lcell_comb \SDRAM_controller|Add3~77 (
// Equation(s):
// \SDRAM_controller|Add3~77_combout  = (\SDRAM_controller|p2_req_flag~0_combout  & ((\MSC_inst|data_page [1]) # ((\SDRAM_controller|always0~0_combout  & \MSC_inst|program_page [0])))) # (!\SDRAM_controller|p2_req_flag~0_combout  & 
// (\SDRAM_controller|always0~0_combout  & (\MSC_inst|program_page [0])))

	.dataa(\SDRAM_controller|p2_req_flag~0_combout ),
	.datab(\SDRAM_controller|always0~0_combout ),
	.datac(\MSC_inst|program_page [0]),
	.datad(\MSC_inst|data_page [1]),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~77_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~77 .lut_mask = 16'hEAC0;
defparam \SDRAM_controller|Add3~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N18
cycloneive_lcell_comb \SDRAM_controller|Add3~78 (
// Equation(s):
// \SDRAM_controller|Add3~78_combout  = (\SDRAM_controller|p1_req_flag~0_combout  & ((\SDRAM_controller|Add3~77_combout ) # ((\SDRAM_controller|address_hold [14] & \SDRAM_controller|Add3~15_combout )))) # (!\SDRAM_controller|p1_req_flag~0_combout  & 
// (\SDRAM_controller|address_hold [14] & ((\SDRAM_controller|Add3~15_combout ))))

	.dataa(\SDRAM_controller|p1_req_flag~0_combout ),
	.datab(\SDRAM_controller|address_hold [14]),
	.datac(\SDRAM_controller|Add3~77_combout ),
	.datad(\SDRAM_controller|Add3~15_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~78_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~78 .lut_mask = 16'hECA0;
defparam \SDRAM_controller|Add3~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N2
cycloneive_lcell_comb \SDRAM_controller|Add3~79 (
// Equation(s):
// \SDRAM_controller|Add3~79_combout  = (\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|Add3~75_combout )) # (!\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|Add3~78_combout )))

	.dataa(\SDRAM_controller|Add3~75_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|state.S_INC~q ),
	.datad(\SDRAM_controller|Add3~78_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~79_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~79 .lut_mask = 16'hAFA0;
defparam \SDRAM_controller|Add3~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N3
dffeas \SDRAM_controller|address_hold[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Add3~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[14] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N10
cycloneive_lcell_comb \SDRAM_controller|Add3~80 (
// Equation(s):
// \SDRAM_controller|Add3~80_combout  = (\SDRAM_controller|address_hold [15] & (!\SDRAM_controller|Add3~76 )) # (!\SDRAM_controller|address_hold [15] & ((\SDRAM_controller|Add3~76 ) # (GND)))
// \SDRAM_controller|Add3~81  = CARRY((!\SDRAM_controller|Add3~76 ) # (!\SDRAM_controller|address_hold [15]))

	.dataa(gnd),
	.datab(\SDRAM_controller|address_hold [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~76 ),
	.combout(\SDRAM_controller|Add3~80_combout ),
	.cout(\SDRAM_controller|Add3~81 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~80 .lut_mask = 16'h3C3F;
defparam \SDRAM_controller|Add3~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N14
cycloneive_lcell_comb \SDRAM_controller|Add3~84 (
// Equation(s):
// \SDRAM_controller|Add3~84_combout  = (\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|Add3~80_combout ))) # (!\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|Add3~83_combout ))

	.dataa(\SDRAM_controller|state.S_INC~q ),
	.datab(gnd),
	.datac(\SDRAM_controller|Add3~83_combout ),
	.datad(\SDRAM_controller|Add3~80_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~84_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~84 .lut_mask = 16'hFA50;
defparam \SDRAM_controller|Add3~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N15
dffeas \SDRAM_controller|address_hold[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Add3~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[15] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N28
cycloneive_lcell_comb \SDRAM_controller|Equal1~5 (
// Equation(s):
// \SDRAM_controller|Equal1~5_combout  = (!\SDRAM_controller|address_hold [12] & (!\SDRAM_controller|address_hold [13] & (!\SDRAM_controller|address_hold [15] & !\SDRAM_controller|address_hold [14])))

	.dataa(\SDRAM_controller|address_hold [12]),
	.datab(\SDRAM_controller|address_hold [13]),
	.datac(\SDRAM_controller|address_hold [15]),
	.datad(\SDRAM_controller|address_hold [14]),
	.cin(gnd),
	.combout(\SDRAM_controller|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Equal1~5 .lut_mask = 16'h0001;
defparam \SDRAM_controller|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N12
cycloneive_lcell_comb \SDRAM_controller|Add3~85 (
// Equation(s):
// \SDRAM_controller|Add3~85_combout  = (\SDRAM_controller|address_hold [16] & (\SDRAM_controller|Add3~81  $ (GND))) # (!\SDRAM_controller|address_hold [16] & (!\SDRAM_controller|Add3~81  & VCC))
// \SDRAM_controller|Add3~86  = CARRY((\SDRAM_controller|address_hold [16] & !\SDRAM_controller|Add3~81 ))

	.dataa(\SDRAM_controller|address_hold [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~81 ),
	.combout(\SDRAM_controller|Add3~85_combout ),
	.cout(\SDRAM_controller|Add3~86 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~85 .lut_mask = 16'hA50A;
defparam \SDRAM_controller|Add3~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N1
dffeas \MSC_inst|program_page[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MSC_inst|program_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|program_page [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|program_page[2] .is_wysiwyg = "true";
defparam \MSC_inst|program_page[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N19
dffeas \MSC_inst|data_page[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MSC_inst|data_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|data_page [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|data_page[3] .is_wysiwyg = "true";
defparam \MSC_inst|data_page[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N0
cycloneive_lcell_comb \SDRAM_controller|Add3~87 (
// Equation(s):
// \SDRAM_controller|Add3~87_combout  = (\SDRAM_controller|p2_req_flag~0_combout  & ((\MSC_inst|data_page [3]) # ((\SDRAM_controller|always0~0_combout  & \MSC_inst|program_page [2])))) # (!\SDRAM_controller|p2_req_flag~0_combout  & 
// (\SDRAM_controller|always0~0_combout  & (\MSC_inst|program_page [2])))

	.dataa(\SDRAM_controller|p2_req_flag~0_combout ),
	.datab(\SDRAM_controller|always0~0_combout ),
	.datac(\MSC_inst|program_page [2]),
	.datad(\MSC_inst|data_page [3]),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~87_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~87 .lut_mask = 16'hEAC0;
defparam \SDRAM_controller|Add3~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N18
cycloneive_lcell_comb \SDRAM_controller|Add3~88 (
// Equation(s):
// \SDRAM_controller|Add3~88_combout  = (\SDRAM_controller|address_hold [16] & ((\SDRAM_controller|Add3~15_combout ) # ((\SDRAM_controller|p1_req_flag~0_combout  & \SDRAM_controller|Add3~87_combout )))) # (!\SDRAM_controller|address_hold [16] & 
// (\SDRAM_controller|p1_req_flag~0_combout  & (\SDRAM_controller|Add3~87_combout )))

	.dataa(\SDRAM_controller|address_hold [16]),
	.datab(\SDRAM_controller|p1_req_flag~0_combout ),
	.datac(\SDRAM_controller|Add3~87_combout ),
	.datad(\SDRAM_controller|Add3~15_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~88_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~88 .lut_mask = 16'hEAC0;
defparam \SDRAM_controller|Add3~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N6
cycloneive_lcell_comb \SDRAM_controller|Add3~89 (
// Equation(s):
// \SDRAM_controller|Add3~89_combout  = (\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|Add3~85_combout )) # (!\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|Add3~88_combout )))

	.dataa(\SDRAM_controller|state.S_INC~q ),
	.datab(gnd),
	.datac(\SDRAM_controller|Add3~85_combout ),
	.datad(\SDRAM_controller|Add3~88_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~89_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~89 .lut_mask = 16'hF5A0;
defparam \SDRAM_controller|Add3~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N7
dffeas \SDRAM_controller|address_hold[16] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Add3~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [16]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[16] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N14
cycloneive_lcell_comb \SDRAM_controller|Add3~90 (
// Equation(s):
// \SDRAM_controller|Add3~90_combout  = (\SDRAM_controller|address_hold [17] & (!\SDRAM_controller|Add3~86 )) # (!\SDRAM_controller|address_hold [17] & ((\SDRAM_controller|Add3~86 ) # (GND)))
// \SDRAM_controller|Add3~91  = CARRY((!\SDRAM_controller|Add3~86 ) # (!\SDRAM_controller|address_hold [17]))

	.dataa(gnd),
	.datab(\SDRAM_controller|address_hold [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~86 ),
	.combout(\SDRAM_controller|Add3~90_combout ),
	.cout(\SDRAM_controller|Add3~91 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~90 .lut_mask = 16'h3C3F;
defparam \SDRAM_controller|Add3~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N5
dffeas \MSC_inst|program_page[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MSC_inst|program_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|program_page [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|program_page[3] .is_wysiwyg = "true";
defparam \MSC_inst|program_page[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N24
cycloneive_lcell_comb \MSC_inst|data_page[4]~feeder (
// Equation(s):
// \MSC_inst|data_page[4]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [4]),
	.cin(gnd),
	.combout(\MSC_inst|data_page[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|data_page[4]~feeder .lut_mask = 16'hFF00;
defparam \MSC_inst|data_page[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N25
dffeas \MSC_inst|data_page[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|data_page[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MSC_inst|data_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|data_page [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|data_page[4] .is_wysiwyg = "true";
defparam \MSC_inst|data_page[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N4
cycloneive_lcell_comb \SDRAM_controller|Add3~92 (
// Equation(s):
// \SDRAM_controller|Add3~92_combout  = (\SDRAM_controller|p2_req_flag~0_combout  & ((\MSC_inst|data_page [4]) # ((\SDRAM_controller|always0~0_combout  & \MSC_inst|program_page [3])))) # (!\SDRAM_controller|p2_req_flag~0_combout  & 
// (\SDRAM_controller|always0~0_combout  & (\MSC_inst|program_page [3])))

	.dataa(\SDRAM_controller|p2_req_flag~0_combout ),
	.datab(\SDRAM_controller|always0~0_combout ),
	.datac(\MSC_inst|program_page [3]),
	.datad(\MSC_inst|data_page [4]),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~92_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~92 .lut_mask = 16'hEAC0;
defparam \SDRAM_controller|Add3~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N20
cycloneive_lcell_comb \SDRAM_controller|Add3~93 (
// Equation(s):
// \SDRAM_controller|Add3~93_combout  = (\SDRAM_controller|p1_req_flag~0_combout  & ((\SDRAM_controller|Add3~92_combout ) # ((\SDRAM_controller|Add3~15_combout  & \SDRAM_controller|address_hold [17])))) # (!\SDRAM_controller|p1_req_flag~0_combout  & 
// (\SDRAM_controller|Add3~15_combout  & ((\SDRAM_controller|address_hold [17]))))

	.dataa(\SDRAM_controller|p1_req_flag~0_combout ),
	.datab(\SDRAM_controller|Add3~15_combout ),
	.datac(\SDRAM_controller|Add3~92_combout ),
	.datad(\SDRAM_controller|address_hold [17]),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~93_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~93 .lut_mask = 16'hECA0;
defparam \SDRAM_controller|Add3~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N24
cycloneive_lcell_comb \SDRAM_controller|Add3~94 (
// Equation(s):
// \SDRAM_controller|Add3~94_combout  = (\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|Add3~90_combout )) # (!\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|Add3~93_combout )))

	.dataa(\SDRAM_controller|state.S_INC~q ),
	.datab(gnd),
	.datac(\SDRAM_controller|Add3~90_combout ),
	.datad(\SDRAM_controller|Add3~93_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~94_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~94 .lut_mask = 16'hF5A0;
defparam \SDRAM_controller|Add3~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N25
dffeas \SDRAM_controller|address_hold[17] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Add3~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [17]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[17] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N17
dffeas \MSC_inst|program_page[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MSC_inst|program_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|program_page [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|program_page[4] .is_wysiwyg = "true";
defparam \MSC_inst|program_page[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N29
dffeas \MSC_inst|data_page[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MSC_inst|data_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|data_page [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|data_page[5] .is_wysiwyg = "true";
defparam \MSC_inst|data_page[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N16
cycloneive_lcell_comb \SDRAM_controller|Add3~97 (
// Equation(s):
// \SDRAM_controller|Add3~97_combout  = (\SDRAM_controller|p2_req_flag~0_combout  & ((\MSC_inst|data_page [5]) # ((\SDRAM_controller|always0~0_combout  & \MSC_inst|program_page [4])))) # (!\SDRAM_controller|p2_req_flag~0_combout  & 
// (\SDRAM_controller|always0~0_combout  & (\MSC_inst|program_page [4])))

	.dataa(\SDRAM_controller|p2_req_flag~0_combout ),
	.datab(\SDRAM_controller|always0~0_combout ),
	.datac(\MSC_inst|program_page [4]),
	.datad(\MSC_inst|data_page [5]),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~97_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~97 .lut_mask = 16'hEAC0;
defparam \SDRAM_controller|Add3~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N30
cycloneive_lcell_comb \SDRAM_controller|Add3~98 (
// Equation(s):
// \SDRAM_controller|Add3~98_combout  = (\SDRAM_controller|p1_req_flag~0_combout  & ((\SDRAM_controller|Add3~97_combout ) # ((\SDRAM_controller|Add3~15_combout  & \SDRAM_controller|address_hold [18])))) # (!\SDRAM_controller|p1_req_flag~0_combout  & 
// (\SDRAM_controller|Add3~15_combout  & (\SDRAM_controller|address_hold [18])))

	.dataa(\SDRAM_controller|p1_req_flag~0_combout ),
	.datab(\SDRAM_controller|Add3~15_combout ),
	.datac(\SDRAM_controller|address_hold [18]),
	.datad(\SDRAM_controller|Add3~97_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~98_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~98 .lut_mask = 16'hEAC0;
defparam \SDRAM_controller|Add3~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N16
cycloneive_lcell_comb \SDRAM_controller|Add3~95 (
// Equation(s):
// \SDRAM_controller|Add3~95_combout  = (\SDRAM_controller|address_hold [18] & (\SDRAM_controller|Add3~91  $ (GND))) # (!\SDRAM_controller|address_hold [18] & (!\SDRAM_controller|Add3~91  & VCC))
// \SDRAM_controller|Add3~96  = CARRY((\SDRAM_controller|address_hold [18] & !\SDRAM_controller|Add3~91 ))

	.dataa(\SDRAM_controller|address_hold [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~91 ),
	.combout(\SDRAM_controller|Add3~95_combout ),
	.cout(\SDRAM_controller|Add3~96 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~95 .lut_mask = 16'hA50A;
defparam \SDRAM_controller|Add3~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N26
cycloneive_lcell_comb \SDRAM_controller|Add3~99 (
// Equation(s):
// \SDRAM_controller|Add3~99_combout  = (\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|Add3~95_combout ))) # (!\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|Add3~98_combout ))

	.dataa(\SDRAM_controller|state.S_INC~q ),
	.datab(gnd),
	.datac(\SDRAM_controller|Add3~98_combout ),
	.datad(\SDRAM_controller|Add3~95_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~99_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~99 .lut_mask = 16'hFA50;
defparam \SDRAM_controller|Add3~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N27
dffeas \SDRAM_controller|address_hold[18] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Add3~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [18]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[18] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N18
cycloneive_lcell_comb \SDRAM_controller|Add3~100 (
// Equation(s):
// \SDRAM_controller|Add3~100_combout  = \SDRAM_controller|Add3~96  $ (\SDRAM_controller|address_hold [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|address_hold [19]),
	.cin(\SDRAM_controller|Add3~96 ),
	.combout(\SDRAM_controller|Add3~100_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~100 .lut_mask = 16'h0FF0;
defparam \SDRAM_controller|Add3~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N7
dffeas \MSC_inst|program_page[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MSC_inst|program_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|program_page [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|program_page[5] .is_wysiwyg = "true";
defparam \MSC_inst|program_page[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N31
dffeas \MSC_inst|data_page[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MSC_inst|data_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|data_page [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|data_page[6] .is_wysiwyg = "true";
defparam \MSC_inst|data_page[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
cycloneive_lcell_comb \SDRAM_controller|Add3~102 (
// Equation(s):
// \SDRAM_controller|Add3~102_combout  = (\SDRAM_controller|p2_req_flag~0_combout  & ((\MSC_inst|data_page [6]) # ((\SDRAM_controller|always0~0_combout  & \MSC_inst|program_page [5])))) # (!\SDRAM_controller|p2_req_flag~0_combout  & 
// (\SDRAM_controller|always0~0_combout  & (\MSC_inst|program_page [5])))

	.dataa(\SDRAM_controller|p2_req_flag~0_combout ),
	.datab(\SDRAM_controller|always0~0_combout ),
	.datac(\MSC_inst|program_page [5]),
	.datad(\MSC_inst|data_page [6]),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~102_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~102 .lut_mask = 16'hEAC0;
defparam \SDRAM_controller|Add3~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N12
cycloneive_lcell_comb \SDRAM_controller|Add3~103 (
// Equation(s):
// \SDRAM_controller|Add3~103_combout  = (\SDRAM_controller|p1_req_flag~0_combout  & ((\SDRAM_controller|Add3~102_combout ) # ((\SDRAM_controller|address_hold [19] & \SDRAM_controller|Add3~15_combout )))) # (!\SDRAM_controller|p1_req_flag~0_combout  & 
// (\SDRAM_controller|address_hold [19] & ((\SDRAM_controller|Add3~15_combout ))))

	.dataa(\SDRAM_controller|p1_req_flag~0_combout ),
	.datab(\SDRAM_controller|address_hold [19]),
	.datac(\SDRAM_controller|Add3~102_combout ),
	.datad(\SDRAM_controller|Add3~15_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~103_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~103 .lut_mask = 16'hECA0;
defparam \SDRAM_controller|Add3~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N28
cycloneive_lcell_comb \SDRAM_controller|Add3~104 (
// Equation(s):
// \SDRAM_controller|Add3~104_combout  = (\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|Add3~100_combout )) # (!\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|Add3~103_combout )))

	.dataa(gnd),
	.datab(\SDRAM_controller|Add3~100_combout ),
	.datac(\SDRAM_controller|state.S_INC~q ),
	.datad(\SDRAM_controller|Add3~103_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~104_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~104 .lut_mask = 16'hCFC0;
defparam \SDRAM_controller|Add3~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N29
dffeas \SDRAM_controller|address_hold[19] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Add3~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [19]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[19] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N22
cycloneive_lcell_comb \SDRAM_controller|Equal1~0 (
// Equation(s):
// \SDRAM_controller|Equal1~0_combout  = (!\SDRAM_controller|address_hold [16] & (!\SDRAM_controller|address_hold [17] & (!\SDRAM_controller|address_hold [18] & !\SDRAM_controller|address_hold [19])))

	.dataa(\SDRAM_controller|address_hold [16]),
	.datab(\SDRAM_controller|address_hold [17]),
	.datac(\SDRAM_controller|address_hold [18]),
	.datad(\SDRAM_controller|address_hold [19]),
	.cin(gnd),
	.combout(\SDRAM_controller|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Equal1~0 .lut_mask = 16'h0001;
defparam \SDRAM_controller|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N30
cycloneive_lcell_comb \SDRAM_controller|Equal1~2 (
// Equation(s):
// \SDRAM_controller|Equal1~2_combout  = (\SDRAM_controller|address_hold [5] & \SDRAM_controller|address_hold [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_controller|address_hold [5]),
	.datad(\SDRAM_controller|address_hold [4]),
	.cin(gnd),
	.combout(\SDRAM_controller|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Equal1~2 .lut_mask = 16'hF000;
defparam \SDRAM_controller|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N0
cycloneive_lcell_comb \SDRAM_controller|Equal1~1 (
// Equation(s):
// \SDRAM_controller|Equal1~1_combout  = (\SDRAM_controller|address_hold [2] & (\SDRAM_controller|address_hold [1] & (\SDRAM_controller|address_hold [0] & \SDRAM_controller|address_hold [3])))

	.dataa(\SDRAM_controller|address_hold [2]),
	.datab(\SDRAM_controller|address_hold [1]),
	.datac(\SDRAM_controller|address_hold [0]),
	.datad(\SDRAM_controller|address_hold [3]),
	.cin(gnd),
	.combout(\SDRAM_controller|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Equal1~1 .lut_mask = 16'h8000;
defparam \SDRAM_controller|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N2
cycloneive_lcell_comb \SDRAM_controller|Equal1~3 (
// Equation(s):
// \SDRAM_controller|Equal1~3_combout  = (\SDRAM_controller|Equal1~2_combout  & (\SDRAM_controller|address_hold [6] & (\SDRAM_controller|address_hold [7] & \SDRAM_controller|Equal1~1_combout )))

	.dataa(\SDRAM_controller|Equal1~2_combout ),
	.datab(\SDRAM_controller|address_hold [6]),
	.datac(\SDRAM_controller|address_hold [7]),
	.datad(\SDRAM_controller|Equal1~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Equal1~3 .lut_mask = 16'h8000;
defparam \SDRAM_controller|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N18
cycloneive_lcell_comb \SDRAM_controller|Equal1~4 (
// Equation(s):
// \SDRAM_controller|Equal1~4_combout  = (!\SDRAM_controller|address_hold [10] & (\SDRAM_controller|address_hold [8] & (\SDRAM_controller|address_hold [9] & !\SDRAM_controller|address_hold [11])))

	.dataa(\SDRAM_controller|address_hold [10]),
	.datab(\SDRAM_controller|address_hold [8]),
	.datac(\SDRAM_controller|address_hold [9]),
	.datad(\SDRAM_controller|address_hold [11]),
	.cin(gnd),
	.combout(\SDRAM_controller|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Equal1~4 .lut_mask = 16'h0040;
defparam \SDRAM_controller|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N22
cycloneive_lcell_comb \SDRAM_controller|Equal1~6 (
// Equation(s):
// \SDRAM_controller|Equal1~6_combout  = (\SDRAM_controller|Equal1~5_combout  & (\SDRAM_controller|Equal1~0_combout  & (\SDRAM_controller|Equal1~3_combout  & \SDRAM_controller|Equal1~4_combout )))

	.dataa(\SDRAM_controller|Equal1~5_combout ),
	.datab(\SDRAM_controller|Equal1~0_combout ),
	.datac(\SDRAM_controller|Equal1~3_combout ),
	.datad(\SDRAM_controller|Equal1~4_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Equal1~6 .lut_mask = 16'h8000;
defparam \SDRAM_controller|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N4
cycloneive_lcell_comb \SDRAM_controller|Selector9~0 (
// Equation(s):
// \SDRAM_controller|Selector9~0_combout  = (\SDRAM_controller|state.S_INC~q  & (!\SDRAM_controller|Equal1~6_combout  & (\SDRAM_controller|init_flag~q ))) # (!\SDRAM_controller|state.S_INC~q  & (((\SDRAM_controller|init_flag~q ) # 
// (!\SDRAM_controller|state.S_RESET~q ))))

	.dataa(\SDRAM_controller|Equal1~6_combout ),
	.datab(\SDRAM_controller|state.S_INC~q ),
	.datac(\SDRAM_controller|init_flag~q ),
	.datad(\SDRAM_controller|state.S_RESET~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector9~0 .lut_mask = 16'h7073;
defparam \SDRAM_controller|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N5
dffeas \SDRAM_controller|init_flag (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_flag .is_wysiwyg = "true";
defparam \SDRAM_controller|init_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N18
cycloneive_lcell_comb \SDRAM_controller|Selector14~2 (
// Equation(s):
// \SDRAM_controller|Selector14~2_combout  = (\SDRAM_controller|state.S_WRITE_P2_NOP2~q ) # ((!\SDRAM_controller|init_flag~q  & \SDRAM_controller|state.S_REFRESH_NOP3~q ))

	.dataa(gnd),
	.datab(\SDRAM_controller|init_flag~q ),
	.datac(\SDRAM_controller|state.S_WRITE_P2_NOP2~q ),
	.datad(\SDRAM_controller|state.S_REFRESH_NOP3~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector14~2 .lut_mask = 16'hF3F0;
defparam \SDRAM_controller|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N22
cycloneive_lcell_comb \SDRAM_controller|Selector14~0 (
// Equation(s):
// \SDRAM_controller|Selector14~0_combout  = (\SDRAM_controller|state.S_IDLE~q  & (!\d_cache_inst|mem_req~combout  & (!\SDRAM_controller|p2_req_flag~q  & !\SDRAM_controller|always0~0_combout )))

	.dataa(\SDRAM_controller|state.S_IDLE~q ),
	.datab(\d_cache_inst|mem_req~combout ),
	.datac(\SDRAM_controller|p2_req_flag~q ),
	.datad(\SDRAM_controller|always0~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector14~0 .lut_mask = 16'h0002;
defparam \SDRAM_controller|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N30
cycloneive_lcell_comb \SDRAM_controller|Selector14~1 (
// Equation(s):
// \SDRAM_controller|Selector14~1_combout  = (!\SDRAM_controller|refresh_flag~q  & ((\SDRAM_controller|Selector14~0_combout ) # ((\SDRAM_controller|state.S_READ_P2_DATA3~q ) # (\SDRAM_controller|state.S_READ_P1_DATA3~q ))))

	.dataa(\SDRAM_controller|refresh_flag~q ),
	.datab(\SDRAM_controller|Selector14~0_combout ),
	.datac(\SDRAM_controller|state.S_READ_P2_DATA3~q ),
	.datad(\SDRAM_controller|state.S_READ_P1_DATA3~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector14~1 .lut_mask = 16'h5554;
defparam \SDRAM_controller|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N28
cycloneive_lcell_comb \SDRAM_controller|Selector14~3 (
// Equation(s):
// \SDRAM_controller|Selector14~3_combout  = (\SDRAM_controller|Selector14~2_combout ) # ((\SDRAM_controller|Selector14~1_combout ) # ((\SDRAM_controller|state.S_INC~q  & \SDRAM_controller|Equal1~6_combout )))

	.dataa(\SDRAM_controller|state.S_INC~q ),
	.datab(\SDRAM_controller|Selector14~2_combout ),
	.datac(\SDRAM_controller|Selector14~1_combout ),
	.datad(\SDRAM_controller|Equal1~6_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector14~3 .lut_mask = 16'hFEFC;
defparam \SDRAM_controller|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N29
dffeas \SDRAM_controller|state.S_IDLE (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector14~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_IDLE .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N14
cycloneive_lcell_comb \SDRAM_controller|Selector67~1 (
// Equation(s):
// \SDRAM_controller|Selector67~1_combout  = (\SDRAM_controller|state.S_READ_P1_DATA3~q ) # ((!\SDRAM_controller|state.S_IDLE~q  & (\SDRAM_controller|ready1~q  & !\SDRAM_controller|state.S_REFRESH~q )))

	.dataa(\SDRAM_controller|state.S_READ_P1_DATA3~q ),
	.datab(\SDRAM_controller|state.S_IDLE~q ),
	.datac(\SDRAM_controller|ready1~q ),
	.datad(\SDRAM_controller|state.S_REFRESH~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector67~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector67~1 .lut_mask = 16'hAABA;
defparam \SDRAM_controller|Selector67~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N15
dffeas \SDRAM_controller|ready1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector67~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|ready1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|ready1 .is_wysiwyg = "true";
defparam \SDRAM_controller|ready1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N2
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[3]~18 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[3]~18_combout  = (\p_cache_inst|CPU_address_hold [3] & (!\p_cache_inst|CPU_address_hold[2]~16 )) # (!\p_cache_inst|CPU_address_hold [3] & ((\p_cache_inst|CPU_address_hold[2]~16 ) # (GND)))
// \p_cache_inst|CPU_address_hold[3]~19  = CARRY((!\p_cache_inst|CPU_address_hold[2]~16 ) # (!\p_cache_inst|CPU_address_hold [3]))

	.dataa(gnd),
	.datab(\p_cache_inst|CPU_address_hold [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[2]~16 ),
	.combout(\p_cache_inst|CPU_address_hold[3]~18_combout ),
	.cout(\p_cache_inst|CPU_address_hold[3]~19 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[3]~18 .lut_mask = 16'h3C3F;
defparam \p_cache_inst|CPU_address_hold[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y6_N3
dffeas \p_cache_inst|CPU_address_hold[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[3]~18_combout ),
	.asdata(\CPU_inst|PC0|A[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MSC_inst|p1_reset~combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[3] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N5
dffeas \p_cache_inst|CPU_address_hold[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[4]~20_combout ),
	.asdata(\CPU_inst|PC0|A[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MSC_inst|p1_reset~combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[4] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N30
cycloneive_lcell_comb \p_cache_inst|reset_active~0 (
// Equation(s):
// \p_cache_inst|reset_active~0_combout  = (\p_cache_inst|CPU_address_hold [4] & (\SDRAM_controller|ready1~q  & (\p_cache_inst|CPU_address_hold [3] & \p_cache_inst|CPU_address_hold [2])))

	.dataa(\p_cache_inst|CPU_address_hold [4]),
	.datab(\SDRAM_controller|ready1~q ),
	.datac(\p_cache_inst|CPU_address_hold [3]),
	.datad(\p_cache_inst|CPU_address_hold [2]),
	.cin(gnd),
	.combout(\p_cache_inst|reset_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|reset_active~0 .lut_mask = 16'h8000;
defparam \p_cache_inst|reset_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N28
cycloneive_lcell_comb \p_cache_inst|reset_active~1 (
// Equation(s):
// \p_cache_inst|reset_active~1_combout  = (\p_cache_inst|CPU_address_hold [5] & (\p_cache_inst|CPU_address_hold [8] & (\p_cache_inst|CPU_address_hold [6] & \p_cache_inst|CPU_address_hold [7])))

	.dataa(\p_cache_inst|CPU_address_hold [5]),
	.datab(\p_cache_inst|CPU_address_hold [8]),
	.datac(\p_cache_inst|CPU_address_hold [6]),
	.datad(\p_cache_inst|CPU_address_hold [7]),
	.cin(gnd),
	.combout(\p_cache_inst|reset_active~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|reset_active~1 .lut_mask = 16'h8000;
defparam \p_cache_inst|reset_active~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N12
cycloneive_lcell_comb \p_cache_inst|reset_active~2 (
// Equation(s):
// \p_cache_inst|reset_active~2_combout  = (\p_cache_inst|CPU_address_hold [9] & (\p_cache_inst|CPU_address_hold [10] & \p_cache_inst|reset_active~1_combout ))

	.dataa(\p_cache_inst|CPU_address_hold [9]),
	.datab(gnd),
	.datac(\p_cache_inst|CPU_address_hold [10]),
	.datad(\p_cache_inst|reset_active~1_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|reset_active~2_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|reset_active~2 .lut_mask = 16'hA000;
defparam \p_cache_inst|reset_active~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N16
cycloneive_lcell_comb \p_cache_inst|reset_active~3 (
// Equation(s):
// \p_cache_inst|reset_active~3_combout  = (\MSC_inst|p1_reset~combout ) # ((\p_cache_inst|reset_active~q  & ((!\p_cache_inst|reset_active~2_combout ) # (!\p_cache_inst|reset_active~0_combout ))))

	.dataa(\p_cache_inst|reset_active~0_combout ),
	.datab(\MSC_inst|p1_reset~combout ),
	.datac(\p_cache_inst|reset_active~q ),
	.datad(\p_cache_inst|reset_active~2_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|reset_active~3_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|reset_active~3 .lut_mask = 16'hDCFC;
defparam \p_cache_inst|reset_active~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y6_N17
dffeas \p_cache_inst|reset_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|reset_active~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|reset_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|reset_active .is_wysiwyg = "true";
defparam \p_cache_inst|reset_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N8
cycloneive_lcell_comb \p_cache_inst|p_miss_hold~0 (
// Equation(s):
// \p_cache_inst|p_miss_hold~0_combout  = (\MSC_inst|p1_reset~combout ) # ((\p_cache_inst|reset_active~q  & (\p_cache_inst|p_miss_hold~q )) # (!\p_cache_inst|reset_active~q  & ((!\p_cache_inst|Equal0~2_combout ))))

	.dataa(\MSC_inst|p1_reset~combout ),
	.datab(\p_cache_inst|reset_active~q ),
	.datac(\p_cache_inst|p_miss_hold~q ),
	.datad(\p_cache_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|p_miss_hold~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|p_miss_hold~0 .lut_mask = 16'hEAFB;
defparam \p_cache_inst|p_miss_hold~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y5_N9
dffeas \p_cache_inst|p_miss_hold (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|p_miss_hold~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|p_miss_hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|p_miss_hold .is_wysiwyg = "true";
defparam \p_cache_inst|p_miss_hold .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N28
cycloneive_lcell_comb \p_cache_inst|p_cache_miss (
// Equation(s):
// \p_cache_inst|p_cache_miss~combout  = (\p_cache_inst|p_miss_hold~q ) # (!\p_cache_inst|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\p_cache_inst|p_miss_hold~q ),
	.datad(\p_cache_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|p_cache_miss~combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|p_cache_miss .lut_mask = 16'hF0FF;
defparam \p_cache_inst|p_cache_miss .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N22
cycloneive_lcell_comb \CPU_inst|decode_unit0|prev_hazard~0 (
// Equation(s):
// \CPU_inst|decode_unit0|prev_hazard~0_combout  = (!\CPU_inst|hazard_unit0|decoder_RST~0_combout  & ((\p_cache_inst|p_cache_miss~combout  & (\CPU_inst|decode_unit0|prev_hazard~q )) # (!\p_cache_inst|p_cache_miss~combout  & 
// ((\CPU_inst|hazard_unit0|hazard~14_combout )))))

	.dataa(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.datab(\p_cache_inst|p_cache_miss~combout ),
	.datac(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datad(\CPU_inst|hazard_unit0|hazard~14_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|prev_hazard~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|prev_hazard~0 .lut_mask = 16'h5140;
defparam \CPU_inst|decode_unit0|prev_hazard~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N23
dffeas \CPU_inst|decode_unit0|prev_hazard (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|prev_hazard~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|prev_hazard~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|prev_hazard .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|prev_hazard .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N16
cycloneive_lcell_comb \p_cache_inst|Mux2~0 (
// Equation(s):
// \p_cache_inst|Mux2~0_combout  = (\p_cache_inst|word_address [0] & (((\p_cache_inst|word_address [1])))) # (!\p_cache_inst|word_address [0] & ((\p_cache_inst|word_address [1] & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [45]))) # 
// (!\p_cache_inst|word_address [1] & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(\p_cache_inst|word_address [0]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(\p_cache_inst|word_address [1]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [45]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux2~0 .lut_mask = 16'hF4A4;
defparam \p_cache_inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N4
cycloneive_lcell_comb \p_cache_inst|Mux2~1 (
// Equation(s):
// \p_cache_inst|Mux2~1_combout  = (\p_cache_inst|word_address [0] & ((\p_cache_inst|Mux2~0_combout  & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [61]))) # (!\p_cache_inst|Mux2~0_combout  & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [29])))) # (!\p_cache_inst|word_address [0] & (((\p_cache_inst|Mux2~0_combout ))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [29]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [61]),
	.datac(\p_cache_inst|word_address [0]),
	.datad(\p_cache_inst|Mux2~0_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux2~1 .lut_mask = 16'hCFA0;
defparam \p_cache_inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N18
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~5 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~5_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (!\CPU_inst|PC0|stack_pop~1_combout  & (\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout  & \p_cache_inst|Mux2~1_combout )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datab(\CPU_inst|PC0|stack_pop~1_combout ),
	.datac(\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout ),
	.datad(\p_cache_inst|Mux2~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~5 .lut_mask = 16'h1000;
defparam \CPU_inst|decode_unit0|I_alternate~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N19
dffeas \CPU_inst|decode_unit0|I_alternate[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[13] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N16
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~20 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~20_combout  = (\p_cache_inst|Mux2~1_combout  & (!\p_cache_inst|p_miss_hold~q  & \p_cache_inst|Equal0~2_combout ))

	.dataa(\p_cache_inst|Mux2~1_combout ),
	.datab(\p_cache_inst|p_miss_hold~q ),
	.datac(gnd),
	.datad(\p_cache_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~20 .lut_mask = 16'h2200;
defparam \CPU_inst|decode_unit0|I_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N0
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg[13]~14 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg[13]~14_combout  = (\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [13])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_reg~20_combout )))

	.dataa(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datab(\CPU_inst|decode_unit0|I_alternate [13]),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg~20_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[13]~14 .lut_mask = 16'hDD88;
defparam \CPU_inst|decode_unit0|I_reg[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N1
dffeas \CPU_inst|decode_unit0|I_reg[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg[13]~14_combout ),
	.asdata(\CPU_inst|decode_unit0|I_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.sload(\CPU_inst|hazard_unit0|hazard~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[13] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N30
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux1~1 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux1~1_combout  = (\CPU_inst|decode_unit0|I_reg [15] & ((\CPU_inst|decode_unit0|I_reg [14]))) # (!\CPU_inst|decode_unit0|I_reg [15] & (!\CPU_inst|decode_unit0|I_reg [13] & !\CPU_inst|decode_unit0|I_reg [14]))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [13]),
	.datac(\CPU_inst|decode_unit0|I_reg [15]),
	.datad(\CPU_inst|decode_unit0|I_reg [14]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux1~1 .lut_mask = 16'hF003;
defparam \CPU_inst|decode_unit0|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N2
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux1~0 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux1~0_combout  = (\CPU_inst|decode_unit0|I_reg [12] & !\CPU_inst|decode_unit0|I_reg [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|I_reg [12]),
	.datad(\CPU_inst|decode_unit0|I_reg [15]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux1~0 .lut_mask = 16'h00F0;
defparam \CPU_inst|decode_unit0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N18
cycloneive_lcell_comb \CPU_inst|decode_unit0|RC_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|RC_reg~0_combout  = (\CPU_inst|decode_unit0|Mux1~1_combout  & ((\CPU_inst|decode_unit0|Mux1~0_combout ))) # (!\CPU_inst|decode_unit0|Mux1~1_combout  & (\CPU_inst|decode_unit0|I_reg [12]))

	.dataa(\CPU_inst|decode_unit0|Mux1~1_combout ),
	.datab(\CPU_inst|decode_unit0|I_reg [12]),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|Mux1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|RC_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|RC_reg~0 .lut_mask = 16'hEE44;
defparam \CPU_inst|decode_unit0|RC_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N19
dffeas \CPU_inst|decode_unit0|RC_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|RC_reg~0_combout ),
	.asdata(\CPU_inst|decode_unit0|RC_reg~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.sload(\CPU_inst|hazard_unit0|hazard~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|RC_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|RC_reg .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|RC_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N20
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~3 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~3_combout  = (!\CPU_inst|alu_op1 [1] & (\CPU_inst|alu_op1 [0] & (!\CPU_inst|alu_op1 [2] & \CPU_inst|decode_unit0|rotate_mux_reg~q )))

	.dataa(\CPU_inst|alu_op1 [1]),
	.datab(\CPU_inst|alu_op1 [0]),
	.datac(\CPU_inst|alu_op1 [2]),
	.datad(\CPU_inst|decode_unit0|rotate_mux_reg~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~3 .lut_mask = 16'h0400;
defparam \CPU_inst|hazard_unit0|hazard~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N0
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~5 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~5_combout  = (\CPU_inst|dest_waddr1 [3] & (\CPU_inst|decode_unit0|src_raddr_reg [3] & (\CPU_inst|decode_unit0|src_raddr_reg [2] $ (!\CPU_inst|dest_waddr1 [2])))) # (!\CPU_inst|dest_waddr1 [3] & 
// (!\CPU_inst|decode_unit0|src_raddr_reg [3] & (\CPU_inst|decode_unit0|src_raddr_reg [2] $ (!\CPU_inst|dest_waddr1 [2]))))

	.dataa(\CPU_inst|dest_waddr1 [3]),
	.datab(\CPU_inst|decode_unit0|src_raddr_reg [2]),
	.datac(\CPU_inst|dest_waddr1 [2]),
	.datad(\CPU_inst|decode_unit0|src_raddr_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~5 .lut_mask = 16'h8241;
defparam \CPU_inst|hazard_unit0|hazard~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N0
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~4 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~4_combout  = (\CPU_inst|dest_waddr1 [0] & (\CPU_inst|decode_unit0|src_raddr_reg [0] & (\CPU_inst|dest_waddr1 [1] $ (!\CPU_inst|decode_unit0|src_raddr_reg [1])))) # (!\CPU_inst|dest_waddr1 [0] & 
// (!\CPU_inst|decode_unit0|src_raddr_reg [0] & (\CPU_inst|dest_waddr1 [1] $ (!\CPU_inst|decode_unit0|src_raddr_reg [1]))))

	.dataa(\CPU_inst|dest_waddr1 [0]),
	.datab(\CPU_inst|dest_waddr1 [1]),
	.datac(\CPU_inst|decode_unit0|src_raddr_reg [1]),
	.datad(\CPU_inst|decode_unit0|src_raddr_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~4 .lut_mask = 16'h8241;
defparam \CPU_inst|hazard_unit0|hazard~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N22
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~6 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~6_combout  = (\CPU_inst|regf_wren1~q  & (\CPU_inst|hazard_unit0|hazard~5_combout  & (\CPU_inst|hazard_unit0|hazard~4_combout  & !\CPU_inst|decode_unit0|rotate_mux_reg~q )))

	.dataa(\CPU_inst|regf_wren1~q ),
	.datab(\CPU_inst|hazard_unit0|hazard~5_combout ),
	.datac(\CPU_inst|hazard_unit0|hazard~4_combout ),
	.datad(\CPU_inst|decode_unit0|rotate_mux_reg~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~6 .lut_mask = 16'h0080;
defparam \CPU_inst|hazard_unit0|hazard~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \button[0]~input (
	.i(button[0]),
	.ibar(gnd),
	.o(\button[0]~input_o ));
// synopsys translate_off
defparam \button[0]~input .bus_hold = "false";
defparam \button[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N4
cycloneive_lcell_comb \button_s[0]~1 (
// Equation(s):
// \button_s[0]~1_combout  = !\button[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\button[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\button_s[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \button_s[0]~1 .lut_mask = 16'h0F0F;
defparam \button_s[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N5
dffeas \button_s[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\button_s[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(button_s[0]),
	.prn(vcc));
// synopsys translate_off
defparam \button_s[0] .is_wysiwyg = "true";
defparam \button_s[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N19
dffeas \CPU_inst|HALT (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(button_s[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|HALT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|HALT .is_wysiwyg = "true";
defparam \CPU_inst|HALT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N18
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~0 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~0_combout  = (\CPU_inst|decode_unit0|latch_wren_reg~q  & ((\CPU_inst|decode_unit0|shift_L_reg [2]) # ((\CPU_inst|decode_unit0|shift_L_reg [1]) # (\CPU_inst|decode_unit0|shift_L_reg [0]))))

	.dataa(\CPU_inst|decode_unit0|shift_L_reg [2]),
	.datab(\CPU_inst|decode_unit0|shift_L_reg [1]),
	.datac(\CPU_inst|decode_unit0|latch_wren_reg~q ),
	.datad(\CPU_inst|decode_unit0|shift_L_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~0 .lut_mask = 16'hF0E0;
defparam \CPU_inst|hazard_unit0|hazard~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N20
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~1 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~1_combout  = (\CPU_inst|decode_unit0|SC_reg~q ) # ((\CPU_inst|hazard_unit0|hazard~0_combout  & (\CPU_inst|decode_unit0|latch_address_w_reg~q  $ (!\CPU_inst|latch_address_w1~q ))))

	.dataa(\CPU_inst|decode_unit0|SC_reg~q ),
	.datab(\CPU_inst|decode_unit0|latch_address_w_reg~q ),
	.datac(\CPU_inst|latch_address_w1~q ),
	.datad(\CPU_inst|hazard_unit0|hazard~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~1 .lut_mask = 16'hEBAA;
defparam \CPU_inst|hazard_unit0|hazard~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N18
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~2 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~2_combout  = (!\CPU_inst|hazard_unit0|branch_hazard~0_combout  & (!\CPU_inst|HALT~q  & ((!\CPU_inst|hazard_unit0|hazard~1_combout ) # (!\CPU_inst|WC1~q ))))

	.dataa(\CPU_inst|hazard_unit0|branch_hazard~0_combout ),
	.datab(\CPU_inst|WC1~q ),
	.datac(\CPU_inst|HALT~q ),
	.datad(\CPU_inst|hazard_unit0|hazard~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~2 .lut_mask = 16'h0105;
defparam \CPU_inst|hazard_unit0|hazard~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N6
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~7 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~7_combout  = (\CPU_inst|hazard_unit0|hazard~2_combout  & ((\CPU_inst|decode_unit0|rotate_source_reg~q ) # ((!\CPU_inst|hazard_unit0|hazard~3_combout  & !\CPU_inst|hazard_unit0|hazard~6_combout ))))

	.dataa(\CPU_inst|decode_unit0|rotate_source_reg~q ),
	.datab(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datac(\CPU_inst|hazard_unit0|hazard~6_combout ),
	.datad(\CPU_inst|hazard_unit0|hazard~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~7 .lut_mask = 16'hAB00;
defparam \CPU_inst|hazard_unit0|hazard~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N8
cycloneive_lcell_comb \CPU_inst|hazard_unit0|IO_hazard3~0 (
// Equation(s):
// \CPU_inst|hazard_unit0|IO_hazard3~0_combout  = (\CPU_inst|WC3~q  & (\CPU_inst|n_LB_w3~q  $ (!\CPU_inst|decode_unit0|PC_I_field_reg [11])))

	.dataa(\CPU_inst|n_LB_w3~q ),
	.datab(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datac(gnd),
	.datad(\CPU_inst|WC3~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|IO_hazard3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|IO_hazard3~0 .lut_mask = 16'h9900;
defparam \CPU_inst|hazard_unit0|IO_hazard3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~9 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~9_combout  = (\CPU_inst|hazard_unit0|IO_hazard3~0_combout ) # ((\CPU_inst|WC4~q  & (\CPU_inst|n_LB_w4~q  $ (!\CPU_inst|decode_unit0|PC_I_field_reg [11]))))

	.dataa(\CPU_inst|hazard_unit0|IO_hazard3~0_combout ),
	.datab(\CPU_inst|WC4~q ),
	.datac(\CPU_inst|n_LB_w4~q ),
	.datad(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~9 .lut_mask = 16'hEAAE;
defparam \CPU_inst|hazard_unit0|hazard~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N26
cycloneive_lcell_comb \CPU_inst|hazard_unit0|IO_hazard1~0 (
// Equation(s):
// \CPU_inst|hazard_unit0|IO_hazard1~0_combout  = (\CPU_inst|WC1~q  & (\CPU_inst|n_LB_w1~q  $ (!\CPU_inst|decode_unit0|PC_I_field_reg [11])))

	.dataa(\CPU_inst|n_LB_w1~q ),
	.datab(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datac(gnd),
	.datad(\CPU_inst|WC1~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|IO_hazard1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|IO_hazard1~0 .lut_mask = 16'h9900;
defparam \CPU_inst|hazard_unit0|IO_hazard1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N12
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~8 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~8_combout  = (\CPU_inst|hazard_unit0|IO_hazard1~0_combout ) # ((\CPU_inst|WC2~q  & (\CPU_inst|decode_unit0|PC_I_field_reg [11] $ (!\CPU_inst|n_LB_w2~q ))))

	.dataa(\CPU_inst|hazard_unit0|IO_hazard1~0_combout ),
	.datab(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datac(\CPU_inst|WC2~q ),
	.datad(\CPU_inst|n_LB_w2~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~8 .lut_mask = 16'hEABA;
defparam \CPU_inst|hazard_unit0|hazard~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N4
cycloneive_lcell_comb \IO_ren~1 (
// Equation(s):
// \IO_ren~1_combout  = (!\CPU_inst|SC5~q  & \IO_ren~0_combout )

	.dataa(gnd),
	.datab(\CPU_inst|SC5~q ),
	.datac(gnd),
	.datad(\IO_ren~0_combout ),
	.cin(gnd),
	.combout(\IO_ren~1_combout ),
	.cout());
// synopsys translate_off
defparam \IO_ren~1 .lut_mask = 16'h3300;
defparam \IO_ren~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneive_lcell_comb \CPU_inst|hazard_unit0|IO_hazard5~0 (
// Equation(s):
// \CPU_inst|hazard_unit0|IO_hazard5~0_combout  = (\CPU_inst|WC5~q  & (\CPU_inst|n_LB_w5~q  $ (!\CPU_inst|decode_unit0|PC_I_field_reg [11])))

	.dataa(\CPU_inst|WC5~q ),
	.datab(\CPU_inst|n_LB_w5~q ),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|IO_hazard5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|IO_hazard5~0 .lut_mask = 16'h8822;
defparam \CPU_inst|hazard_unit0|IO_hazard5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~10 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~10_combout  = (\CPU_inst|hazard_unit0|IO_hazard5~0_combout ) # ((\CPU_inst|WC6~q  & (\CPU_inst|decode_unit0|PC_I_field_reg [11] $ (!\CPU_inst|n_LB_w6~q ))))

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datab(\CPU_inst|WC6~q ),
	.datac(\CPU_inst|hazard_unit0|IO_hazard5~0_combout ),
	.datad(\CPU_inst|n_LB_w6~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~10 .lut_mask = 16'hF8F4;
defparam \CPU_inst|hazard_unit0|hazard~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N26
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~11 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~11_combout  = (\CPU_inst|hazard_unit0|hazard~9_combout ) # ((\CPU_inst|hazard_unit0|hazard~8_combout ) # ((\CPU_inst|hazard_unit0|hazard~10_combout ) # (!\IO_ren~1_combout )))

	.dataa(\CPU_inst|hazard_unit0|hazard~9_combout ),
	.datab(\CPU_inst|hazard_unit0|hazard~8_combout ),
	.datac(\IO_ren~1_combout ),
	.datad(\CPU_inst|hazard_unit0|hazard~10_combout ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~11 .lut_mask = 16'hFFEF;
defparam \CPU_inst|hazard_unit0|hazard~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N8
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~12 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~12_combout  = (\d_cache_inst|d_cache_miss~2_combout ) # ((\d_cache_inst|d_cache_miss~4_combout ) # ((\CPU_inst|hazard_unit0|hazard~11_combout ) # (\d_cache_inst|d_miss~0_combout )))

	.dataa(\d_cache_inst|d_cache_miss~2_combout ),
	.datab(\d_cache_inst|d_cache_miss~4_combout ),
	.datac(\CPU_inst|hazard_unit0|hazard~11_combout ),
	.datad(\d_cache_inst|d_miss~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~12 .lut_mask = 16'hFFFE;
defparam \CPU_inst|hazard_unit0|hazard~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N28
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~13 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~13_combout  = (\CPU_inst|hazard_unit0|hazard~7_combout  & (\CPU_inst|hazard_unit0|data_hazard~combout  & ((!\CPU_inst|hazard_unit0|hazard~12_combout ) # (!\CPU_inst|decode_unit0|RC_reg~q ))))

	.dataa(\CPU_inst|decode_unit0|RC_reg~q ),
	.datab(\CPU_inst|hazard_unit0|hazard~7_combout ),
	.datac(\CPU_inst|hazard_unit0|hazard~12_combout ),
	.datad(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~13 .lut_mask = 16'h4C00;
defparam \CPU_inst|hazard_unit0|hazard~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N0
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~14 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~14_combout  = (\CPU_inst|PC0|comb~0_combout ) # ((\CPU_inst|hazard_unit0|decoder_flush~0_combout ) # ((!\CPU_inst|hazard_unit0|hazard~13_combout ) # (!\CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|PC0|comb~0_combout ),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datac(\CPU_inst|PC0|stack_pop~2_combout ),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~14 .lut_mask = 16'hEFFF;
defparam \CPU_inst|hazard_unit0|hazard~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|XEC~0 (
// Equation(s):
// \CPU_inst|decode_unit0|XEC~0_combout  = (!\CPU_inst|decode_unit0|I_reg [14] & (\CPU_inst|decode_unit0|I_reg [15] & !\CPU_inst|decode_unit0|I_reg [13]))

	.dataa(\CPU_inst|decode_unit0|I_reg [14]),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|I_reg [15]),
	.datad(\CPU_inst|decode_unit0|I_reg [13]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|XEC~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|XEC~0 .lut_mask = 16'h0050;
defparam \CPU_inst|decode_unit0|XEC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N22
cycloneive_lcell_comb \CPU_inst|decode_unit0|XEC~1 (
// Equation(s):
// \CPU_inst|decode_unit0|XEC~1_combout  = (!\CPU_inst|hazard_unit0|decoder_RST~0_combout  & ((\CPU_inst|hazard_unit0|hazard~14_combout  & (\CPU_inst|decode_unit0|XEC~q )) # (!\CPU_inst|hazard_unit0|hazard~14_combout  & ((\CPU_inst|decode_unit0|XEC~0_combout 
// )))))

	.dataa(\CPU_inst|hazard_unit0|hazard~14_combout ),
	.datab(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.datac(\CPU_inst|decode_unit0|XEC~q ),
	.datad(\CPU_inst|decode_unit0|XEC~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|XEC~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|XEC~1 .lut_mask = 16'h3120;
defparam \CPU_inst|decode_unit0|XEC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N23
dffeas \CPU_inst|decode_unit0|XEC (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|XEC~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|XEC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|XEC .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|XEC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N24
cycloneive_lcell_comb \CPU_inst|XEC1~0 (
// Equation(s):
// \CPU_inst|XEC1~0_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (\CPU_inst|decode_unit0|XEC~q  & (!\CPU_inst|PC0|stack_pop~1_combout  & \CPU_inst|hazard_unit0|hazard~13_combout )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datab(\CPU_inst|decode_unit0|XEC~q ),
	.datac(\CPU_inst|PC0|stack_pop~1_combout ),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|XEC1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|XEC1~0 .lut_mask = 16'h0400;
defparam \CPU_inst|XEC1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N25
dffeas \CPU_inst|XEC1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|XEC1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|XEC1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|XEC1 .is_wysiwyg = "true";
defparam \CPU_inst|XEC1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N0
cycloneive_lcell_comb \CPU_inst|XEC2~0 (
// Equation(s):
// \CPU_inst|XEC2~0_combout  = (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|stack_pop~2_combout  & (\CPU_inst|XEC1~q  & !\CPU_inst|interrupt~q )))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|PC0|stack_pop~2_combout ),
	.datac(\CPU_inst|XEC1~q ),
	.datad(\CPU_inst|interrupt~q ),
	.cin(gnd),
	.combout(\CPU_inst|XEC2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|XEC2~0 .lut_mask = 16'h0040;
defparam \CPU_inst|XEC2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N1
dffeas \CPU_inst|XEC2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|XEC2~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|XEC2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|XEC2 .is_wysiwyg = "true";
defparam \CPU_inst|XEC2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N2
cycloneive_lcell_comb \CPU_inst|PC0|stack_pop~2 (
// Equation(s):
// \CPU_inst|PC0|stack_pop~2_combout  = (!\CPU_inst|XEC2~q  & (((!\CPU_inst|PC0|WideOr0~1_combout  & !\CPU_inst|PC0|WideOr0~0_combout )) # (!\CPU_inst|NZT2~q )))

	.dataa(\CPU_inst|NZT2~q ),
	.datab(\CPU_inst|XEC2~q ),
	.datac(\CPU_inst|PC0|WideOr0~1_combout ),
	.datad(\CPU_inst|PC0|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_pop~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_pop~2 .lut_mask = 16'h1113;
defparam \CPU_inst|PC0|stack_pop~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N30
cycloneive_lcell_comb \CPU_inst|decode_unit0|CALL~0 (
// Equation(s):
// \CPU_inst|decode_unit0|CALL~0_combout  = (!\CPU_inst|PC0|comb~0_combout  & (!\CPU_inst|decode_unit0|I_reg [11] & (\CPU_inst|decode_unit0|Mux8~0_combout  & \CPU_inst|decode_unit0|Decoder1~0_combout )))

	.dataa(\CPU_inst|PC0|comb~0_combout ),
	.datab(\CPU_inst|decode_unit0|I_reg [11]),
	.datac(\CPU_inst|decode_unit0|Mux8~0_combout ),
	.datad(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|CALL~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|CALL~0 .lut_mask = 16'h1000;
defparam \CPU_inst|decode_unit0|CALL~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|CALL~1 (
// Equation(s):
// \CPU_inst|decode_unit0|CALL~1_combout  = (\CPU_inst|decode_unit0|CALL~0_combout  & (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (\CPU_inst|hazard_unit0|hazard~13_combout  & \CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|decode_unit0|CALL~0_combout ),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datac(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|CALL~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|CALL~1 .lut_mask = 16'h2000;
defparam \CPU_inst|decode_unit0|CALL~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N28
cycloneive_lcell_comb \CPU_inst|decode_unit0|CALL~2 (
// Equation(s):
// \CPU_inst|decode_unit0|CALL~2_combout  = (!\CPU_inst|hazard_unit0|decoder_RST~0_combout  & ((\CPU_inst|decode_unit0|CALL~1_combout ) # ((\CPU_inst|decode_unit0|CALL~q  & \CPU_inst|hazard_unit0|hazard~14_combout ))))

	.dataa(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.datab(\CPU_inst|decode_unit0|CALL~1_combout ),
	.datac(\CPU_inst|decode_unit0|CALL~q ),
	.datad(\CPU_inst|hazard_unit0|hazard~14_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|CALL~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|CALL~2 .lut_mask = 16'h5444;
defparam \CPU_inst|decode_unit0|CALL~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N29
dffeas \CPU_inst|decode_unit0|CALL (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|CALL~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|CALL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|CALL .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|CALL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N28
cycloneive_lcell_comb \CPU_inst|CALL1~0 (
// Equation(s):
// \CPU_inst|CALL1~0_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (\CPU_inst|decode_unit0|CALL~q  & (!\CPU_inst|PC0|stack_pop~1_combout  & \CPU_inst|hazard_unit0|hazard~13_combout )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datab(\CPU_inst|decode_unit0|CALL~q ),
	.datac(\CPU_inst|PC0|stack_pop~1_combout ),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|CALL1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|CALL1~0 .lut_mask = 16'h0400;
defparam \CPU_inst|CALL1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N29
dffeas \CPU_inst|CALL1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|CALL1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|CALL1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|CALL1 .is_wysiwyg = "true";
defparam \CPU_inst|CALL1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N16
cycloneive_lcell_comb \CPU_inst|CALL2~0 (
// Equation(s):
// \CPU_inst|CALL2~0_combout  = (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|stack_pop~2_combout  & (!\CPU_inst|CALL2~q  & \CPU_inst|CALL1~q )))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|PC0|stack_pop~2_combout ),
	.datac(\CPU_inst|CALL2~q ),
	.datad(\CPU_inst|CALL1~q ),
	.cin(gnd),
	.combout(\CPU_inst|CALL2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|CALL2~0 .lut_mask = 16'h0400;
defparam \CPU_inst|CALL2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N17
dffeas \CPU_inst|CALL2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|CALL2~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|CALL2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|CALL2 .is_wysiwyg = "true";
defparam \CPU_inst|CALL2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N22
cycloneive_lcell_comb \CPU_inst|decode_unit0|merge_D0_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|merge_D0_reg~0_combout  = (\CPU_inst|decode_unit0|Decoder1~1_combout  & (\CPU_inst|decode_unit0|I_reg [8])) # (!\CPU_inst|decode_unit0|Decoder1~1_combout  & ((\CPU_inst|decode_unit0|I_reg [0])))

	.dataa(\CPU_inst|decode_unit0|I_reg [8]),
	.datab(\CPU_inst|decode_unit0|I_reg [0]),
	.datac(\CPU_inst|decode_unit0|Decoder1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|merge_D0_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|merge_D0_reg~0 .lut_mask = 16'hACAC;
defparam \CPU_inst|decode_unit0|merge_D0_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N23
dffeas \CPU_inst|decode_unit0|merge_D0_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|merge_D0_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|merge_D0_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|merge_D0_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|merge_D0_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N16
cycloneive_lcell_comb \CPU_inst|merge_D01~0 (
// Equation(s):
// \CPU_inst|merge_D01~0_combout  = (!\CPU_inst|PC0|stack_pop~1_combout  & (\CPU_inst|decode_unit0|merge_D0_reg [0] & (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & \CPU_inst|hazard_unit0|hazard~13_combout )))

	.dataa(\CPU_inst|PC0|stack_pop~1_combout ),
	.datab(\CPU_inst|decode_unit0|merge_D0_reg [0]),
	.datac(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|merge_D01~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D01~0 .lut_mask = 16'h0400;
defparam \CPU_inst|merge_D01~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N17
dffeas \CPU_inst|merge_D01[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D01~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D01 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D01[0] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D01[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N26
cycloneive_lcell_comb \CPU_inst|merge_D02~0 (
// Equation(s):
// \CPU_inst|merge_D02~0_combout  = (!\CPU_inst|CALL2~q  & (\CPU_inst|merge_D01 [0] & (\CPU_inst|PC0|stack_pop~2_combout  & !\CPU_inst|interrupt~q )))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|merge_D01 [0]),
	.datac(\CPU_inst|PC0|stack_pop~2_combout ),
	.datad(\CPU_inst|interrupt~q ),
	.cin(gnd),
	.combout(\CPU_inst|merge_D02~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D02~0 .lut_mask = 16'h0040;
defparam \CPU_inst|merge_D02~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N27
dffeas \CPU_inst|merge_D02[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D02~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D02 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D02[0] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D02[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N20
cycloneive_lcell_comb \CPU_inst|merge_D03[0]~feeder (
// Equation(s):
// \CPU_inst|merge_D03[0]~feeder_combout  = \CPU_inst|merge_D02 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|merge_D02 [0]),
	.cin(gnd),
	.combout(\CPU_inst|merge_D03[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D03[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|merge_D03[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N21
dffeas \CPU_inst|merge_D03[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D03[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D03 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D03[0] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D03[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N4
cycloneive_lcell_comb \CPU_inst|merge_D04[0]~feeder (
// Equation(s):
// \CPU_inst|merge_D04[0]~feeder_combout  = \CPU_inst|merge_D03 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|merge_D03 [0]),
	.cin(gnd),
	.combout(\CPU_inst|merge_D04[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D04[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|merge_D04[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N5
dffeas \CPU_inst|merge_D04[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D04[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D04 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D04[0] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D04[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneive_lcell_comb \CPU_inst|merge_D05[0]~feeder (
// Equation(s):
// \CPU_inst|merge_D05[0]~feeder_combout  = \CPU_inst|merge_D04 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|merge_D04 [0]),
	.cin(gnd),
	.combout(\CPU_inst|merge_D05[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D05[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|merge_D05[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N31
dffeas \CPU_inst|merge_D05[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D05[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D05 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D05[0] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D05[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_in~3 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_in~3_combout  = (\CPU_inst|latch_address_w4~q  & ((\CPU_inst|shift_merge0|RBD_reg [7]))) # (!\CPU_inst|latch_address_w4~q  & (\CPU_inst|shift_merge0|LBD_reg [7]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|LBD_reg [7]),
	.datac(\CPU_inst|latch_address_w4~q ),
	.datad(\CPU_inst|shift_merge0|RBD_reg [7]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_in~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in~3 .lut_mask = 16'hFC0C;
defparam \CPU_inst|shift_merge0|merge_in~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N3
dffeas \CPU_inst|shift_merge0|merge_in[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|merge_in~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in[7] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_in[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~14 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~14_combout  = (\CPU_inst|shift_merge0|shift_reg [2]) # ((\CPU_inst|shift_merge0|merge_mask [2] & \CPU_inst|shift_merge0|merge_in [7]))

	.dataa(\CPU_inst|shift_merge0|merge_mask [2]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|shift_reg [2]),
	.datad(\CPU_inst|shift_merge0|merge_in [7]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~14 .lut_mask = 16'hFAF0;
defparam \CPU_inst|shift_merge0|merge_result~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~15 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~15_combout  = (\CPU_inst|shift_merge0|shift_reg [1]) # ((\CPU_inst|shift_merge0|merge_mask [1] & \CPU_inst|shift_merge0|merge_in [7]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_mask [1]),
	.datac(\CPU_inst|shift_merge0|shift_reg [1]),
	.datad(\CPU_inst|shift_merge0|merge_in [7]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~15 .lut_mask = 16'hFCF0;
defparam \CPU_inst|shift_merge0|merge_result~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~16 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~16_combout  = (\CPU_inst|shift_merge0|shift_reg [3]) # ((\CPU_inst|shift_merge0|merge_in [7] & \CPU_inst|shift_merge0|merge_mask [3]))

	.dataa(\CPU_inst|shift_merge0|merge_in [7]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|merge_mask [3]),
	.datad(\CPU_inst|shift_merge0|shift_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~16 .lut_mask = 16'hFFA0;
defparam \CPU_inst|shift_merge0|merge_result~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux0~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux0~0_combout  = (\CPU_inst|merge_D05 [0] & (((\CPU_inst|merge_D05 [1])))) # (!\CPU_inst|merge_D05 [0] & ((\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|merge_result~15_combout )) # (!\CPU_inst|merge_D05 [1] & 
// ((\CPU_inst|shift_merge0|merge_result~16_combout )))))

	.dataa(\CPU_inst|merge_D05 [0]),
	.datab(\CPU_inst|shift_merge0|merge_result~15_combout ),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|shift_merge0|merge_result~16_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux0~0 .lut_mask = 16'hE5E0;
defparam \CPU_inst|shift_merge0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux0~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux0~1_combout  = (\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|Mux0~0_combout  & (\CPU_inst|shift_merge0|shift_reg [0])) # (!\CPU_inst|shift_merge0|Mux0~0_combout  & ((\CPU_inst|shift_merge0|merge_result~14_combout ))))) # 
// (!\CPU_inst|merge_D05 [0] & (((\CPU_inst|shift_merge0|Mux0~0_combout ))))

	.dataa(\CPU_inst|merge_D05 [0]),
	.datab(\CPU_inst|shift_merge0|shift_reg [0]),
	.datac(\CPU_inst|shift_merge0|merge_result~14_combout ),
	.datad(\CPU_inst|shift_merge0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux0~1 .lut_mask = 16'hDDA0;
defparam \CPU_inst|shift_merge0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~17 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~17_combout  = (\CPU_inst|shift_merge0|shift_reg [5]) # ((\CPU_inst|shift_merge0|merge_in [7] & \CPU_inst|shift_merge0|merge_mask [5]))

	.dataa(\CPU_inst|shift_merge0|merge_in [7]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|merge_mask [5]),
	.datad(\CPU_inst|shift_merge0|shift_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~17 .lut_mask = 16'hFFA0;
defparam \CPU_inst|shift_merge0|merge_result~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~20 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~20_combout  = (\CPU_inst|shift_merge0|shift_reg [4]) # ((\CPU_inst|shift_merge0|merge_mask [4] & \CPU_inst|shift_merge0|merge_in [7]))

	.dataa(\CPU_inst|shift_merge0|merge_mask [4]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|shift_reg [4]),
	.datad(\CPU_inst|shift_merge0|merge_in [7]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~20 .lut_mask = 16'hFAF0;
defparam \CPU_inst|shift_merge0|merge_result~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneive_lcell_comb \CPU_inst|shift_merge0|shift_reg~6 (
// Equation(s):
// \CPU_inst|shift_merge0|shift_reg~6_combout  = (!\CPU_inst|shift_L4 [2] & (\CPU_inst|ALU0|alu_reg [7] & (!\CPU_inst|shift_L4 [1] & !\CPU_inst|shift_L4 [0])))

	.dataa(\CPU_inst|shift_L4 [2]),
	.datab(\CPU_inst|ALU0|alu_reg [7]),
	.datac(\CPU_inst|shift_L4 [1]),
	.datad(\CPU_inst|shift_L4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|shift_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg~6 .lut_mask = 16'h0004;
defparam \CPU_inst|shift_merge0|shift_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N31
dffeas \CPU_inst|shift_merge0|shift_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~19 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~19_combout  = (\CPU_inst|shift_merge0|shift_reg [7]) # ((\CPU_inst|shift_merge0|merge_mask [7] & \CPU_inst|shift_merge0|merge_in [7]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_mask [7]),
	.datac(\CPU_inst|shift_merge0|shift_reg [7]),
	.datad(\CPU_inst|shift_merge0|merge_in [7]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~19 .lut_mask = 16'hFCF0;
defparam \CPU_inst|shift_merge0|merge_result~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~18 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~18_combout  = (\CPU_inst|shift_merge0|shift_reg [6]) # ((\CPU_inst|shift_merge0|merge_mask [6] & \CPU_inst|shift_merge0|merge_in [7]))

	.dataa(\CPU_inst|shift_merge0|merge_mask [6]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|shift_reg [6]),
	.datad(\CPU_inst|shift_merge0|merge_in [7]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~18 .lut_mask = 16'hFAF0;
defparam \CPU_inst|shift_merge0|merge_result~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux0~2 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux0~2_combout  = (\CPU_inst|merge_D05 [0] & (((\CPU_inst|merge_D05 [1]) # (\CPU_inst|shift_merge0|merge_result~18_combout )))) # (!\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|merge_result~19_combout  & (!\CPU_inst|merge_D05 
// [1])))

	.dataa(\CPU_inst|merge_D05 [0]),
	.datab(\CPU_inst|shift_merge0|merge_result~19_combout ),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|shift_merge0|merge_result~18_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux0~2 .lut_mask = 16'hAEA4;
defparam \CPU_inst|shift_merge0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux0~3 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux0~3_combout  = (\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|Mux0~2_combout  & ((\CPU_inst|shift_merge0|merge_result~20_combout ))) # (!\CPU_inst|shift_merge0|Mux0~2_combout  & 
// (\CPU_inst|shift_merge0|merge_result~17_combout )))) # (!\CPU_inst|merge_D05 [1] & (((\CPU_inst|shift_merge0|Mux0~2_combout ))))

	.dataa(\CPU_inst|shift_merge0|merge_result~17_combout ),
	.datab(\CPU_inst|shift_merge0|merge_result~20_combout ),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|shift_merge0|Mux0~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux0~3 .lut_mask = 16'hCFA0;
defparam \CPU_inst|shift_merge0|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux0~4 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux0~4_combout  = (\CPU_inst|merge_D05 [2] & (\CPU_inst|shift_merge0|Mux0~1_combout )) # (!\CPU_inst|merge_D05 [2] & ((\CPU_inst|shift_merge0|Mux0~3_combout )))

	.dataa(\CPU_inst|shift_merge0|Mux0~1_combout ),
	.datab(\CPU_inst|merge_D05 [2]),
	.datac(\CPU_inst|shift_merge0|Mux0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux0~4 .lut_mask = 16'hB8B8;
defparam \CPU_inst|shift_merge0|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneive_lcell_comb \CPU_inst|shift_merge0|LBD_reg[7]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|LBD_reg[7]~feeder_combout  = \CPU_inst|shift_merge0|Mux0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|Mux0~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|LBD_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|shift_merge0|LBD_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N1
dffeas \CPU_inst|shift_merge0|LBD_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|LBD_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|LBD_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBD_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBD_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cycloneive_lcell_comb \intcon_inst|control~3 (
// Equation(s):
// \intcon_inst|control~3_combout  = (!\rst~q  & \CPU_inst|shift_merge0|LBD_reg [7])

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\intcon_inst|control~3_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|control~3 .lut_mask = 16'h5050;
defparam \intcon_inst|control~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N3
dffeas \intcon_inst|control[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|control~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|control~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|control [7]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|control[7] .is_wysiwyg = "true";
defparam \intcon_inst|control[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
cycloneive_lcell_comb \intcon_inst|WideOr1~0 (
// Equation(s):
// \intcon_inst|WideOr1~0_combout  = (\intcon_inst|interrupt[4]~0_combout ) # ((\intcon_inst|interrupt[6]~1_combout ) # ((\intcon_inst|control [7] & \intcon_inst|status [7])))

	.dataa(\intcon_inst|control [7]),
	.datab(\intcon_inst|interrupt[4]~0_combout ),
	.datac(\intcon_inst|status [7]),
	.datad(\intcon_inst|interrupt[6]~1_combout ),
	.cin(gnd),
	.combout(\intcon_inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|WideOr1~0 .lut_mask = 16'hFFEC;
defparam \intcon_inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
cycloneive_lcell_comb \intcon_inst|WideOr1 (
// Equation(s):
// \intcon_inst|WideOr1~combout  = (\intcon_inst|WideOr1~0_combout ) # (((\intcon_inst|status [5] & \intcon_inst|control [5])) # (!\intcon_inst|WideOr1~2_combout ))

	.dataa(\intcon_inst|WideOr1~0_combout ),
	.datab(\intcon_inst|WideOr1~2_combout ),
	.datac(\intcon_inst|status [5]),
	.datad(\intcon_inst|control [5]),
	.cin(gnd),
	.combout(\intcon_inst|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|WideOr1 .lut_mask = 16'hFBBB;
defparam \intcon_inst|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N19
dffeas \intcon_inst|int_rq (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\intcon_inst|WideOr1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|int_rq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|int_rq .is_wysiwyg = "true";
defparam \intcon_inst|int_rq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cycloneive_lcell_comb \CPU_inst|prev_int_rq~0 (
// Equation(s):
// \CPU_inst|prev_int_rq~0_combout  = (\intcon_inst|int_rq~q  & ((\CPU_inst|prev_int_rq~q ) # ((\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout  & !\CPU_inst|hazard_unit0|decoder_flush~2_combout ))))

	.dataa(\intcon_inst|int_rq~q ),
	.datab(\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout ),
	.datac(\CPU_inst|prev_int_rq~q ),
	.datad(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|prev_int_rq~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|prev_int_rq~0 .lut_mask = 16'hA0A8;
defparam \CPU_inst|prev_int_rq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N9
dffeas \CPU_inst|prev_int_rq (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|prev_int_rq~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|RST~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|prev_int_rq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|prev_int_rq .is_wysiwyg = "true";
defparam \CPU_inst|prev_int_rq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneive_lcell_comb \CPU_inst|interrupt~0 (
// Equation(s):
// \CPU_inst|interrupt~0_combout  = (\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout  & (!\CPU_inst|prev_int_rq~q  & (\intcon_inst|int_rq~q  & !\CPU_inst|hazard_unit0|decoder_flush~2_combout )))

	.dataa(\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout ),
	.datab(\CPU_inst|prev_int_rq~q ),
	.datac(\intcon_inst|int_rq~q ),
	.datad(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|interrupt~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|interrupt~0 .lut_mask = 16'h0020;
defparam \CPU_inst|interrupt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N11
dffeas \CPU_inst|interrupt (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|interrupt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|RST~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|interrupt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|interrupt .is_wysiwyg = "true";
defparam \CPU_inst|interrupt .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N8
cycloneive_lcell_comb \CPU_inst|NZT2~0 (
// Equation(s):
// \CPU_inst|NZT2~0_combout  = (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|stack_pop~2_combout  & (!\CPU_inst|CALL2~q  & \CPU_inst|NZT1~q )))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|PC0|stack_pop~2_combout ),
	.datac(\CPU_inst|CALL2~q ),
	.datad(\CPU_inst|NZT1~q ),
	.cin(gnd),
	.combout(\CPU_inst|NZT2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|NZT2~0 .lut_mask = 16'h0400;
defparam \CPU_inst|NZT2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N9
dffeas \CPU_inst|NZT2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|NZT2~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|NZT2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|NZT2 .is_wysiwyg = "true";
defparam \CPU_inst|NZT2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N4
cycloneive_lcell_comb \CPU_inst|hazard_unit0|decoder_flush~1 (
// Equation(s):
// \CPU_inst|hazard_unit0|decoder_flush~1_combout  = (\CPU_inst|interrupt~q ) # ((\CPU_inst|CALL2~q ) # ((\CPU_inst|XEC2~q ) # (\CPU_inst|hazard_unit0|decoder_flush~0_combout )))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|CALL2~q ),
	.datac(\CPU_inst|XEC2~q ),
	.datad(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|decoder_flush~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|decoder_flush~1 .lut_mask = 16'hFFFE;
defparam \CPU_inst|hazard_unit0|decoder_flush~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N14
cycloneive_lcell_comb \CPU_inst|hazard_unit0|decoder_flush~2 (
// Equation(s):
// \CPU_inst|hazard_unit0|decoder_flush~2_combout  = (\CPU_inst|hazard_unit0|decoder_flush~1_combout ) # ((\CPU_inst|NZT2~q  & ((\CPU_inst|PC0|WideOr0~0_combout ) # (\CPU_inst|PC0|WideOr0~1_combout ))))

	.dataa(\CPU_inst|NZT2~q ),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~1_combout ),
	.datac(\CPU_inst|PC0|WideOr0~0_combout ),
	.datad(\CPU_inst|PC0|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|decoder_flush~2 .lut_mask = 16'hEEEC;
defparam \CPU_inst|hazard_unit0|decoder_flush~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N31
dffeas \CPU_inst|hazard_unit0|RST_hold (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|hazard_unit0|RST_hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|RST_hold .is_wysiwyg = "true";
defparam \CPU_inst|hazard_unit0|RST_hold .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|dest_waddr_reg[0]~2 (
// Equation(s):
// \CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout  = (!\CPU_inst|hazard_unit0|RST_hold~q  & !\CPU_inst|RST~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|hazard_unit0|RST_hold~q ),
	.datad(\CPU_inst|RST~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg[0]~2 .lut_mask = 16'h000F;
defparam \CPU_inst|decode_unit0|dest_waddr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N26
cycloneive_lcell_comb \CPU_inst|decode_unit0|NZT~0 (
// Equation(s):
// \CPU_inst|decode_unit0|NZT~0_combout  = (\CPU_inst|decode_unit0|Decoder1~0_combout  & ((!\CPU_inst|decode_unit0|Mux8~0_combout ) # (!\CPU_inst|decode_unit0|I_reg [11])))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [11]),
	.datac(\CPU_inst|decode_unit0|Mux8~0_combout ),
	.datad(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|NZT~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|NZT~0 .lut_mask = 16'h3F00;
defparam \CPU_inst|decode_unit0|NZT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|NZT~1 (
// Equation(s):
// \CPU_inst|decode_unit0|NZT~1_combout  = (\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (((\CPU_inst|decode_unit0|NZT~q )))) # (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & ((\CPU_inst|PC0|comb~0_combout  & ((\CPU_inst|decode_unit0|NZT~q ))) # 
// (!\CPU_inst|PC0|comb~0_combout  & (\CPU_inst|decode_unit0|NZT~0_combout ))))

	.dataa(\CPU_inst|decode_unit0|NZT~0_combout ),
	.datab(\CPU_inst|decode_unit0|NZT~q ),
	.datac(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datad(\CPU_inst|PC0|comb~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|NZT~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|NZT~1 .lut_mask = 16'hCCCA;
defparam \CPU_inst|decode_unit0|NZT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N10
cycloneive_lcell_comb \CPU_inst|decode_unit0|NZT~2 (
// Equation(s):
// \CPU_inst|decode_unit0|NZT~2_combout  = (\CPU_inst|hazard_unit0|hazard~13_combout  & ((\CPU_inst|PC0|stack_pop~2_combout  & (\CPU_inst|decode_unit0|NZT~1_combout )) # (!\CPU_inst|PC0|stack_pop~2_combout  & ((\CPU_inst|decode_unit0|NZT~q ))))) # 
// (!\CPU_inst|hazard_unit0|hazard~13_combout  & (((\CPU_inst|decode_unit0|NZT~q ))))

	.dataa(\CPU_inst|decode_unit0|NZT~1_combout ),
	.datab(\CPU_inst|decode_unit0|NZT~q ),
	.datac(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|NZT~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|NZT~2 .lut_mask = 16'hACCC;
defparam \CPU_inst|decode_unit0|NZT~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N18
cycloneive_lcell_comb \CPU_inst|decode_unit0|NZT~3 (
// Equation(s):
// \CPU_inst|decode_unit0|NZT~3_combout  = (\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout  & (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (!\CPU_inst|PC0|stack_pop~1_combout  & \CPU_inst|decode_unit0|NZT~2_combout )))

	.dataa(\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout ),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datac(\CPU_inst|PC0|stack_pop~1_combout ),
	.datad(\CPU_inst|decode_unit0|NZT~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|NZT~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|NZT~3 .lut_mask = 16'h0200;
defparam \CPU_inst|decode_unit0|NZT~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N19
dffeas \CPU_inst|decode_unit0|NZT (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|NZT~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|NZT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|NZT .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|NZT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N16
cycloneive_lcell_comb \CPU_inst|NZT1~0 (
// Equation(s):
// \CPU_inst|NZT1~0_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (\CPU_inst|decode_unit0|NZT~q  & (!\CPU_inst|PC0|stack_pop~1_combout  & \CPU_inst|hazard_unit0|hazard~13_combout )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datab(\CPU_inst|decode_unit0|NZT~q ),
	.datac(\CPU_inst|PC0|stack_pop~1_combout ),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|NZT1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|NZT1~0 .lut_mask = 16'h0400;
defparam \CPU_inst|NZT1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N17
dffeas \CPU_inst|NZT1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|NZT1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|NZT1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|NZT1 .is_wysiwyg = "true";
defparam \CPU_inst|NZT1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N12
cycloneive_lcell_comb \CPU_inst|hazard_unit0|decoder_flush~0 (
// Equation(s):
// \CPU_inst|hazard_unit0|decoder_flush~0_combout  = (!\CPU_inst|NZT1~q  & (!\CPU_inst|XEC1~q  & ((\CPU_inst|decode_unit0|RET~q ) # (\CPU_inst|decode_unit0|JMP~q ))))

	.dataa(\CPU_inst|NZT1~q ),
	.datab(\CPU_inst|decode_unit0|RET~q ),
	.datac(\CPU_inst|XEC1~q ),
	.datad(\CPU_inst|decode_unit0|JMP~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|decoder_flush~0 .lut_mask = 16'h0504;
defparam \CPU_inst|hazard_unit0|decoder_flush~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N20
cycloneive_lcell_comb \p_cache_inst|Mux0~0 (
// Equation(s):
// \p_cache_inst|Mux0~0_combout  = (\p_cache_inst|word_address [0] & (((\p_cache_inst|word_address [1])))) # (!\p_cache_inst|word_address [0] & ((\p_cache_inst|word_address [1] & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [47])) # 
// (!\p_cache_inst|word_address [1] & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [15])))))

	.dataa(\p_cache_inst|word_address [0]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [47]),
	.datac(\p_cache_inst|word_address [1]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux0~0 .lut_mask = 16'hE5E0;
defparam \p_cache_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N12
cycloneive_lcell_comb \p_cache_inst|Mux0~1 (
// Equation(s):
// \p_cache_inst|Mux0~1_combout  = (\p_cache_inst|word_address [0] & ((\p_cache_inst|Mux0~0_combout  & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [63]))) # (!\p_cache_inst|Mux0~0_combout  & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [31])))) # (!\p_cache_inst|word_address [0] & (\p_cache_inst|Mux0~0_combout ))

	.dataa(\p_cache_inst|word_address [0]),
	.datab(\p_cache_inst|Mux0~0_combout ),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [31]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [63]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux0~1 .lut_mask = 16'hEC64;
defparam \p_cache_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N14
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~3 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~3_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout  & (\p_cache_inst|Mux0~1_combout  & !\CPU_inst|PC0|stack_pop~1_combout )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datab(\CPU_inst|decode_unit0|dest_waddr_reg[0]~2_combout ),
	.datac(\p_cache_inst|Mux0~1_combout ),
	.datad(\CPU_inst|PC0|stack_pop~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~3 .lut_mask = 16'h0040;
defparam \CPU_inst|decode_unit0|I_alternate~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N15
dffeas \CPU_inst|decode_unit0|I_alternate[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[15] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N30
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~18 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~18_combout  = (\p_cache_inst|Mux0~1_combout  & (!\p_cache_inst|p_miss_hold~q  & \p_cache_inst|Equal0~2_combout ))

	.dataa(\p_cache_inst|Mux0~1_combout ),
	.datab(gnd),
	.datac(\p_cache_inst|p_miss_hold~q ),
	.datad(\p_cache_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~18 .lut_mask = 16'h0A00;
defparam \CPU_inst|decode_unit0|I_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N8
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg[15]~13 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg[15]~13_combout  = (\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [15])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_reg~18_combout )))

	.dataa(\CPU_inst|decode_unit0|I_alternate [15]),
	.datab(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg~18_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[15]~13 .lut_mask = 16'hBB88;
defparam \CPU_inst|decode_unit0|I_reg[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N9
dffeas \CPU_inst|decode_unit0|I_reg[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg[15]~13_combout ),
	.asdata(\CPU_inst|decode_unit0|I_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.sload(\CPU_inst|hazard_unit0|hazard~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[15] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N4
cycloneive_lcell_comb \CPU_inst|decode_unit0|Decoder1~1 (
// Equation(s):
// \CPU_inst|decode_unit0|Decoder1~1_combout  = (\CPU_inst|decode_unit0|I_reg [15] & (\CPU_inst|decode_unit0|I_reg [14] & !\CPU_inst|decode_unit0|I_reg [13]))

	.dataa(\CPU_inst|decode_unit0|I_reg [15]),
	.datab(\CPU_inst|decode_unit0|I_reg [14]),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [13]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Decoder1~1 .lut_mask = 16'h0088;
defparam \CPU_inst|decode_unit0|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N2
cycloneive_lcell_comb \CPU_inst|decode_unit0|merge_D0_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|merge_D0_reg~2_combout  = (\CPU_inst|decode_unit0|Decoder1~1_combout  & (\CPU_inst|decode_unit0|I_reg [10])) # (!\CPU_inst|decode_unit0|Decoder1~1_combout  & ((\CPU_inst|decode_unit0|I_reg [2])))

	.dataa(\CPU_inst|decode_unit0|Decoder1~1_combout ),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|I_reg [10]),
	.datad(\CPU_inst|decode_unit0|I_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|merge_D0_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|merge_D0_reg~2 .lut_mask = 16'hF5A0;
defparam \CPU_inst|decode_unit0|merge_D0_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N3
dffeas \CPU_inst|decode_unit0|merge_D0_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|merge_D0_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|merge_D0_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|merge_D0_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|merge_D0_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N16
cycloneive_lcell_comb \CPU_inst|merge_D01~2 (
// Equation(s):
// \CPU_inst|merge_D01~2_combout  = (\CPU_inst|decode_unit0|merge_D0_reg [2] & (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & (!\CPU_inst|PC0|stack_pop~1_combout  & \CPU_inst|hazard_unit0|hazard~13_combout )))

	.dataa(\CPU_inst|decode_unit0|merge_D0_reg [2]),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datac(\CPU_inst|PC0|stack_pop~1_combout ),
	.datad(\CPU_inst|hazard_unit0|hazard~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|merge_D01~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D01~2 .lut_mask = 16'h0200;
defparam \CPU_inst|merge_D01~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N17
dffeas \CPU_inst|merge_D01[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D01~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D01 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D01[2] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D01[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N14
cycloneive_lcell_comb \CPU_inst|merge_D02~2 (
// Equation(s):
// \CPU_inst|merge_D02~2_combout  = (\CPU_inst|merge_D01 [2] & (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|stack_pop~2_combout  & !\CPU_inst|interrupt~q )))

	.dataa(\CPU_inst|merge_D01 [2]),
	.datab(\CPU_inst|CALL2~q ),
	.datac(\CPU_inst|PC0|stack_pop~2_combout ),
	.datad(\CPU_inst|interrupt~q ),
	.cin(gnd),
	.combout(\CPU_inst|merge_D02~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D02~2 .lut_mask = 16'h0020;
defparam \CPU_inst|merge_D02~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N15
dffeas \CPU_inst|merge_D02[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D02~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D02 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D02[2] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D02[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N31
dffeas \CPU_inst|merge_D03[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|merge_D02 [2]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D03 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D03[2] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D03[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N1
dffeas \CPU_inst|merge_D04[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|merge_D03 [2]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D04 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D04[2] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D04[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneive_lcell_comb \CPU_inst|merge_D05[2]~feeder (
// Equation(s):
// \CPU_inst|merge_D05[2]~feeder_combout  = \CPU_inst|merge_D04 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|merge_D04 [2]),
	.cin(gnd),
	.combout(\CPU_inst|merge_D05[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D05[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|merge_D05[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N1
dffeas \CPU_inst|merge_D05[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D05[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D05 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D05[2] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D05[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_in~7 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_in~7_combout  = (\CPU_inst|latch_address_w4~q  & ((\CPU_inst|shift_merge0|RBD_reg [3]))) # (!\CPU_inst|latch_address_w4~q  & (\CPU_inst|shift_merge0|LBD_reg [3]))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [3]),
	.datab(gnd),
	.datac(\CPU_inst|latch_address_w4~q ),
	.datad(\CPU_inst|shift_merge0|RBD_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_in~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in~7 .lut_mask = 16'hFA0A;
defparam \CPU_inst|shift_merge0|merge_in~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N11
dffeas \CPU_inst|shift_merge0|merge_in[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|merge_in~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in[3] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_in[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux4~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux4~0_combout  = (\CPU_inst|shift_merge0|merge_in [3] & ((\CPU_inst|merge_D05 [1]) # (\CPU_inst|shift_merge0|merge_mask [7])))

	.dataa(\CPU_inst|shift_merge0|merge_in [3]),
	.datab(gnd),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|shift_merge0|merge_mask [7]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux4~0 .lut_mask = 16'hAAA0;
defparam \CPU_inst|shift_merge0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux4~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux4~1_combout  = (\CPU_inst|merge_D05 [0] & (((\CPU_inst|merge_D05 [1])))) # (!\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|Mux4~0_combout  & ((\CPU_inst|shift_merge0|merge_mask [5]) # (!\CPU_inst|merge_D05 [1]))))

	.dataa(\CPU_inst|shift_merge0|Mux4~0_combout ),
	.datab(\CPU_inst|shift_merge0|merge_mask [5]),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|merge_D05 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux4~1 .lut_mask = 16'hF08A;
defparam \CPU_inst|shift_merge0|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux4~2 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux4~2_combout  = (\CPU_inst|shift_merge0|merge_in [3] & ((\CPU_inst|shift_merge0|merge_mask [4]) # (!\CPU_inst|shift_merge0|Mux4~1_combout )))

	.dataa(\CPU_inst|shift_merge0|merge_in [3]),
	.datab(\CPU_inst|shift_merge0|merge_mask [4]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|Mux4~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux4~2 .lut_mask = 16'h88AA;
defparam \CPU_inst|shift_merge0|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux4~3 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux4~3_combout  = (\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|Mux4~2_combout  & ((\CPU_inst|shift_merge0|merge_mask [6]) # (\CPU_inst|shift_merge0|Mux4~1_combout )))) # (!\CPU_inst|merge_D05 [0] & 
// (((\CPU_inst|shift_merge0|Mux4~1_combout ))))

	.dataa(\CPU_inst|shift_merge0|merge_mask [6]),
	.datab(\CPU_inst|merge_D05 [0]),
	.datac(\CPU_inst|shift_merge0|Mux4~2_combout ),
	.datad(\CPU_inst|shift_merge0|Mux4~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux4~3 .lut_mask = 16'hF380;
defparam \CPU_inst|shift_merge0|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~26 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~26_combout  = (\CPU_inst|shift_merge0|shift_reg [3]) # ((\CPU_inst|shift_merge0|merge_in [3] & \CPU_inst|shift_merge0|merge_mask [3]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_in [3]),
	.datac(\CPU_inst|shift_merge0|merge_mask [3]),
	.datad(\CPU_inst|shift_merge0|shift_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~26 .lut_mask = 16'hFFC0;
defparam \CPU_inst|shift_merge0|merge_result~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~25 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~25_combout  = (\CPU_inst|shift_merge0|shift_reg [2]) # ((\CPU_inst|shift_merge0|merge_in [3] & \CPU_inst|shift_merge0|merge_mask [2]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_in [3]),
	.datac(\CPU_inst|shift_merge0|merge_mask [2]),
	.datad(\CPU_inst|shift_merge0|shift_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~25 .lut_mask = 16'hFFC0;
defparam \CPU_inst|shift_merge0|merge_result~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux4~4 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux4~4_combout  = (\CPU_inst|merge_D05 [0] & ((\CPU_inst|merge_D05 [1]) # ((\CPU_inst|shift_merge0|merge_result~25_combout )))) # (!\CPU_inst|merge_D05 [0] & (!\CPU_inst|merge_D05 [1] & 
// (\CPU_inst|shift_merge0|merge_result~26_combout )))

	.dataa(\CPU_inst|merge_D05 [0]),
	.datab(\CPU_inst|merge_D05 [1]),
	.datac(\CPU_inst|shift_merge0|merge_result~26_combout ),
	.datad(\CPU_inst|shift_merge0|merge_result~25_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux4~4 .lut_mask = 16'hBA98;
defparam \CPU_inst|shift_merge0|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~24 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~24_combout  = (\CPU_inst|shift_merge0|shift_reg [1]) # ((\CPU_inst|shift_merge0|merge_in [3] & \CPU_inst|shift_merge0|merge_mask [1]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_in [3]),
	.datac(\CPU_inst|shift_merge0|merge_mask [1]),
	.datad(\CPU_inst|shift_merge0|shift_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~24 .lut_mask = 16'hFFC0;
defparam \CPU_inst|shift_merge0|merge_result~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux4~5 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux4~5_combout  = (\CPU_inst|shift_merge0|Mux4~4_combout  & (((\CPU_inst|shift_merge0|shift_reg [0])) # (!\CPU_inst|merge_D05 [1]))) # (!\CPU_inst|shift_merge0|Mux4~4_combout  & (\CPU_inst|merge_D05 [1] & 
// ((\CPU_inst|shift_merge0|merge_result~24_combout ))))

	.dataa(\CPU_inst|shift_merge0|Mux4~4_combout ),
	.datab(\CPU_inst|merge_D05 [1]),
	.datac(\CPU_inst|shift_merge0|shift_reg [0]),
	.datad(\CPU_inst|shift_merge0|merge_result~24_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux4~5 .lut_mask = 16'hE6A2;
defparam \CPU_inst|shift_merge0|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux4~6 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux4~6_combout  = (\CPU_inst|merge_D05 [2] & (\CPU_inst|shift_merge0|Mux4~3_combout )) # (!\CPU_inst|merge_D05 [2] & ((\CPU_inst|shift_merge0|Mux4~5_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|merge_D05 [2]),
	.datac(\CPU_inst|shift_merge0|Mux4~3_combout ),
	.datad(\CPU_inst|shift_merge0|Mux4~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux4~6 .lut_mask = 16'hF3C0;
defparam \CPU_inst|shift_merge0|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneive_lcell_comb \CPU_inst|shift_merge0|LBD_reg[3]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|LBD_reg[3]~feeder_combout  = \CPU_inst|shift_merge0|Mux4~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|Mux4~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|LBD_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[3]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|shift_merge0|LBD_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N13
dffeas \CPU_inst|shift_merge0|LBD_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|LBD_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|LBD_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBD_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBD_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N26
cycloneive_lcell_comb \MSC_inst|p1_control_enable~0 (
// Equation(s):
// \MSC_inst|p1_control_enable~0_combout  = (\MSC_inst|p2_control_enable~0_combout  & ((\CPU_inst|reg_file0|ivr_reg [1] & ((\MSC_inst|p1_control_enable~q ))) # (!\CPU_inst|reg_file0|ivr_reg [1] & (\CPU_inst|shift_merge0|LBD_reg [3])))) # 
// (!\MSC_inst|p2_control_enable~0_combout  & (((\MSC_inst|p1_control_enable~q ))))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [3]),
	.datab(\MSC_inst|p2_control_enable~0_combout ),
	.datac(\MSC_inst|p1_control_enable~q ),
	.datad(\CPU_inst|reg_file0|ivr_reg [1]),
	.cin(gnd),
	.combout(\MSC_inst|p1_control_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p1_control_enable~0 .lut_mask = 16'hF0B8;
defparam \MSC_inst|p1_control_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N27
dffeas \MSC_inst|p1_control_enable (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|p1_control_enable~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|p1_control_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|p1_control_enable .is_wysiwyg = "true";
defparam \MSC_inst|p1_control_enable .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N6
cycloneive_lcell_comb \MSC_inst|p1_reset_reg~0 (
// Equation(s):
// \MSC_inst|p1_reset_reg~0_combout  = (\MSC_inst|p1_control_enable~q  & (!\CPU_inst|reg_file0|ivr_reg [0] & !\CPU_inst|reg_file0|ivr_reg [1]))

	.dataa(\MSC_inst|p1_control_enable~q ),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\CPU_inst|reg_file0|ivr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MSC_inst|p1_reset_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p1_reset_reg~0 .lut_mask = 16'h0202;
defparam \MSC_inst|p1_reset_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N2
cycloneive_lcell_comb \MSC_inst|p1_reset_reg~1 (
// Equation(s):
// \MSC_inst|p1_reset_reg~1_combout  = (\MSC_en~combout  & ((\MSC_inst|p1_reset_reg~0_combout  & (\CPU_inst|shift_merge0|LBD_reg [0])) # (!\MSC_inst|p1_reset_reg~0_combout  & ((\MSC_inst|p1_reset_reg~q )))))

	.dataa(\MSC_inst|p1_reset_reg~0_combout ),
	.datab(\CPU_inst|shift_merge0|LBD_reg [0]),
	.datac(\MSC_inst|p1_reset_reg~q ),
	.datad(\MSC_en~combout ),
	.cin(gnd),
	.combout(\MSC_inst|p1_reset_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p1_reset_reg~1 .lut_mask = 16'hD800;
defparam \MSC_inst|p1_reset_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N3
dffeas \MSC_inst|p1_reset_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|p1_reset_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|p1_reset_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|p1_reset_reg .is_wysiwyg = "true";
defparam \MSC_inst|p1_reset_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N12
cycloneive_lcell_comb \MSC_inst|prev_p1_reset_reg~feeder (
// Equation(s):
// \MSC_inst|prev_p1_reset_reg~feeder_combout  = \MSC_inst|p1_reset_reg~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MSC_inst|p1_reset_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MSC_inst|prev_p1_reset_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|prev_p1_reset_reg~feeder .lut_mask = 16'hF0F0;
defparam \MSC_inst|prev_p1_reset_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y5_N13
dffeas \MSC_inst|prev_p1_reset_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|prev_p1_reset_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|prev_p1_reset_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|prev_p1_reset_reg .is_wysiwyg = "true";
defparam \MSC_inst|prev_p1_reset_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N20
cycloneive_lcell_comb \MSC_inst|p1_reset_req~0 (
// Equation(s):
// \MSC_inst|p1_reset_req~0_combout  = (\MSC_inst|p1_reset_req~q  & ((\MSC_inst|prev_p1_reset_reg~q ) # ((!\MSC_inst|p1_reset_reg~q )))) # (!\MSC_inst|p1_reset_req~q  & (((!\MSC_inst|p1_idle~0_combout ))))

	.dataa(\MSC_inst|prev_p1_reset_reg~q ),
	.datab(\MSC_inst|p1_reset_reg~q ),
	.datac(\MSC_inst|p1_reset_req~q ),
	.datad(\MSC_inst|p1_idle~0_combout ),
	.cin(gnd),
	.combout(\MSC_inst|p1_reset_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p1_reset_req~0 .lut_mask = 16'hB0BF;
defparam \MSC_inst|p1_reset_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y5_N21
dffeas \MSC_inst|p1_reset_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|p1_reset_req~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|p1_reset_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|p1_reset_req .is_wysiwyg = "true";
defparam \MSC_inst|p1_reset_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N22
cycloneive_lcell_comb \MSC_inst|p1_reset (
// Equation(s):
// \MSC_inst|p1_reset~combout  = (\rst~q ) # ((!\MSC_inst|p1_reset_req~q  & !\MSC_inst|p1_idle~0_combout ))

	.dataa(\rst~q ),
	.datab(\MSC_inst|p1_reset_req~q ),
	.datac(gnd),
	.datad(\MSC_inst|p1_idle~0_combout ),
	.cin(gnd),
	.combout(\MSC_inst|p1_reset~combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p1_reset .lut_mask = 16'hAABB;
defparam \MSC_inst|p1_reset .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N10
cycloneive_lcell_comb \p_cache_inst|fetch_active~0 (
// Equation(s):
// \p_cache_inst|fetch_active~0_combout  = (!\MSC_inst|p1_reset~combout  & (!\SDRAM_controller|ready1~q  & ((\p_cache_inst|reset_active~q ) # (!\p_cache_inst|CPU_address_hold~14_combout ))))

	.dataa(\MSC_inst|p1_reset~combout ),
	.datab(\SDRAM_controller|ready1~q ),
	.datac(\p_cache_inst|reset_active~q ),
	.datad(\p_cache_inst|CPU_address_hold~14_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|fetch_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|fetch_active~0 .lut_mask = 16'h1011;
defparam \p_cache_inst|fetch_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y5_N11
dffeas \p_cache_inst|fetch_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|fetch_active~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|fetch_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|fetch_active .is_wysiwyg = "true";
defparam \p_cache_inst|fetch_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N6
cycloneive_lcell_comb \SDRAM_controller|prev_p1_req~0 (
// Equation(s):
// \SDRAM_controller|prev_p1_req~0_combout  = (!\rst~q  & (!\SDRAM_controller|ready1~q  & \p_cache_inst|fetch_active~q ))

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(\SDRAM_controller|ready1~q ),
	.datad(\p_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|prev_p1_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|prev_p1_req~0 .lut_mask = 16'h0500;
defparam \SDRAM_controller|prev_p1_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y5_N7
dffeas \SDRAM_controller|prev_p1_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|prev_p1_req~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|prev_p1_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|prev_p1_req .is_wysiwyg = "true";
defparam \SDRAM_controller|prev_p1_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N28
cycloneive_lcell_comb \SDRAM_controller|p1_req_flag~1 (
// Equation(s):
// \SDRAM_controller|p1_req_flag~1_combout  = (!\SDRAM_controller|p1_req_flag~0_combout  & ((\SDRAM_controller|p1_req_flag~q ) # ((!\SDRAM_controller|prev_p1_req~q  & \p_cache_inst|mem_req~combout ))))

	.dataa(\SDRAM_controller|p1_req_flag~0_combout ),
	.datab(\SDRAM_controller|prev_p1_req~q ),
	.datac(\SDRAM_controller|p1_req_flag~q ),
	.datad(\p_cache_inst|mem_req~combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_req_flag~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_req_flag~1 .lut_mask = 16'h5150;
defparam \SDRAM_controller|p1_req_flag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y5_N29
dffeas \SDRAM_controller|p1_req_flag (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_req_flag~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_req_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_req_flag .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_req_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N16
cycloneive_lcell_comb \SDRAM_controller|always0~0 (
// Equation(s):
// \SDRAM_controller|always0~0_combout  = (\SDRAM_controller|p1_req_flag~q ) # ((\p_cache_inst|fetch_active~q  & !\SDRAM_controller|ready1~q ))

	.dataa(\p_cache_inst|fetch_active~q ),
	.datab(gnd),
	.datac(\SDRAM_controller|ready1~q ),
	.datad(\SDRAM_controller|p1_req_flag~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|always0~0 .lut_mask = 16'hFF0A;
defparam \SDRAM_controller|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N24
cycloneive_lcell_comb \SDRAM_controller|state~130 (
// Equation(s):
// \SDRAM_controller|state~130_combout  = (\SDRAM_controller|always0~0_combout  & (!\rst~q  & (!\SDRAM_controller|refresh_flag~q  & \SDRAM_controller|state.S_IDLE~q )))

	.dataa(\SDRAM_controller|always0~0_combout ),
	.datab(\rst~q ),
	.datac(\SDRAM_controller|refresh_flag~q ),
	.datad(\SDRAM_controller|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~130_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~130 .lut_mask = 16'h0200;
defparam \SDRAM_controller|state~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N25
dffeas \SDRAM_controller|state.S_ACTIVATE_P1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~130_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_ACTIVATE_P1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_ACTIVATE_P1 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_ACTIVATE_P1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N10
cycloneive_lcell_comb \SDRAM_controller|state~121 (
// Equation(s):
// \SDRAM_controller|state~121_combout  = (!\rst~q  & \SDRAM_controller|state.S_ACTIVATE_P1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|state.S_ACTIVATE_P1~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~121_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~121 .lut_mask = 16'h0F00;
defparam \SDRAM_controller|state~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y2_N11
dffeas \SDRAM_controller|state.S_ACTIVATE_P1_NOP (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~121_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_ACTIVATE_P1_NOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_ACTIVATE_P1_NOP .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_ACTIVATE_P1_NOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N16
cycloneive_lcell_comb \SDRAM_controller|state~98 (
// Equation(s):
// \SDRAM_controller|state~98_combout  = (!\rst~q  & \SDRAM_controller|state.S_ACTIVATE_P1_NOP~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|state.S_ACTIVATE_P1_NOP~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~98_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~98 .lut_mask = 16'h0F00;
defparam \SDRAM_controller|state~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y2_N17
dffeas \SDRAM_controller|state.S_READ_P1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ_P1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_P1 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ_P1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N2
cycloneive_lcell_comb \SDRAM_controller|state~126 (
// Equation(s):
// \SDRAM_controller|state~126_combout  = (!\rst~q  & \SDRAM_controller|state.S_READ_P1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|state.S_READ_P1~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~126_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~126 .lut_mask = 16'h0F00;
defparam \SDRAM_controller|state~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y2_N3
dffeas \SDRAM_controller|state.S_READ_P1_NOP1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~126_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ_P1_NOP1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_P1_NOP1 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ_P1_NOP1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N24
cycloneive_lcell_comb \SDRAM_controller|state~106 (
// Equation(s):
// \SDRAM_controller|state~106_combout  = (!\rst~q  & \SDRAM_controller|state.S_READ_P1_NOP1~q )

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|state.S_READ_P1_NOP1~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~106_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~106 .lut_mask = 16'h5500;
defparam \SDRAM_controller|state~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N25
dffeas \SDRAM_controller|state.S_READ_P1_NOP2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ_P1_NOP2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_P1_NOP2 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ_P1_NOP2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N10
cycloneive_lcell_comb \SDRAM_controller|state~107 (
// Equation(s):
// \SDRAM_controller|state~107_combout  = (!\rst~q  & \SDRAM_controller|state.S_READ_P1_NOP2~q )

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|state.S_READ_P1_NOP2~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~107_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~107 .lut_mask = 16'h5500;
defparam \SDRAM_controller|state~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N11
dffeas \SDRAM_controller|state.S_READ_P1_DATA0 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ_P1_DATA0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_P1_DATA0 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ_P1_DATA0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N0
cycloneive_lcell_comb \SDRAM_controller|state~108 (
// Equation(s):
// \SDRAM_controller|state~108_combout  = (\SDRAM_controller|state.S_READ_P1_DATA0~q  & !\rst~q )

	.dataa(\SDRAM_controller|state.S_READ_P1_DATA0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~108_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~108 .lut_mask = 16'h00AA;
defparam \SDRAM_controller|state~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N1
dffeas \SDRAM_controller|state.S_READ_P1_DATA1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ_P1_DATA1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_P1_DATA1 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ_P1_DATA1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N22
cycloneive_lcell_comb \SDRAM_controller|state~109 (
// Equation(s):
// \SDRAM_controller|state~109_combout  = (\SDRAM_controller|state.S_READ_P1_DATA1~q  & !\rst~q )

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ_P1_DATA1~q ),
	.datac(gnd),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~109_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~109 .lut_mask = 16'h00CC;
defparam \SDRAM_controller|state~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N23
dffeas \SDRAM_controller|state.S_READ_P1_DATA2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ_P1_DATA2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_P1_DATA2 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ_P1_DATA2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N14
cycloneive_lcell_comb \SDRAM_controller|state~104 (
// Equation(s):
// \SDRAM_controller|state~104_combout  = (\SDRAM_controller|state.S_READ_P1_DATA2~q  & !\rst~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_controller|state.S_READ_P1_DATA2~q ),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~104_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~104 .lut_mask = 16'h00F0;
defparam \SDRAM_controller|state~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N12
cycloneive_lcell_comb \SDRAM_controller|state.S_READ_P1_DATA3~feeder (
// Equation(s):
// \SDRAM_controller|state.S_READ_P1_DATA3~feeder_combout  = \SDRAM_controller|state~104_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|state~104_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|state.S_READ_P1_DATA3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_P1_DATA3~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|state.S_READ_P1_DATA3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N13
dffeas \SDRAM_controller|state.S_READ_P1_DATA3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state.S_READ_P1_DATA3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ_P1_DATA3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_P1_DATA3 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ_P1_DATA3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N30
cycloneive_lcell_comb \SDRAM_controller|Selector43~0 (
// Equation(s):
// \SDRAM_controller|Selector43~0_combout  = (\SDRAM_controller|init_flag~q  & \SDRAM_controller|state.S_REFRESH_NOP3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_controller|init_flag~q ),
	.datad(\SDRAM_controller|state.S_REFRESH_NOP3~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector43~0 .lut_mask = 16'hF000;
defparam \SDRAM_controller|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N22
cycloneive_lcell_comb \SDRAM_controller|Selector44~0 (
// Equation(s):
// \SDRAM_controller|Selector44~0_combout  = (\SDRAM_controller|refresh_flag~q  & (((\SDRAM_controller|state.S_READ~q  & !\ROM_ready~q )))) # (!\SDRAM_controller|refresh_flag~q  & ((\SDRAM_controller|state.S_INIT_DATA~q ) # ((\SDRAM_controller|state.S_READ~q 
//  & !\ROM_ready~q ))))

	.dataa(\SDRAM_controller|refresh_flag~q ),
	.datab(\SDRAM_controller|state.S_INIT_DATA~q ),
	.datac(\SDRAM_controller|state.S_READ~q ),
	.datad(\ROM_ready~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector44~0 .lut_mask = 16'h44F4;
defparam \SDRAM_controller|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N23
dffeas \SDRAM_controller|state.S_READ (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N4
cycloneive_lcell_comb \SDRAM_controller|Add2~1 (
// Equation(s):
// \SDRAM_controller|Add2~1_combout  = \ROM_ready~q  $ (\SDRAM_controller|word_address [0])

	.dataa(\ROM_ready~q ),
	.datab(gnd),
	.datac(\SDRAM_controller|word_address [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add2~1 .lut_mask = 16'h5A5A;
defparam \SDRAM_controller|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N16
cycloneive_lcell_comb \SDRAM_controller|word_address[1]~0 (
// Equation(s):
// \SDRAM_controller|word_address[1]~0_combout  = (\SDRAM_controller|state.S_READ~q ) # (\rst~q )

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|word_address[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|word_address[1]~0 .lut_mask = 16'hFFAA;
defparam \SDRAM_controller|word_address[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N5
dffeas \SDRAM_controller|word_address[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Add2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\SDRAM_controller|word_address[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|word_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|word_address[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|word_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N28
cycloneive_lcell_comb \SDRAM_controller|Selector43~1 (
// Equation(s):
// \SDRAM_controller|Selector43~1_combout  = (\SDRAM_controller|state.S_READ~q  & (\ROM_ready~q  & ((!\SDRAM_controller|word_address [1]) # (!\SDRAM_controller|word_address [0]))))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(\SDRAM_controller|word_address [0]),
	.datac(\ROM_ready~q ),
	.datad(\SDRAM_controller|word_address [1]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector43~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector43~1 .lut_mask = 16'h20A0;
defparam \SDRAM_controller|Selector43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N0
cycloneive_lcell_comb \SDRAM_controller|Selector43~2 (
// Equation(s):
// \SDRAM_controller|Selector43~2_combout  = (\SDRAM_controller|Selector43~0_combout ) # ((\SDRAM_controller|Selector43~1_combout ) # ((\SDRAM_controller|state.S_INC~q  & !\SDRAM_controller|Equal1~6_combout )))

	.dataa(\SDRAM_controller|state.S_INC~q ),
	.datab(\SDRAM_controller|Selector43~0_combout ),
	.datac(\SDRAM_controller|Selector43~1_combout ),
	.datad(\SDRAM_controller|Equal1~6_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector43~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector43~2 .lut_mask = 16'hFCFE;
defparam \SDRAM_controller|Selector43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N1
dffeas \SDRAM_controller|state.S_INIT_DATA (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector43~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_INIT_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_INIT_DATA .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_INIT_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N18
cycloneive_lcell_comb \SDRAM_controller|WideOr7~0 (
// Equation(s):
// \SDRAM_controller|WideOr7~0_combout  = (!\SDRAM_controller|state.S_READ_P1_DATA3~q  & (!\SDRAM_controller|state.S_IDLE~q  & (!\SDRAM_controller|state.S_READ_P2_DATA3~q  & !\SDRAM_controller|state.S_INIT_DATA~q )))

	.dataa(\SDRAM_controller|state.S_READ_P1_DATA3~q ),
	.datab(\SDRAM_controller|state.S_IDLE~q ),
	.datac(\SDRAM_controller|state.S_READ_P2_DATA3~q ),
	.datad(\SDRAM_controller|state.S_INIT_DATA~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr7~0 .lut_mask = 16'h0001;
defparam \SDRAM_controller|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N24
cycloneive_lcell_comb \SDRAM_controller|Selector39~0 (
// Equation(s):
// \SDRAM_controller|Selector39~0_combout  = (\SDRAM_controller|state.S_MODE_NOP~q ) # ((\SDRAM_controller|refresh_flag~q  & !\SDRAM_controller|WideOr7~0_combout ))

	.dataa(\SDRAM_controller|state.S_MODE_NOP~q ),
	.datab(gnd),
	.datac(\SDRAM_controller|refresh_flag~q ),
	.datad(\SDRAM_controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector39~0 .lut_mask = 16'hAAFA;
defparam \SDRAM_controller|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N25
dffeas \SDRAM_controller|state.S_REFRESH (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_REFRESH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_REFRESH .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_REFRESH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N6
cycloneive_lcell_comb \SDRAM_controller|state~134 (
// Equation(s):
// \SDRAM_controller|state~134_combout  = (!\rst~q  & \SDRAM_controller|state.S_REFRESH~q )

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|state.S_REFRESH~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~134_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~134 .lut_mask = 16'h5500;
defparam \SDRAM_controller|state~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N7
dffeas \SDRAM_controller|state.S_REFRESH_NOP1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~134_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_REFRESH_NOP1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_REFRESH_NOP1 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_REFRESH_NOP1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N2
cycloneive_lcell_comb \SDRAM_controller|state~115 (
// Equation(s):
// \SDRAM_controller|state~115_combout  = (!\rst~q  & \SDRAM_controller|state.S_REFRESH_NOP1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|state.S_REFRESH_NOP1~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~115_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~115 .lut_mask = 16'h0F00;
defparam \SDRAM_controller|state~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N3
dffeas \SDRAM_controller|state.S_REFRESH_NOP2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_REFRESH_NOP2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_REFRESH_NOP2 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_REFRESH_NOP2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N28
cycloneive_lcell_comb \SDRAM_controller|state~116 (
// Equation(s):
// \SDRAM_controller|state~116_combout  = (!\rst~q  & \SDRAM_controller|state.S_REFRESH_NOP2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|state.S_REFRESH_NOP2~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~116_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~116 .lut_mask = 16'h0F00;
defparam \SDRAM_controller|state~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N29
dffeas \SDRAM_controller|state.S_REFRESH_NOP3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~116_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_REFRESH_NOP3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_REFRESH_NOP3 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_REFRESH_NOP3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N8
cycloneive_lcell_comb \SDRAM_controller|Selector6~0 (
// Equation(s):
// \SDRAM_controller|Selector6~0_combout  = (\SDRAM_controller|refresh_flag~0_combout  & (!\SDRAM_controller|state.S_REFRESH_NOP3~q  & ((!\SDRAM_controller|state.S_RESET~q )))) # (!\SDRAM_controller|refresh_flag~0_combout  & 
// ((\SDRAM_controller|init_refresh_count [2]) # ((!\SDRAM_controller|state.S_REFRESH_NOP3~q  & !\SDRAM_controller|state.S_RESET~q ))))

	.dataa(\SDRAM_controller|refresh_flag~0_combout ),
	.datab(\SDRAM_controller|state.S_REFRESH_NOP3~q ),
	.datac(\SDRAM_controller|init_refresh_count [2]),
	.datad(\SDRAM_controller|state.S_RESET~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector6~0 .lut_mask = 16'h5073;
defparam \SDRAM_controller|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N9
dffeas \SDRAM_controller|init_refresh_count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_refresh_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_refresh_count[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_refresh_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N10
cycloneive_lcell_comb \SDRAM_controller|Selector7~0 (
// Equation(s):
// \SDRAM_controller|Selector7~0_combout  = ((\SDRAM_controller|init_refresh_count [0] & (\SDRAM_controller|init_refresh_count [1])) # (!\SDRAM_controller|init_refresh_count [0] & (!\SDRAM_controller|init_refresh_count [1] & 
// \SDRAM_controller|init_refresh_count [2]))) # (!\SDRAM_controller|state.S_REFRESH_NOP3~q )

	.dataa(\SDRAM_controller|init_refresh_count [0]),
	.datab(\SDRAM_controller|state.S_REFRESH_NOP3~q ),
	.datac(\SDRAM_controller|init_refresh_count [1]),
	.datad(\SDRAM_controller|init_refresh_count [2]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector7~0 .lut_mask = 16'hB7B3;
defparam \SDRAM_controller|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N26
cycloneive_lcell_comb \SDRAM_controller|Selector7~1 (
// Equation(s):
// \SDRAM_controller|Selector7~1_combout  = (\SDRAM_controller|Selector7~0_combout  & ((\SDRAM_controller|state.S_REFRESH_NOP3~q ) # ((\SDRAM_controller|init_refresh_count [1]) # (!\SDRAM_controller|state.S_RESET~q ))))

	.dataa(\SDRAM_controller|Selector7~0_combout ),
	.datab(\SDRAM_controller|state.S_REFRESH_NOP3~q ),
	.datac(\SDRAM_controller|init_refresh_count [1]),
	.datad(\SDRAM_controller|state.S_RESET~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector7~1 .lut_mask = 16'hA8AA;
defparam \SDRAM_controller|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N27
dffeas \SDRAM_controller|init_refresh_count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_refresh_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_refresh_count[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_refresh_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N20
cycloneive_lcell_comb \SDRAM_controller|Selector8~0 (
// Equation(s):
// \SDRAM_controller|Selector8~0_combout  = (\SDRAM_controller|init_refresh_count [1]) # (\SDRAM_controller|init_refresh_count [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_controller|init_refresh_count [1]),
	.datad(\SDRAM_controller|init_refresh_count [2]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector8~0 .lut_mask = 16'hFFF0;
defparam \SDRAM_controller|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N22
cycloneive_lcell_comb \SDRAM_controller|Selector8~1 (
// Equation(s):
// \SDRAM_controller|Selector8~1_combout  = (\SDRAM_controller|init_refresh_count [0] & (((!\SDRAM_controller|state.S_REFRESH_NOP3~q )))) # (!\SDRAM_controller|init_refresh_count [0] & ((\SDRAM_controller|state.S_REFRESH_NOP3~q  & 
// ((\SDRAM_controller|Selector8~0_combout ))) # (!\SDRAM_controller|state.S_REFRESH_NOP3~q  & (!\SDRAM_controller|state.S_RESET~q ))))

	.dataa(\SDRAM_controller|state.S_RESET~q ),
	.datab(\SDRAM_controller|Selector8~0_combout ),
	.datac(\SDRAM_controller|init_refresh_count [0]),
	.datad(\SDRAM_controller|state.S_REFRESH_NOP3~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector8~1 .lut_mask = 16'h0CF5;
defparam \SDRAM_controller|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N23
dffeas \SDRAM_controller|init_refresh_count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_refresh_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_refresh_count[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_refresh_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N12
cycloneive_lcell_comb \SDRAM_controller|refresh_flag~0 (
// Equation(s):
// \SDRAM_controller|refresh_flag~0_combout  = (!\SDRAM_controller|init_refresh_count [0] & (!\SDRAM_controller|init_refresh_count [1] & \SDRAM_controller|state.S_REFRESH_NOP3~q ))

	.dataa(\SDRAM_controller|init_refresh_count [0]),
	.datab(gnd),
	.datac(\SDRAM_controller|init_refresh_count [1]),
	.datad(\SDRAM_controller|state.S_REFRESH_NOP3~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|refresh_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|refresh_flag~0 .lut_mask = 16'h0500;
defparam \SDRAM_controller|refresh_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N10
cycloneive_lcell_comb \SDRAM_controller|Add0~0 (
// Equation(s):
// \SDRAM_controller|Add0~0_combout  = \SDRAM_controller|refresh_timer [0] $ (VCC)
// \SDRAM_controller|Add0~1  = CARRY(\SDRAM_controller|refresh_timer [0])

	.dataa(gnd),
	.datab(\SDRAM_controller|refresh_timer [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SDRAM_controller|Add0~0_combout ),
	.cout(\SDRAM_controller|Add0~1 ));
// synopsys translate_off
defparam \SDRAM_controller|Add0~0 .lut_mask = 16'h33CC;
defparam \SDRAM_controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N4
cycloneive_lcell_comb \SDRAM_controller|refresh_timer~2 (
// Equation(s):
// \SDRAM_controller|refresh_timer~2_combout  = (!\SDRAM_controller|Equal0~2_combout  & \SDRAM_controller|Add0~0_combout )

	.dataa(gnd),
	.datab(\SDRAM_controller|Equal0~2_combout ),
	.datac(gnd),
	.datad(\SDRAM_controller|Add0~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|refresh_timer~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer~2 .lut_mask = 16'h3300;
defparam \SDRAM_controller|refresh_timer~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N5
dffeas \SDRAM_controller|refresh_timer[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|refresh_timer~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N12
cycloneive_lcell_comb \SDRAM_controller|Add0~2 (
// Equation(s):
// \SDRAM_controller|Add0~2_combout  = (\SDRAM_controller|refresh_timer [1] & (!\SDRAM_controller|Add0~1 )) # (!\SDRAM_controller|refresh_timer [1] & ((\SDRAM_controller|Add0~1 ) # (GND)))
// \SDRAM_controller|Add0~3  = CARRY((!\SDRAM_controller|Add0~1 ) # (!\SDRAM_controller|refresh_timer [1]))

	.dataa(\SDRAM_controller|refresh_timer [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add0~1 ),
	.combout(\SDRAM_controller|Add0~2_combout ),
	.cout(\SDRAM_controller|Add0~3 ));
// synopsys translate_off
defparam \SDRAM_controller|Add0~2 .lut_mask = 16'h5A5F;
defparam \SDRAM_controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N2
cycloneive_lcell_comb \SDRAM_controller|refresh_timer~0 (
// Equation(s):
// \SDRAM_controller|refresh_timer~0_combout  = (!\SDRAM_controller|Equal0~2_combout  & \SDRAM_controller|Add0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_controller|Equal0~2_combout ),
	.datad(\SDRAM_controller|Add0~2_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|refresh_timer~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer~0 .lut_mask = 16'h0F00;
defparam \SDRAM_controller|refresh_timer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y3_N3
dffeas \SDRAM_controller|refresh_timer[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|refresh_timer~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N14
cycloneive_lcell_comb \SDRAM_controller|Add0~4 (
// Equation(s):
// \SDRAM_controller|Add0~4_combout  = (\SDRAM_controller|refresh_timer [2] & (\SDRAM_controller|Add0~3  $ (GND))) # (!\SDRAM_controller|refresh_timer [2] & (!\SDRAM_controller|Add0~3  & VCC))
// \SDRAM_controller|Add0~5  = CARRY((\SDRAM_controller|refresh_timer [2] & !\SDRAM_controller|Add0~3 ))

	.dataa(gnd),
	.datab(\SDRAM_controller|refresh_timer [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add0~3 ),
	.combout(\SDRAM_controller|Add0~4_combout ),
	.cout(\SDRAM_controller|Add0~5 ));
// synopsys translate_off
defparam \SDRAM_controller|Add0~4 .lut_mask = 16'hC30C;
defparam \SDRAM_controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N2
cycloneive_lcell_comb \SDRAM_controller|refresh_timer~1 (
// Equation(s):
// \SDRAM_controller|refresh_timer~1_combout  = (\SDRAM_controller|Add0~4_combout  & !\SDRAM_controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_controller|Add0~4_combout ),
	.datad(\SDRAM_controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|refresh_timer~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer~1 .lut_mask = 16'h00F0;
defparam \SDRAM_controller|refresh_timer~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N3
dffeas \SDRAM_controller|refresh_timer[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|refresh_timer~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N16
cycloneive_lcell_comb \SDRAM_controller|Add0~6 (
// Equation(s):
// \SDRAM_controller|Add0~6_combout  = (\SDRAM_controller|refresh_timer [3] & (!\SDRAM_controller|Add0~5 )) # (!\SDRAM_controller|refresh_timer [3] & ((\SDRAM_controller|Add0~5 ) # (GND)))
// \SDRAM_controller|Add0~7  = CARRY((!\SDRAM_controller|Add0~5 ) # (!\SDRAM_controller|refresh_timer [3]))

	.dataa(gnd),
	.datab(\SDRAM_controller|refresh_timer [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add0~5 ),
	.combout(\SDRAM_controller|Add0~6_combout ),
	.cout(\SDRAM_controller|Add0~7 ));
// synopsys translate_off
defparam \SDRAM_controller|Add0~6 .lut_mask = 16'h3C3F;
defparam \SDRAM_controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y3_N17
dffeas \SDRAM_controller|refresh_timer[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[3] .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N6
cycloneive_lcell_comb \SDRAM_controller|Equal0~0 (
// Equation(s):
// \SDRAM_controller|Equal0~0_combout  = (\SDRAM_controller|refresh_timer [1] & (\SDRAM_controller|refresh_timer [2] & (!\SDRAM_controller|refresh_timer [0] & !\SDRAM_controller|refresh_timer [3])))

	.dataa(\SDRAM_controller|refresh_timer [1]),
	.datab(\SDRAM_controller|refresh_timer [2]),
	.datac(\SDRAM_controller|refresh_timer [0]),
	.datad(\SDRAM_controller|refresh_timer [3]),
	.cin(gnd),
	.combout(\SDRAM_controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Equal0~0 .lut_mask = 16'h0008;
defparam \SDRAM_controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N18
cycloneive_lcell_comb \SDRAM_controller|Add0~8 (
// Equation(s):
// \SDRAM_controller|Add0~8_combout  = (\SDRAM_controller|refresh_timer [4] & (\SDRAM_controller|Add0~7  $ (GND))) # (!\SDRAM_controller|refresh_timer [4] & (!\SDRAM_controller|Add0~7  & VCC))
// \SDRAM_controller|Add0~9  = CARRY((\SDRAM_controller|refresh_timer [4] & !\SDRAM_controller|Add0~7 ))

	.dataa(gnd),
	.datab(\SDRAM_controller|refresh_timer [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add0~7 ),
	.combout(\SDRAM_controller|Add0~8_combout ),
	.cout(\SDRAM_controller|Add0~9 ));
// synopsys translate_off
defparam \SDRAM_controller|Add0~8 .lut_mask = 16'hC30C;
defparam \SDRAM_controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y3_N19
dffeas \SDRAM_controller|refresh_timer[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[4] .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N20
cycloneive_lcell_comb \SDRAM_controller|Add0~10 (
// Equation(s):
// \SDRAM_controller|Add0~10_combout  = (\SDRAM_controller|refresh_timer [5] & (!\SDRAM_controller|Add0~9 )) # (!\SDRAM_controller|refresh_timer [5] & ((\SDRAM_controller|Add0~9 ) # (GND)))
// \SDRAM_controller|Add0~11  = CARRY((!\SDRAM_controller|Add0~9 ) # (!\SDRAM_controller|refresh_timer [5]))

	.dataa(gnd),
	.datab(\SDRAM_controller|refresh_timer [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add0~9 ),
	.combout(\SDRAM_controller|Add0~10_combout ),
	.cout(\SDRAM_controller|Add0~11 ));
// synopsys translate_off
defparam \SDRAM_controller|Add0~10 .lut_mask = 16'h3C3F;
defparam \SDRAM_controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y3_N21
dffeas \SDRAM_controller|refresh_timer[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[5] .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N22
cycloneive_lcell_comb \SDRAM_controller|Add0~12 (
// Equation(s):
// \SDRAM_controller|Add0~12_combout  = (\SDRAM_controller|refresh_timer [6] & (\SDRAM_controller|Add0~11  $ (GND))) # (!\SDRAM_controller|refresh_timer [6] & (!\SDRAM_controller|Add0~11  & VCC))
// \SDRAM_controller|Add0~13  = CARRY((\SDRAM_controller|refresh_timer [6] & !\SDRAM_controller|Add0~11 ))

	.dataa(\SDRAM_controller|refresh_timer [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add0~11 ),
	.combout(\SDRAM_controller|Add0~12_combout ),
	.cout(\SDRAM_controller|Add0~13 ));
// synopsys translate_off
defparam \SDRAM_controller|Add0~12 .lut_mask = 16'hA50A;
defparam \SDRAM_controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y3_N23
dffeas \SDRAM_controller|refresh_timer[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[6] .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N24
cycloneive_lcell_comb \SDRAM_controller|Add0~14 (
// Equation(s):
// \SDRAM_controller|Add0~14_combout  = (\SDRAM_controller|refresh_timer [7] & (!\SDRAM_controller|Add0~13 )) # (!\SDRAM_controller|refresh_timer [7] & ((\SDRAM_controller|Add0~13 ) # (GND)))
// \SDRAM_controller|Add0~15  = CARRY((!\SDRAM_controller|Add0~13 ) # (!\SDRAM_controller|refresh_timer [7]))

	.dataa(gnd),
	.datab(\SDRAM_controller|refresh_timer [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add0~13 ),
	.combout(\SDRAM_controller|Add0~14_combout ),
	.cout(\SDRAM_controller|Add0~15 ));
// synopsys translate_off
defparam \SDRAM_controller|Add0~14 .lut_mask = 16'h3C3F;
defparam \SDRAM_controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N8
cycloneive_lcell_comb \SDRAM_controller|refresh_timer~3 (
// Equation(s):
// \SDRAM_controller|refresh_timer~3_combout  = (!\SDRAM_controller|Equal0~2_combout  & \SDRAM_controller|Add0~14_combout )

	.dataa(gnd),
	.datab(\SDRAM_controller|Equal0~2_combout ),
	.datac(gnd),
	.datad(\SDRAM_controller|Add0~14_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|refresh_timer~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer~3 .lut_mask = 16'h3300;
defparam \SDRAM_controller|refresh_timer~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N9
dffeas \SDRAM_controller|refresh_timer[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|refresh_timer~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[7] .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N26
cycloneive_lcell_comb \SDRAM_controller|Add0~16 (
// Equation(s):
// \SDRAM_controller|Add0~16_combout  = (\SDRAM_controller|refresh_timer [8] & (\SDRAM_controller|Add0~15  $ (GND))) # (!\SDRAM_controller|refresh_timer [8] & (!\SDRAM_controller|Add0~15  & VCC))
// \SDRAM_controller|Add0~17  = CARRY((\SDRAM_controller|refresh_timer [8] & !\SDRAM_controller|Add0~15 ))

	.dataa(gnd),
	.datab(\SDRAM_controller|refresh_timer [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add0~15 ),
	.combout(\SDRAM_controller|Add0~16_combout ),
	.cout(\SDRAM_controller|Add0~17 ));
// synopsys translate_off
defparam \SDRAM_controller|Add0~16 .lut_mask = 16'hC30C;
defparam \SDRAM_controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N28
cycloneive_lcell_comb \SDRAM_controller|refresh_timer~4 (
// Equation(s):
// \SDRAM_controller|refresh_timer~4_combout  = (!\SDRAM_controller|Equal0~2_combout  & \SDRAM_controller|Add0~16_combout )

	.dataa(\SDRAM_controller|Equal0~2_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|refresh_timer~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer~4 .lut_mask = 16'h5050;
defparam \SDRAM_controller|refresh_timer~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y3_N29
dffeas \SDRAM_controller|refresh_timer[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|refresh_timer~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[8] .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N28
cycloneive_lcell_comb \SDRAM_controller|Add0~18 (
// Equation(s):
// \SDRAM_controller|Add0~18_combout  = \SDRAM_controller|refresh_timer [9] $ (\SDRAM_controller|Add0~17 )

	.dataa(gnd),
	.datab(\SDRAM_controller|refresh_timer [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\SDRAM_controller|Add0~17 ),
	.combout(\SDRAM_controller|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add0~18 .lut_mask = 16'h3C3C;
defparam \SDRAM_controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y3_N29
dffeas \SDRAM_controller|refresh_timer[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_timer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[9] .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_timer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N30
cycloneive_lcell_comb \SDRAM_controller|Equal0~1 (
// Equation(s):
// \SDRAM_controller|Equal0~1_combout  = (!\SDRAM_controller|refresh_timer [6] & (!\SDRAM_controller|refresh_timer [5] & (\SDRAM_controller|refresh_timer [7] & !\SDRAM_controller|refresh_timer [4])))

	.dataa(\SDRAM_controller|refresh_timer [6]),
	.datab(\SDRAM_controller|refresh_timer [5]),
	.datac(\SDRAM_controller|refresh_timer [7]),
	.datad(\SDRAM_controller|refresh_timer [4]),
	.cin(gnd),
	.combout(\SDRAM_controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Equal0~1 .lut_mask = 16'h0010;
defparam \SDRAM_controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N0
cycloneive_lcell_comb \SDRAM_controller|Equal0~2 (
// Equation(s):
// \SDRAM_controller|Equal0~2_combout  = (\SDRAM_controller|Equal0~0_combout  & (!\SDRAM_controller|refresh_timer [9] & (\SDRAM_controller|Equal0~1_combout  & \SDRAM_controller|refresh_timer [8])))

	.dataa(\SDRAM_controller|Equal0~0_combout ),
	.datab(\SDRAM_controller|refresh_timer [9]),
	.datac(\SDRAM_controller|Equal0~1_combout ),
	.datad(\SDRAM_controller|refresh_timer [8]),
	.cin(gnd),
	.combout(\SDRAM_controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Equal0~2 .lut_mask = 16'h2000;
defparam \SDRAM_controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N0
cycloneive_lcell_comb \SDRAM_controller|refresh_flag~1 (
// Equation(s):
// \SDRAM_controller|refresh_flag~1_combout  = (\SDRAM_controller|refresh_flag~0_combout  & (\SDRAM_controller|init_refresh_count [2] & ((\SDRAM_controller|Equal0~2_combout ) # (\SDRAM_controller|refresh_flag~q )))) # 
// (!\SDRAM_controller|refresh_flag~0_combout  & ((\SDRAM_controller|Equal0~2_combout ) # ((\SDRAM_controller|refresh_flag~q ))))

	.dataa(\SDRAM_controller|refresh_flag~0_combout ),
	.datab(\SDRAM_controller|Equal0~2_combout ),
	.datac(\SDRAM_controller|refresh_flag~q ),
	.datad(\SDRAM_controller|init_refresh_count [2]),
	.cin(gnd),
	.combout(\SDRAM_controller|refresh_flag~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|refresh_flag~1 .lut_mask = 16'hFC54;
defparam \SDRAM_controller|refresh_flag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N1
dffeas \SDRAM_controller|refresh_flag (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|refresh_flag~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_flag .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N6
cycloneive_lcell_comb \SDRAM_controller|Selector169~0 (
// Equation(s):
// \SDRAM_controller|Selector169~0_combout  = (\SDRAM_controller|read_req~q  & (((\SDRAM_controller|state.S_INIT_DATA~q ) # (!\SDRAM_controller|state.S_READ~q )))) # (!\SDRAM_controller|read_req~q  & (!\SDRAM_controller|refresh_flag~q  & 
// ((\SDRAM_controller|state.S_INIT_DATA~q ))))

	.dataa(\SDRAM_controller|refresh_flag~q ),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\SDRAM_controller|read_req~q ),
	.datad(\SDRAM_controller|state.S_INIT_DATA~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector169~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector169~0 .lut_mask = 16'hF530;
defparam \SDRAM_controller|Selector169~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N7
dffeas \SDRAM_controller|read_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector169~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|read_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|read_req .is_wysiwyg = "true";
defparam \SDRAM_controller|read_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N26
cycloneive_lcell_comb \ROM_ready~feeder (
// Equation(s):
// \ROM_ready~feeder_combout  = \SDRAM_controller|read_req~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|read_req~q ),
	.cin(gnd),
	.combout(\ROM_ready~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_ready~feeder .lut_mask = 16'hFF00;
defparam \ROM_ready~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N27
dffeas ROM_ready(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ROM_ready~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam ROM_ready.is_wysiwyg = "true";
defparam ROM_ready.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N20
cycloneive_lcell_comb \SDRAM_controller|Add2~0 (
// Equation(s):
// \SDRAM_controller|Add2~0_combout  = \SDRAM_controller|word_address [1] $ (((\ROM_ready~q  & \SDRAM_controller|word_address [0])))

	.dataa(\ROM_ready~q ),
	.datab(\SDRAM_controller|word_address [0]),
	.datac(\SDRAM_controller|word_address [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add2~0 .lut_mask = 16'h7878;
defparam \SDRAM_controller|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N21
dffeas \SDRAM_controller|word_address[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Add2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\SDRAM_controller|word_address[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|word_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|word_address[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|word_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N16
cycloneive_lcell_comb \SDRAM_controller|data_hold[16]~0 (
// Equation(s):
// \SDRAM_controller|data_hold[16]~0_combout  = (\SDRAM_controller|word_address [0] & (\SDRAM_controller|state.S_READ~q  & \ROM_ready~q ))

	.dataa(\SDRAM_controller|word_address [0]),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(gnd),
	.datad(\ROM_ready~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[16]~0 .lut_mask = 16'h8800;
defparam \SDRAM_controller|data_hold[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N8
cycloneive_lcell_comb \SDRAM_controller|state~133 (
// Equation(s):
// \SDRAM_controller|state~133_combout  = (\SDRAM_controller|word_address [1] & (!\rst~q  & \SDRAM_controller|data_hold[16]~0_combout ))

	.dataa(\SDRAM_controller|word_address [1]),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|data_hold[16]~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~133_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~133 .lut_mask = 16'h0A00;
defparam \SDRAM_controller|state~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N9
dffeas \SDRAM_controller|state.S_WRITE_ACTIVATE (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~133_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_WRITE_ACTIVATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_WRITE_ACTIVATE .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_WRITE_ACTIVATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N10
cycloneive_lcell_comb \SDRAM_controller|state~124 (
// Equation(s):
// \SDRAM_controller|state~124_combout  = (!\rst~q  & \SDRAM_controller|state.S_WRITE_ACTIVATE~q )

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|state.S_WRITE_ACTIVATE~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~124_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~124 .lut_mask = 16'h5500;
defparam \SDRAM_controller|state~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N11
dffeas \SDRAM_controller|state.S_WRITE_ACTIVATE_NOP (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~124_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_WRITE_ACTIVATE_NOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_WRITE_ACTIVATE_NOP .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_WRITE_ACTIVATE_NOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N28
cycloneive_lcell_comb \SDRAM_controller|state~137 (
// Equation(s):
// \SDRAM_controller|state~137_combout  = (!\rst~q  & \SDRAM_controller|state.S_WRITE_ACTIVATE_NOP~q )

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|state.S_WRITE_ACTIVATE_NOP~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~137_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~137 .lut_mask = 16'h5500;
defparam \SDRAM_controller|state~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N29
dffeas \SDRAM_controller|state.S_WRITE_DATA (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~137_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_WRITE_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_WRITE_DATA .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_WRITE_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N18
cycloneive_lcell_comb \SDRAM_controller|state~129 (
// Equation(s):
// \SDRAM_controller|state~129_combout  = (!\rst~q  & \SDRAM_controller|state.S_WRITE_DATA~q )

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|state.S_WRITE_DATA~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~129_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~129 .lut_mask = 16'h5500;
defparam \SDRAM_controller|state~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N19
dffeas \SDRAM_controller|state.S_WRITE_DATA1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~129_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_WRITE_DATA1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_WRITE_DATA1 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_WRITE_DATA1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N14
cycloneive_lcell_comb \SDRAM_controller|data_out~1 (
// Equation(s):
// \SDRAM_controller|data_out~1_combout  = (!\SDRAM_controller|state.S_WRITE_DATA1~q  & !\SDRAM_controller|state.S_WRITE_P2_DATA1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_controller|state.S_WRITE_DATA1~q ),
	.datad(\SDRAM_controller|state.S_WRITE_P2_DATA1~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_out~1 .lut_mask = 16'h000F;
defparam \SDRAM_controller|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N0
cycloneive_lcell_comb \SDRAM_controller|data_hold[0]~9 (
// Equation(s):
// \SDRAM_controller|data_hold[0]~9_combout  = (!\SDRAM_controller|word_address [0] & (\SDRAM_controller|state.S_READ~q  & \ROM_ready~q ))

	.dataa(\SDRAM_controller|word_address [0]),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(gnd),
	.datad(\ROM_ready~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[0]~9 .lut_mask = 16'h4400;
defparam \SDRAM_controller|data_hold[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N20
cycloneive_lcell_comb \SDRAM_controller|data_hold[48]~2 (
// Equation(s):
// \SDRAM_controller|data_hold[48]~2_combout  = (\SDRAM_controller|p2_req_flag~0_combout  & (!\SDRAM_controller|refresh_flag~q  & (\SDRAM_controller|state.S_IDLE~q  & !\SDRAM_controller|state.S_READ~q )))

	.dataa(\SDRAM_controller|p2_req_flag~0_combout ),
	.datab(\SDRAM_controller|refresh_flag~q ),
	.datac(\SDRAM_controller|state.S_IDLE~q ),
	.datad(\SDRAM_controller|state.S_READ~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[48]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[48]~2 .lut_mask = 16'h0020;
defparam \SDRAM_controller|data_hold[48]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N30
cycloneive_lcell_comb \SDRAM_controller|data_hold[0]~10 (
// Equation(s):
// \SDRAM_controller|data_hold[0]~10_combout  = (!\rst~q  & ((\SDRAM_controller|data_hold[48]~2_combout ) # ((!\SDRAM_controller|word_address [1] & \SDRAM_controller|data_hold[0]~9_combout ))))

	.dataa(\SDRAM_controller|word_address [1]),
	.datab(\SDRAM_controller|data_hold[0]~9_combout ),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|data_hold[48]~2_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[0]~10 .lut_mask = 16'h0F04;
defparam \SDRAM_controller|data_hold[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y5_N0
cycloneive_ram_block \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\SDRAM_controller|address_hold [9],\SDRAM_controller|address_hold [8],\SDRAM_controller|address_hold [7],\SDRAM_controller|address_hold [6],\SDRAM_controller|address_hold [5],\SDRAM_controller|address_hold [4],\SDRAM_controller|address_hold [3],\SDRAM_controller|address_hold [2],
\SDRAM_controller|address_hold [1],\SDRAM_controller|address_hold [0],\SDRAM_controller|word_address [1],\SDRAM_controller|word_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRG_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "riptide_validation.mif";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_0bb1:auto_generated|ALTSYNCRAM";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF26C5702763024C0D8F60C26FC34009BF2744571DB09394E4E42FFFFFC54050AC20010C7C4084C00C23082041107C4484C604230800431C7C4084C00C4D0853F241010013466C4C0464690118191006604C0419810010CCDA1D0FFFFFFFFFC3E1FCB3C4E101045B904A420231450485041114104201007DC038023082041002F148211308C20010C02B08004314F112133005041314104448C20;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h010C0114C3C50084CC0000007007DC038F14021331C05040003C403C800C10E20610012C021CC03C803C400800630C20E10710600250931D75D7543DF1081040FFFFFFFFFFFFFFFFFFFFFE6E085E87D84040E1F707D460201C110154400293C314060708441310F0070C480C21011C2020470800A04040C624C461A130C20497FC0103E1200103D1019D04737D48410CED4C3131805049E271953D00BA7C695F14C010E030F3C48B3DF3E05199E8701C000C1C0671008204300000001ACB0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF506844B3D3C472D8DB61CB620386F18103213210321247CB0030;
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N18
cycloneive_lcell_comb \SDRAM_controller|data_hold[0]~8 (
// Equation(s):
// \SDRAM_controller|data_hold[0]~8_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [0])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\PRG_inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(gnd),
	.datac(\SDRAM_controller|state.S_READ~q ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[0]~8 .lut_mask = 16'hAFA0;
defparam \SDRAM_controller|data_hold[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N24
cycloneive_lcell_comb \SDRAM_controller|data_hold[0]~11 (
// Equation(s):
// \SDRAM_controller|data_hold[0]~11_combout  = (\SDRAM_controller|data_hold[0]~10_combout  & (\SDRAM_controller|data_hold[0]~8_combout )) # (!\SDRAM_controller|data_hold[0]~10_combout  & ((\SDRAM_controller|data_hold [0])))

	.dataa(\SDRAM_controller|data_hold[0]~10_combout ),
	.datab(\SDRAM_controller|data_hold[0]~8_combout ),
	.datac(\SDRAM_controller|data_hold [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[0]~11 .lut_mask = 16'hD8D8;
defparam \SDRAM_controller|data_hold[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N25
dffeas \SDRAM_controller|data_hold[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N20
cycloneive_lcell_comb \SDRAM_controller|data_out~2 (
// Equation(s):
// \SDRAM_controller|data_out~2_combout  = (!\SDRAM_controller|state.S_WRITE_P2~q  & !\SDRAM_controller|state.S_WRITE_DATA~q )

	.dataa(\SDRAM_controller|state.S_WRITE_P2~q ),
	.datab(gnd),
	.datac(\SDRAM_controller|state.S_WRITE_DATA~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_out~2 .lut_mask = 16'h0505;
defparam \SDRAM_controller|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N28
cycloneive_lcell_comb \SDRAM_controller|data_hold[16]~6 (
// Equation(s):
// \SDRAM_controller|data_hold[16]~6_combout  = (!\rst~q  & ((\SDRAM_controller|data_hold[48]~2_combout ) # ((!\SDRAM_controller|word_address [1] & \SDRAM_controller|data_hold[16]~0_combout ))))

	.dataa(\SDRAM_controller|word_address [1]),
	.datab(\SDRAM_controller|data_hold[16]~0_combout ),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|data_hold[48]~2_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[16]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[16]~6 .lut_mask = 16'h0F04;
defparam \SDRAM_controller|data_hold[16]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N2
cycloneive_lcell_comb \SDRAM_controller|data_hold[16]~5 (
// Equation(s):
// \SDRAM_controller|data_hold[16]~5_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [0])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\PRG_inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(gnd),
	.datac(\SDRAM_controller|state.S_READ~q ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[16]~5 .lut_mask = 16'hAFA0;
defparam \SDRAM_controller|data_hold[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N14
cycloneive_lcell_comb \SDRAM_controller|data_hold[16]~7 (
// Equation(s):
// \SDRAM_controller|data_hold[16]~7_combout  = (\SDRAM_controller|data_hold[16]~6_combout  & ((\SDRAM_controller|data_hold[16]~5_combout ))) # (!\SDRAM_controller|data_hold[16]~6_combout  & (\SDRAM_controller|data_hold [16]))

	.dataa(\SDRAM_controller|data_hold[16]~6_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|data_hold [16]),
	.datad(\SDRAM_controller|data_hold[16]~5_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[16]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[16]~7 .lut_mask = 16'hFA50;
defparam \SDRAM_controller|data_hold[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N15
dffeas \SDRAM_controller|data_hold[16] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[16]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [16]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[16] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N2
cycloneive_lcell_comb \SDRAM_controller|Selector168~1 (
// Equation(s):
// \SDRAM_controller|Selector168~1_combout  = (\SDRAM_controller|data_out~1_combout  & (\SDRAM_controller|data_hold [0] & (!\SDRAM_controller|data_out~2_combout ))) # (!\SDRAM_controller|data_out~1_combout  & ((\SDRAM_controller|data_hold [16]) # 
// ((\SDRAM_controller|data_hold [0] & !\SDRAM_controller|data_out~2_combout ))))

	.dataa(\SDRAM_controller|data_out~1_combout ),
	.datab(\SDRAM_controller|data_hold [0]),
	.datac(\SDRAM_controller|data_out~2_combout ),
	.datad(\SDRAM_controller|data_hold [16]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector168~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector168~1 .lut_mask = 16'h5D0C;
defparam \SDRAM_controller|Selector168~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N6
cycloneive_lcell_comb \SDRAM_controller|data_out~3 (
// Equation(s):
// \SDRAM_controller|data_out~3_combout  = (!\SDRAM_controller|state.S_WRITE_DATA2~q  & !\SDRAM_controller|state.S_WRITE_P2_DATA2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_controller|state.S_WRITE_DATA2~q ),
	.datad(\SDRAM_controller|state.S_WRITE_P2_DATA2~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_out~3 .lut_mask = 16'h000F;
defparam \SDRAM_controller|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N16
cycloneive_lcell_comb \SDRAM_controller|data_out~0 (
// Equation(s):
// \SDRAM_controller|data_out~0_combout  = (!\SDRAM_controller|state.S_WRITE_P2_DATA3~q  & !\SDRAM_controller|state.S_WRITE_DATA3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_controller|state.S_WRITE_P2_DATA3~q ),
	.datad(\SDRAM_controller|state.S_WRITE_DATA3~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_out~0 .lut_mask = 16'h000F;
defparam \SDRAM_controller|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N12
cycloneive_lcell_comb \SDRAM_controller|WideOr65~0 (
// Equation(s):
// \SDRAM_controller|WideOr65~0_combout  = (((!\SDRAM_controller|data_out~1_combout ) # (!\SDRAM_controller|data_out~2_combout )) # (!\SDRAM_controller|data_out~0_combout )) # (!\SDRAM_controller|data_out~3_combout )

	.dataa(\SDRAM_controller|data_out~3_combout ),
	.datab(\SDRAM_controller|data_out~0_combout ),
	.datac(\SDRAM_controller|data_out~2_combout ),
	.datad(\SDRAM_controller|data_out~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr65~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr65~0 .lut_mask = 16'h7FFF;
defparam \SDRAM_controller|WideOr65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N18
cycloneive_lcell_comb \SDRAM_controller|data_hold[48]~3 (
// Equation(s):
// \SDRAM_controller|data_hold[48]~3_combout  = (!\rst~q  & ((\SDRAM_controller|data_hold[48]~2_combout ) # ((\SDRAM_controller|word_address [1] & \SDRAM_controller|data_hold[16]~0_combout ))))

	.dataa(\SDRAM_controller|word_address [1]),
	.datab(\SDRAM_controller|data_hold[16]~0_combout ),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|data_hold[48]~2_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[48]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[48]~3 .lut_mask = 16'h0F08;
defparam \SDRAM_controller|data_hold[48]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N10
cycloneive_lcell_comb \SDRAM_controller|data_hold[48]~1 (
// Equation(s):
// \SDRAM_controller|data_hold[48]~1_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [0])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [48])))

	.dataa(\PRG_inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(gnd),
	.datac(\SDRAM_controller|state.S_READ~q ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [48]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[48]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[48]~1 .lut_mask = 16'hAFA0;
defparam \SDRAM_controller|data_hold[48]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N16
cycloneive_lcell_comb \SDRAM_controller|data_hold[48]~4 (
// Equation(s):
// \SDRAM_controller|data_hold[48]~4_combout  = (\SDRAM_controller|data_hold[48]~3_combout  & ((\SDRAM_controller|data_hold[48]~1_combout ))) # (!\SDRAM_controller|data_hold[48]~3_combout  & (\SDRAM_controller|data_hold [48]))

	.dataa(\SDRAM_controller|data_hold[48]~3_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|data_hold [48]),
	.datad(\SDRAM_controller|data_hold[48]~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[48]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[48]~4 .lut_mask = 16'hFA50;
defparam \SDRAM_controller|data_hold[48]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N17
dffeas \SDRAM_controller|data_hold[48] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[48]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [48]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[48] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N22
cycloneive_lcell_comb \SDRAM_controller|Selector168~0 (
// Equation(s):
// \SDRAM_controller|Selector168~0_combout  = (\SDRAM_controller|data_out~0_combout  & (\SDRAM_controller|data_out [0] & (!\SDRAM_controller|WideOr65~0_combout ))) # (!\SDRAM_controller|data_out~0_combout  & ((\SDRAM_controller|data_hold [48]) # 
// ((\SDRAM_controller|data_out [0] & !\SDRAM_controller|WideOr65~0_combout ))))

	.dataa(\SDRAM_controller|data_out~0_combout ),
	.datab(\SDRAM_controller|data_out [0]),
	.datac(\SDRAM_controller|WideOr65~0_combout ),
	.datad(\SDRAM_controller|data_hold [48]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector168~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector168~0 .lut_mask = 16'h5D0C;
defparam \SDRAM_controller|Selector168~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N28
cycloneive_lcell_comb \SDRAM_controller|data_hold[32]~12 (
// Equation(s):
// \SDRAM_controller|data_hold[32]~12_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [0]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [32]))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(gnd),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [32]),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[32]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[32]~12 .lut_mask = 16'hFA50;
defparam \SDRAM_controller|data_hold[32]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N14
cycloneive_lcell_comb \SDRAM_controller|data_hold[32]~13 (
// Equation(s):
// \SDRAM_controller|data_hold[32]~13_combout  = (!\rst~q  & ((\SDRAM_controller|data_hold[48]~2_combout ) # ((\SDRAM_controller|word_address [1] & \SDRAM_controller|data_hold[0]~9_combout ))))

	.dataa(\SDRAM_controller|word_address [1]),
	.datab(\SDRAM_controller|data_hold[0]~9_combout ),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|data_hold[48]~2_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[32]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[32]~13 .lut_mask = 16'h0F08;
defparam \SDRAM_controller|data_hold[32]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N14
cycloneive_lcell_comb \SDRAM_controller|data_hold[32]~14 (
// Equation(s):
// \SDRAM_controller|data_hold[32]~14_combout  = (\SDRAM_controller|data_hold[32]~13_combout  & (\SDRAM_controller|data_hold[32]~12_combout )) # (!\SDRAM_controller|data_hold[32]~13_combout  & ((\SDRAM_controller|data_hold [32])))

	.dataa(gnd),
	.datab(\SDRAM_controller|data_hold[32]~12_combout ),
	.datac(\SDRAM_controller|data_hold [32]),
	.datad(\SDRAM_controller|data_hold[32]~13_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[32]~14_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[32]~14 .lut_mask = 16'hCCF0;
defparam \SDRAM_controller|data_hold[32]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N15
dffeas \SDRAM_controller|data_hold[32] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[32]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [32]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[32] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N20
cycloneive_lcell_comb \SDRAM_controller|Selector168~2 (
// Equation(s):
// \SDRAM_controller|Selector168~2_combout  = (\SDRAM_controller|Selector168~1_combout ) # ((\SDRAM_controller|Selector168~0_combout ) # ((!\SDRAM_controller|data_out~3_combout  & \SDRAM_controller|data_hold [32])))

	.dataa(\SDRAM_controller|Selector168~1_combout ),
	.datab(\SDRAM_controller|data_out~3_combout ),
	.datac(\SDRAM_controller|Selector168~0_combout ),
	.datad(\SDRAM_controller|data_hold [32]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector168~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector168~2 .lut_mask = 16'hFBFA;
defparam \SDRAM_controller|Selector168~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y3_N21
dffeas \SDRAM_controller|data_out[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector168~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N6
cycloneive_lcell_comb \SDRAM_controller|Selector3~2 (
// Equation(s):
// \SDRAM_controller|Selector3~2_combout  = (!\SDRAM_controller|state.S_READ_P1~q  & (\SDRAM_controller|gate_out~q  & (!\SDRAM_controller|state.S_READ_P2~q  & !\SDRAM_controller|state.S_INIT_DEVICE~q )))

	.dataa(\SDRAM_controller|state.S_READ_P1~q ),
	.datab(\SDRAM_controller|gate_out~q ),
	.datac(\SDRAM_controller|state.S_READ_P2~q ),
	.datad(\SDRAM_controller|state.S_INIT_DEVICE~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector3~2 .lut_mask = 16'h0004;
defparam \SDRAM_controller|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N18
cycloneive_lcell_comb \SDRAM_controller|Selector3~0 (
// Equation(s):
// \SDRAM_controller|Selector3~0_combout  = (!\SDRAM_controller|state.S_ACTIVATE_P1_NOP~q  & (!\SDRAM_controller|state.S_INIT_DEVICE_NOP~q  & (!\SDRAM_controller|state.S_MODE_NOP~q  & \SDRAM_controller|state.S_RESET~q )))

	.dataa(\SDRAM_controller|state.S_ACTIVATE_P1_NOP~q ),
	.datab(\SDRAM_controller|state.S_INIT_DEVICE_NOP~q ),
	.datac(\SDRAM_controller|state.S_MODE_NOP~q ),
	.datad(\SDRAM_controller|state.S_RESET~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector3~0 .lut_mask = 16'h0100;
defparam \SDRAM_controller|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N30
cycloneive_lcell_comb \SDRAM_controller|Selector3~1 (
// Equation(s):
// \SDRAM_controller|Selector3~1_combout  = (!\SDRAM_controller|state.S_WRITE_ACTIVATE_NOP~q  & (!\SDRAM_controller|state.S_WRITE_P2_NOP1~q  & (!\SDRAM_controller|state.S_ACTIVATE_P2_NOP~q  & !\SDRAM_controller|state.S_WRITE_DATA_NOP1~q )))

	.dataa(\SDRAM_controller|state.S_WRITE_ACTIVATE_NOP~q ),
	.datab(\SDRAM_controller|state.S_WRITE_P2_NOP1~q ),
	.datac(\SDRAM_controller|state.S_ACTIVATE_P2_NOP~q ),
	.datad(\SDRAM_controller|state.S_WRITE_DATA_NOP1~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector3~1 .lut_mask = 16'h0001;
defparam \SDRAM_controller|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N28
cycloneive_lcell_comb \SDRAM_controller|Selector0~0 (
// Equation(s):
// \SDRAM_controller|Selector0~0_combout  = (\SDRAM_controller|Selector3~0_combout  & (!\SDRAM_controller|state.S_READ_P2_NOP1~q  & (\SDRAM_controller|Selector3~1_combout  & !\SDRAM_controller|state.S_READ_P1_NOP1~q )))

	.dataa(\SDRAM_controller|Selector3~0_combout ),
	.datab(\SDRAM_controller|state.S_READ_P2_NOP1~q ),
	.datac(\SDRAM_controller|Selector3~1_combout ),
	.datad(\SDRAM_controller|state.S_READ_P1_NOP1~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector0~0 .lut_mask = 16'h0020;
defparam \SDRAM_controller|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N0
cycloneive_lcell_comb \SDRAM_controller|Selector3~3 (
// Equation(s):
// \SDRAM_controller|Selector3~3_combout  = ((\SDRAM_controller|Selector3~2_combout  & (!\SDRAM_controller|state.S_MODE~q  & \SDRAM_controller|Selector0~0_combout ))) # (!\SDRAM_controller|data_out~2_combout )

	.dataa(\SDRAM_controller|Selector3~2_combout ),
	.datab(\SDRAM_controller|data_out~2_combout ),
	.datac(\SDRAM_controller|state.S_MODE~q ),
	.datad(\SDRAM_controller|Selector0~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector3~3 .lut_mask = 16'h3B33;
defparam \SDRAM_controller|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y2_N1
dffeas \SDRAM_controller|gate_out (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|gate_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|gate_out .is_wysiwyg = "true";
defparam \SDRAM_controller|gate_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N2
cycloneive_lcell_comb \SDRAM_controller|data_hold[33]~21 (
// Equation(s):
// \SDRAM_controller|data_hold[33]~21_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [1])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [33])))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [33]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[33]~21_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[33]~21 .lut_mask = 16'hF3C0;
defparam \SDRAM_controller|data_hold[33]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N26
cycloneive_lcell_comb \SDRAM_controller|data_hold[33]~22 (
// Equation(s):
// \SDRAM_controller|data_hold[33]~22_combout  = (\SDRAM_controller|data_hold[32]~13_combout  & ((\SDRAM_controller|data_hold[33]~21_combout ))) # (!\SDRAM_controller|data_hold[32]~13_combout  & (\SDRAM_controller|data_hold [33]))

	.dataa(gnd),
	.datab(\SDRAM_controller|data_hold[32]~13_combout ),
	.datac(\SDRAM_controller|data_hold [33]),
	.datad(\SDRAM_controller|data_hold[33]~21_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[33]~22_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[33]~22 .lut_mask = 16'hFC30;
defparam \SDRAM_controller|data_hold[33]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N27
dffeas \SDRAM_controller|data_hold[33] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[33]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [33]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[33] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N24
cycloneive_lcell_comb \SDRAM_controller|data_hold[49]~15 (
// Equation(s):
// \SDRAM_controller|data_hold[49]~15_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [1])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [49])))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [49]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[49]~15_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[49]~15 .lut_mask = 16'hF3C0;
defparam \SDRAM_controller|data_hold[49]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N22
cycloneive_lcell_comb \SDRAM_controller|data_hold[49]~16 (
// Equation(s):
// \SDRAM_controller|data_hold[49]~16_combout  = (\SDRAM_controller|data_hold[48]~3_combout  & (\SDRAM_controller|data_hold[49]~15_combout )) # (!\SDRAM_controller|data_hold[48]~3_combout  & ((\SDRAM_controller|data_hold [49])))

	.dataa(gnd),
	.datab(\SDRAM_controller|data_hold[49]~15_combout ),
	.datac(\SDRAM_controller|data_hold [49]),
	.datad(\SDRAM_controller|data_hold[48]~3_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[49]~16_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[49]~16 .lut_mask = 16'hCCF0;
defparam \SDRAM_controller|data_hold[49]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N23
dffeas \SDRAM_controller|data_hold[49] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[49]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [49]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[49] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N16
cycloneive_lcell_comb \SDRAM_controller|Selector167~0 (
// Equation(s):
// \SDRAM_controller|Selector167~0_combout  = (\SDRAM_controller|data_hold [49] & (((!\SDRAM_controller|WideOr65~0_combout  & \SDRAM_controller|data_out [1])) # (!\SDRAM_controller|data_out~0_combout ))) # (!\SDRAM_controller|data_hold [49] & 
// (!\SDRAM_controller|WideOr65~0_combout  & ((\SDRAM_controller|data_out [1]))))

	.dataa(\SDRAM_controller|data_hold [49]),
	.datab(\SDRAM_controller|WideOr65~0_combout ),
	.datac(\SDRAM_controller|data_out~0_combout ),
	.datad(\SDRAM_controller|data_out [1]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector167~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector167~0 .lut_mask = 16'h3B0A;
defparam \SDRAM_controller|Selector167~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N12
cycloneive_lcell_comb \SDRAM_controller|data_hold[1]~19 (
// Equation(s):
// \SDRAM_controller|data_hold[1]~19_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [1])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\PRG_inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[1]~19 .lut_mask = 16'hBB88;
defparam \SDRAM_controller|data_hold[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N4
cycloneive_lcell_comb \SDRAM_controller|data_hold[1]~20 (
// Equation(s):
// \SDRAM_controller|data_hold[1]~20_combout  = (\SDRAM_controller|data_hold[0]~10_combout  & ((\SDRAM_controller|data_hold[1]~19_combout ))) # (!\SDRAM_controller|data_hold[0]~10_combout  & (\SDRAM_controller|data_hold [1]))

	.dataa(\SDRAM_controller|data_hold[0]~10_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|data_hold [1]),
	.datad(\SDRAM_controller|data_hold[1]~19_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[1]~20 .lut_mask = 16'hFA50;
defparam \SDRAM_controller|data_hold[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N5
dffeas \SDRAM_controller|data_hold[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[1]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N10
cycloneive_lcell_comb \SDRAM_controller|data_hold[17]~17 (
// Equation(s):
// \SDRAM_controller|data_hold[17]~17_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [1])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\PRG_inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(gnd),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [17]),
	.datad(\SDRAM_controller|state.S_READ~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[17]~17 .lut_mask = 16'hAAF0;
defparam \SDRAM_controller|data_hold[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N6
cycloneive_lcell_comb \SDRAM_controller|data_hold[17]~18 (
// Equation(s):
// \SDRAM_controller|data_hold[17]~18_combout  = (\SDRAM_controller|data_hold[16]~6_combout  & ((\SDRAM_controller|data_hold[17]~17_combout ))) # (!\SDRAM_controller|data_hold[16]~6_combout  & (\SDRAM_controller|data_hold [17]))

	.dataa(gnd),
	.datab(\SDRAM_controller|data_hold[16]~6_combout ),
	.datac(\SDRAM_controller|data_hold [17]),
	.datad(\SDRAM_controller|data_hold[17]~17_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[17]~18 .lut_mask = 16'hFC30;
defparam \SDRAM_controller|data_hold[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N7
dffeas \SDRAM_controller|data_hold[17] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[17]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [17]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[17] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N12
cycloneive_lcell_comb \SDRAM_controller|Selector167~1 (
// Equation(s):
// \SDRAM_controller|Selector167~1_combout  = (\SDRAM_controller|data_hold [1] & (((!\SDRAM_controller|data_out~1_combout  & \SDRAM_controller|data_hold [17])) # (!\SDRAM_controller|data_out~2_combout ))) # (!\SDRAM_controller|data_hold [1] & 
// (!\SDRAM_controller|data_out~1_combout  & ((\SDRAM_controller|data_hold [17]))))

	.dataa(\SDRAM_controller|data_hold [1]),
	.datab(\SDRAM_controller|data_out~1_combout ),
	.datac(\SDRAM_controller|data_out~2_combout ),
	.datad(\SDRAM_controller|data_hold [17]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector167~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector167~1 .lut_mask = 16'h3B0A;
defparam \SDRAM_controller|Selector167~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N0
cycloneive_lcell_comb \SDRAM_controller|Selector167~2 (
// Equation(s):
// \SDRAM_controller|Selector167~2_combout  = (\SDRAM_controller|Selector167~0_combout ) # ((\SDRAM_controller|Selector167~1_combout ) # ((\SDRAM_controller|data_hold [33] & !\SDRAM_controller|data_out~3_combout )))

	.dataa(\SDRAM_controller|data_hold [33]),
	.datab(\SDRAM_controller|Selector167~0_combout ),
	.datac(\SDRAM_controller|data_out~3_combout ),
	.datad(\SDRAM_controller|Selector167~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector167~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector167~2 .lut_mask = 16'hFFCE;
defparam \SDRAM_controller|Selector167~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N1
dffeas \SDRAM_controller|data_out[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector167~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y1_N0
cycloneive_ram_block \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\SDRAM_controller|address_hold [9],\SDRAM_controller|address_hold [8],\SDRAM_controller|address_hold [7],\SDRAM_controller|address_hold [6],\SDRAM_controller|address_hold [5],\SDRAM_controller|address_hold [4],\SDRAM_controller|address_hold [3],\SDRAM_controller|address_hold [2],
\SDRAM_controller|address_hold [1],\SDRAM_controller|address_hold [0],\SDRAM_controller|word_address [1],\SDRAM_controller|word_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRG_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "riptide_validation.mif";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_0bb1:auto_generated|ALTSYNCRAM";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF05C713394345A0660040C24C09A0093007807118C1540A55000FFFFFC8A05308A06A027408488982CA283A8382340C4B8FBECA283A828E340C4B8FBA8A248360020502004483C3004D80C0116030C481CB00D2173C02C0020E0FFFFFFFFFC352D33B60D2001008C18B060CA0182280408A01020B8B803CC0242C2283A83A20D04E123A328A0EA0A8C2281A809CD011220A604088810228328A0;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hEA0A810453413848A80009E26803CC0D2D04E122A0E2050008BC88B4A02F22D2893008B448BC89A40A9C602D12F22A024189109203900B8208208211F1082100FFFFFFFFFFFFFFFFFFFFFEFC024C4B44800012D047441020003230001002C34618060008880702D20004842491491000924400240142420014F42942704104E7FC1110D2101110F0035E18000D44C0009E0A383A000085D171343400E53CB28F128202828041044FC0F7504000C0003E043E0010342000000040000008AB0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF083048F343C722ECF666211A02C3F4C88BBBAAAA999BC3CF0032;
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N24
cycloneive_lcell_comb \SDRAM_controller|data_hold[34]~29 (
// Equation(s):
// \SDRAM_controller|data_hold[34]~29_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [2]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [34]))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [34]),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[34]~29_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[34]~29 .lut_mask = 16'hFC30;
defparam \SDRAM_controller|data_hold[34]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N10
cycloneive_lcell_comb \SDRAM_controller|data_hold[34]~30 (
// Equation(s):
// \SDRAM_controller|data_hold[34]~30_combout  = (\SDRAM_controller|data_hold[32]~13_combout  & (\SDRAM_controller|data_hold[34]~29_combout )) # (!\SDRAM_controller|data_hold[32]~13_combout  & ((\SDRAM_controller|data_hold [34])))

	.dataa(gnd),
	.datab(\SDRAM_controller|data_hold[34]~29_combout ),
	.datac(\SDRAM_controller|data_hold [34]),
	.datad(\SDRAM_controller|data_hold[32]~13_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[34]~30_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[34]~30 .lut_mask = 16'hCCF0;
defparam \SDRAM_controller|data_hold[34]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N11
dffeas \SDRAM_controller|data_hold[34] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[34]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [34]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[34] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N8
cycloneive_lcell_comb \SDRAM_controller|data_hold[50]~23 (
// Equation(s):
// \SDRAM_controller|data_hold[50]~23_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [2])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [50])))

	.dataa(\PRG_inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [50]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[50]~23_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[50]~23 .lut_mask = 16'hBB88;
defparam \SDRAM_controller|data_hold[50]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N18
cycloneive_lcell_comb \SDRAM_controller|data_hold[50]~24 (
// Equation(s):
// \SDRAM_controller|data_hold[50]~24_combout  = (\SDRAM_controller|data_hold[48]~3_combout  & (\SDRAM_controller|data_hold[50]~23_combout )) # (!\SDRAM_controller|data_hold[48]~3_combout  & ((\SDRAM_controller|data_hold [50])))

	.dataa(gnd),
	.datab(\SDRAM_controller|data_hold[50]~23_combout ),
	.datac(\SDRAM_controller|data_hold [50]),
	.datad(\SDRAM_controller|data_hold[48]~3_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[50]~24_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[50]~24 .lut_mask = 16'hCCF0;
defparam \SDRAM_controller|data_hold[50]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N19
dffeas \SDRAM_controller|data_hold[50] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[50]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [50]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[50] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N28
cycloneive_lcell_comb \SDRAM_controller|Selector166~0 (
// Equation(s):
// \SDRAM_controller|Selector166~0_combout  = (\SDRAM_controller|data_out [2] & (((!\SDRAM_controller|data_out~0_combout  & \SDRAM_controller|data_hold [50])) # (!\SDRAM_controller|WideOr65~0_combout ))) # (!\SDRAM_controller|data_out [2] & 
// (((!\SDRAM_controller|data_out~0_combout  & \SDRAM_controller|data_hold [50]))))

	.dataa(\SDRAM_controller|data_out [2]),
	.datab(\SDRAM_controller|WideOr65~0_combout ),
	.datac(\SDRAM_controller|data_out~0_combout ),
	.datad(\SDRAM_controller|data_hold [50]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector166~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector166~0 .lut_mask = 16'h2F22;
defparam \SDRAM_controller|Selector166~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N10
cycloneive_lcell_comb \SDRAM_controller|data_hold[2]~27 (
// Equation(s):
// \SDRAM_controller|data_hold[2]~27_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [2]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [2]))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[2]~27 .lut_mask = 16'hFC30;
defparam \SDRAM_controller|data_hold[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N30
cycloneive_lcell_comb \SDRAM_controller|data_hold[2]~28 (
// Equation(s):
// \SDRAM_controller|data_hold[2]~28_combout  = (\SDRAM_controller|data_hold[0]~10_combout  & (\SDRAM_controller|data_hold[2]~27_combout )) # (!\SDRAM_controller|data_hold[0]~10_combout  & ((\SDRAM_controller|data_hold [2])))

	.dataa(\SDRAM_controller|data_hold[2]~27_combout ),
	.datab(\SDRAM_controller|data_hold[0]~10_combout ),
	.datac(\SDRAM_controller|data_hold [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[2]~28 .lut_mask = 16'hB8B8;
defparam \SDRAM_controller|data_hold[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N31
dffeas \SDRAM_controller|data_hold[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[2]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N0
cycloneive_lcell_comb \SDRAM_controller|data_hold[18]~25 (
// Equation(s):
// \SDRAM_controller|data_hold[18]~25_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [2]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [18]))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [18]),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[18]~25_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[18]~25 .lut_mask = 16'hFC30;
defparam \SDRAM_controller|data_hold[18]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N20
cycloneive_lcell_comb \SDRAM_controller|data_hold[18]~26 (
// Equation(s):
// \SDRAM_controller|data_hold[18]~26_combout  = (\SDRAM_controller|data_hold[16]~6_combout  & ((\SDRAM_controller|data_hold[18]~25_combout ))) # (!\SDRAM_controller|data_hold[16]~6_combout  & (\SDRAM_controller|data_hold [18]))

	.dataa(\SDRAM_controller|data_hold[16]~6_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|data_hold [18]),
	.datad(\SDRAM_controller|data_hold[18]~25_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[18]~26_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[18]~26 .lut_mask = 16'hFA50;
defparam \SDRAM_controller|data_hold[18]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N21
dffeas \SDRAM_controller|data_hold[18] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[18]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [18]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[18] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N28
cycloneive_lcell_comb \SDRAM_controller|Selector166~1 (
// Equation(s):
// \SDRAM_controller|Selector166~1_combout  = (\SDRAM_controller|data_hold [2] & (((!\SDRAM_controller|data_out~1_combout  & \SDRAM_controller|data_hold [18])) # (!\SDRAM_controller|data_out~2_combout ))) # (!\SDRAM_controller|data_hold [2] & 
// (!\SDRAM_controller|data_out~1_combout  & ((\SDRAM_controller|data_hold [18]))))

	.dataa(\SDRAM_controller|data_hold [2]),
	.datab(\SDRAM_controller|data_out~1_combout ),
	.datac(\SDRAM_controller|data_out~2_combout ),
	.datad(\SDRAM_controller|data_hold [18]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector166~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector166~1 .lut_mask = 16'h3B0A;
defparam \SDRAM_controller|Selector166~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N4
cycloneive_lcell_comb \SDRAM_controller|Selector166~2 (
// Equation(s):
// \SDRAM_controller|Selector166~2_combout  = (\SDRAM_controller|Selector166~0_combout ) # ((\SDRAM_controller|Selector166~1_combout ) # ((\SDRAM_controller|data_hold [34] & !\SDRAM_controller|data_out~3_combout )))

	.dataa(\SDRAM_controller|data_hold [34]),
	.datab(\SDRAM_controller|Selector166~0_combout ),
	.datac(\SDRAM_controller|data_out~3_combout ),
	.datad(\SDRAM_controller|Selector166~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector166~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector166~2 .lut_mask = 16'hFFCE;
defparam \SDRAM_controller|Selector166~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N5
dffeas \SDRAM_controller|data_out[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector166~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N6
cycloneive_lcell_comb \SDRAM_controller|data_hold[35]~37 (
// Equation(s):
// \SDRAM_controller|data_hold[35]~37_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [3])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [35])))

	.dataa(\PRG_inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(gnd),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [35]),
	.datad(\SDRAM_controller|state.S_READ~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[35]~37_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[35]~37 .lut_mask = 16'hAAF0;
defparam \SDRAM_controller|data_hold[35]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N30
cycloneive_lcell_comb \SDRAM_controller|data_hold[35]~38 (
// Equation(s):
// \SDRAM_controller|data_hold[35]~38_combout  = (\SDRAM_controller|data_hold[32]~13_combout  & (\SDRAM_controller|data_hold[35]~37_combout )) # (!\SDRAM_controller|data_hold[32]~13_combout  & ((\SDRAM_controller|data_hold [35])))

	.dataa(\SDRAM_controller|data_hold[35]~37_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|data_hold [35]),
	.datad(\SDRAM_controller|data_hold[32]~13_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[35]~38_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[35]~38 .lut_mask = 16'hAAF0;
defparam \SDRAM_controller|data_hold[35]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N31
dffeas \SDRAM_controller|data_hold[35] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[35]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [35]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[35] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N12
cycloneive_lcell_comb \SDRAM_controller|data_hold[51]~31 (
// Equation(s):
// \SDRAM_controller|data_hold[51]~31_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [3])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [51])))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [51]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[51]~31_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[51]~31 .lut_mask = 16'hF3C0;
defparam \SDRAM_controller|data_hold[51]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N22
cycloneive_lcell_comb \SDRAM_controller|data_hold[51]~32 (
// Equation(s):
// \SDRAM_controller|data_hold[51]~32_combout  = (\SDRAM_controller|data_hold[48]~3_combout  & (\SDRAM_controller|data_hold[51]~31_combout )) # (!\SDRAM_controller|data_hold[48]~3_combout  & ((\SDRAM_controller|data_hold [51])))

	.dataa(\SDRAM_controller|data_hold[51]~31_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|data_hold [51]),
	.datad(\SDRAM_controller|data_hold[48]~3_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[51]~32_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[51]~32 .lut_mask = 16'hAAF0;
defparam \SDRAM_controller|data_hold[51]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N23
dffeas \SDRAM_controller|data_hold[51] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[51]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [51]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[51] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N14
cycloneive_lcell_comb \SDRAM_controller|Selector165~0 (
// Equation(s):
// \SDRAM_controller|Selector165~0_combout  = (\SDRAM_controller|data_hold [51] & (((!\SDRAM_controller|WideOr65~0_combout  & \SDRAM_controller|data_out [3])) # (!\SDRAM_controller|data_out~0_combout ))) # (!\SDRAM_controller|data_hold [51] & 
// (((!\SDRAM_controller|WideOr65~0_combout  & \SDRAM_controller|data_out [3]))))

	.dataa(\SDRAM_controller|data_hold [51]),
	.datab(\SDRAM_controller|data_out~0_combout ),
	.datac(\SDRAM_controller|WideOr65~0_combout ),
	.datad(\SDRAM_controller|data_out [3]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector165~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector165~0 .lut_mask = 16'h2F22;
defparam \SDRAM_controller|Selector165~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N6
cycloneive_lcell_comb \SDRAM_controller|data_hold[19]~33 (
// Equation(s):
// \SDRAM_controller|data_hold[19]~33_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [3]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [19]))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [19]),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[19]~33_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[19]~33 .lut_mask = 16'hFC30;
defparam \SDRAM_controller|data_hold[19]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N12
cycloneive_lcell_comb \SDRAM_controller|data_hold[19]~34 (
// Equation(s):
// \SDRAM_controller|data_hold[19]~34_combout  = (\SDRAM_controller|data_hold[16]~6_combout  & ((\SDRAM_controller|data_hold[19]~33_combout ))) # (!\SDRAM_controller|data_hold[16]~6_combout  & (\SDRAM_controller|data_hold [19]))

	.dataa(\SDRAM_controller|data_hold[16]~6_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|data_hold [19]),
	.datad(\SDRAM_controller|data_hold[19]~33_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[19]~34_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[19]~34 .lut_mask = 16'hFA50;
defparam \SDRAM_controller|data_hold[19]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N13
dffeas \SDRAM_controller|data_hold[19] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[19]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [19]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[19] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N16
cycloneive_lcell_comb \SDRAM_controller|data_hold[3]~35 (
// Equation(s):
// \SDRAM_controller|data_hold[3]~35_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [3]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [3]))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[3]~35 .lut_mask = 16'hFC30;
defparam \SDRAM_controller|data_hold[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N24
cycloneive_lcell_comb \SDRAM_controller|data_hold[3]~36 (
// Equation(s):
// \SDRAM_controller|data_hold[3]~36_combout  = (\SDRAM_controller|data_hold[0]~10_combout  & ((\SDRAM_controller|data_hold[3]~35_combout ))) # (!\SDRAM_controller|data_hold[0]~10_combout  & (\SDRAM_controller|data_hold [3]))

	.dataa(gnd),
	.datab(\SDRAM_controller|data_hold[0]~10_combout ),
	.datac(\SDRAM_controller|data_hold [3]),
	.datad(\SDRAM_controller|data_hold[3]~35_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[3]~36 .lut_mask = 16'hFC30;
defparam \SDRAM_controller|data_hold[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N25
dffeas \SDRAM_controller|data_hold[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[3]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[3] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N26
cycloneive_lcell_comb \SDRAM_controller|Selector165~1 (
// Equation(s):
// \SDRAM_controller|Selector165~1_combout  = (\SDRAM_controller|data_hold [19] & (((!\SDRAM_controller|data_out~2_combout  & \SDRAM_controller|data_hold [3])) # (!\SDRAM_controller|data_out~1_combout ))) # (!\SDRAM_controller|data_hold [19] & 
// (((!\SDRAM_controller|data_out~2_combout  & \SDRAM_controller|data_hold [3]))))

	.dataa(\SDRAM_controller|data_hold [19]),
	.datab(\SDRAM_controller|data_out~1_combout ),
	.datac(\SDRAM_controller|data_out~2_combout ),
	.datad(\SDRAM_controller|data_hold [3]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector165~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector165~1 .lut_mask = 16'h2F22;
defparam \SDRAM_controller|Selector165~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N20
cycloneive_lcell_comb \SDRAM_controller|Selector165~2 (
// Equation(s):
// \SDRAM_controller|Selector165~2_combout  = (\SDRAM_controller|Selector165~0_combout ) # ((\SDRAM_controller|Selector165~1_combout ) # ((\SDRAM_controller|data_hold [35] & !\SDRAM_controller|data_out~3_combout )))

	.dataa(\SDRAM_controller|data_hold [35]),
	.datab(\SDRAM_controller|Selector165~0_combout ),
	.datac(\SDRAM_controller|data_out~3_combout ),
	.datad(\SDRAM_controller|Selector165~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector165~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector165~2 .lut_mask = 16'hFFCE;
defparam \SDRAM_controller|Selector165~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N21
dffeas \SDRAM_controller|data_out[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector165~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[3] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y1_N0
cycloneive_ram_block \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\SDRAM_controller|address_hold [9],\SDRAM_controller|address_hold [8],\SDRAM_controller|address_hold [7],\SDRAM_controller|address_hold [6],\SDRAM_controller|address_hold [5],\SDRAM_controller|address_hold [4],\SDRAM_controller|address_hold [3],\SDRAM_controller|address_hold [2],
\SDRAM_controller|address_hold [1],\SDRAM_controller|address_hold [0],\SDRAM_controller|word_address [1],\SDRAM_controller|word_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRG_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "riptide_validation.mif";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_0bb1:auto_generated|ALTSYNCRAM";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF11200100086406406514CB1060032C419448008011000FFFFF0FFFFFC01C1E034CB4CB02000172DB80D31D31CB02000071C780D31D31C702000071C78630001D01C1E9C074C030C74CC131D0300C34C030C79300C31D0001CDCFFFFFFFFFC000003417C02DC3001C7071C84C01F13027C4C01F05C5C03CC040B80D31D31DB00807001DE034C74C7480D32D32C0080001EDB027C6C01F172034C;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h74C7700730201C0077CB04711C03CC0010807001DC79011C056446545C18114171C3047CC4788478C474DC1D31C21C31C371D31F221C15DA28A281E0B1C71F07FFFFFFFFFFFFFFFFFFFFFDE5410000000B708000000C386B820C0EA87AA02400E328E283832C2A00E08303175C75C71C5D71C7171F317171E352251CF071C72FFC8002C0008002E000AC04000C000000CE1C3DFE7A1C000001144001C23C308F014DCD4DCC41001F48F0030C00C30C7D077D07310C1C71C71C7000000CCF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA4187CB026C8CC88E222222D1393BC4776666666666C02CB0000;
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N20
cycloneive_lcell_comb \SDRAM_controller|data_hold[52]~39 (
// Equation(s):
// \SDRAM_controller|data_hold[52]~39_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [4]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [52]))

	.dataa(gnd),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [52]),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [4]),
	.datad(\SDRAM_controller|state.S_READ~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[52]~39_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[52]~39 .lut_mask = 16'hF0CC;
defparam \SDRAM_controller|data_hold[52]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N6
cycloneive_lcell_comb \SDRAM_controller|data_hold[52]~40 (
// Equation(s):
// \SDRAM_controller|data_hold[52]~40_combout  = (\SDRAM_controller|data_hold[48]~3_combout  & (\SDRAM_controller|data_hold[52]~39_combout )) # (!\SDRAM_controller|data_hold[48]~3_combout  & ((\SDRAM_controller|data_hold [52])))

	.dataa(gnd),
	.datab(\SDRAM_controller|data_hold[52]~39_combout ),
	.datac(\SDRAM_controller|data_hold [52]),
	.datad(\SDRAM_controller|data_hold[48]~3_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[52]~40_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[52]~40 .lut_mask = 16'hCCF0;
defparam \SDRAM_controller|data_hold[52]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N7
dffeas \SDRAM_controller|data_hold[52] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[52]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [52]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[52] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N12
cycloneive_lcell_comb \SDRAM_controller|Selector164~0 (
// Equation(s):
// \SDRAM_controller|Selector164~0_combout  = (\SDRAM_controller|data_hold [52] & (((\SDRAM_controller|data_out [4] & !\SDRAM_controller|WideOr65~0_combout )) # (!\SDRAM_controller|data_out~0_combout ))) # (!\SDRAM_controller|data_hold [52] & 
// (\SDRAM_controller|data_out [4] & ((!\SDRAM_controller|WideOr65~0_combout ))))

	.dataa(\SDRAM_controller|data_hold [52]),
	.datab(\SDRAM_controller|data_out [4]),
	.datac(\SDRAM_controller|data_out~0_combout ),
	.datad(\SDRAM_controller|WideOr65~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector164~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector164~0 .lut_mask = 16'h0ACE;
defparam \SDRAM_controller|Selector164~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N0
cycloneive_lcell_comb \SDRAM_controller|data_hold[36]~45 (
// Equation(s):
// \SDRAM_controller|data_hold[36]~45_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [4])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [36])))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [4]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [36]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[36]~45_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[36]~45 .lut_mask = 16'hF5A0;
defparam \SDRAM_controller|data_hold[36]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N14
cycloneive_lcell_comb \SDRAM_controller|data_hold[36]~46 (
// Equation(s):
// \SDRAM_controller|data_hold[36]~46_combout  = (\SDRAM_controller|data_hold[32]~13_combout  & (\SDRAM_controller|data_hold[36]~45_combout )) # (!\SDRAM_controller|data_hold[32]~13_combout  & ((\SDRAM_controller|data_hold [36])))

	.dataa(gnd),
	.datab(\SDRAM_controller|data_hold[36]~45_combout ),
	.datac(\SDRAM_controller|data_hold [36]),
	.datad(\SDRAM_controller|data_hold[32]~13_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[36]~46_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[36]~46 .lut_mask = 16'hCCF0;
defparam \SDRAM_controller|data_hold[36]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N15
dffeas \SDRAM_controller|data_hold[36] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[36]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [36]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[36] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N30
cycloneive_lcell_comb \SDRAM_controller|data_hold[20]~41 (
// Equation(s):
// \SDRAM_controller|data_hold[20]~41_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [4])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [20])))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(\PRG_inst|altsyncram_component|auto_generated|q_a [4]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[20]~41_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[20]~41 .lut_mask = 16'hD8D8;
defparam \SDRAM_controller|data_hold[20]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N14
cycloneive_lcell_comb \SDRAM_controller|data_hold[20]~42 (
// Equation(s):
// \SDRAM_controller|data_hold[20]~42_combout  = (\SDRAM_controller|data_hold[16]~6_combout  & (\SDRAM_controller|data_hold[20]~41_combout )) # (!\SDRAM_controller|data_hold[16]~6_combout  & ((\SDRAM_controller|data_hold [20])))

	.dataa(\SDRAM_controller|data_hold[20]~41_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|data_hold [20]),
	.datad(\SDRAM_controller|data_hold[16]~6_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[20]~42_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[20]~42 .lut_mask = 16'hAAF0;
defparam \SDRAM_controller|data_hold[20]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N15
dffeas \SDRAM_controller|data_hold[20] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[20]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [20]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[20] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N12
cycloneive_lcell_comb \SDRAM_controller|data_hold[4]~43 (
// Equation(s):
// \SDRAM_controller|data_hold[4]~43_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [4])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [4]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[4]~43_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[4]~43 .lut_mask = 16'hF5A0;
defparam \SDRAM_controller|data_hold[4]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N28
cycloneive_lcell_comb \SDRAM_controller|data_hold[4]~44 (
// Equation(s):
// \SDRAM_controller|data_hold[4]~44_combout  = (\SDRAM_controller|data_hold[0]~10_combout  & ((\SDRAM_controller|data_hold[4]~43_combout ))) # (!\SDRAM_controller|data_hold[0]~10_combout  & (\SDRAM_controller|data_hold [4]))

	.dataa(\SDRAM_controller|data_hold[0]~10_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|data_hold [4]),
	.datad(\SDRAM_controller|data_hold[4]~43_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[4]~44 .lut_mask = 16'hFA50;
defparam \SDRAM_controller|data_hold[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N29
dffeas \SDRAM_controller|data_hold[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[4]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[4] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N26
cycloneive_lcell_comb \SDRAM_controller|Selector164~1 (
// Equation(s):
// \SDRAM_controller|Selector164~1_combout  = (\SDRAM_controller|data_out~1_combout  & (!\SDRAM_controller|data_out~2_combout  & ((\SDRAM_controller|data_hold [4])))) # (!\SDRAM_controller|data_out~1_combout  & ((\SDRAM_controller|data_hold [20]) # 
// ((!\SDRAM_controller|data_out~2_combout  & \SDRAM_controller|data_hold [4]))))

	.dataa(\SDRAM_controller|data_out~1_combout ),
	.datab(\SDRAM_controller|data_out~2_combout ),
	.datac(\SDRAM_controller|data_hold [20]),
	.datad(\SDRAM_controller|data_hold [4]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector164~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector164~1 .lut_mask = 16'h7350;
defparam \SDRAM_controller|Selector164~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N28
cycloneive_lcell_comb \SDRAM_controller|Selector164~2 (
// Equation(s):
// \SDRAM_controller|Selector164~2_combout  = (\SDRAM_controller|Selector164~0_combout ) # ((\SDRAM_controller|Selector164~1_combout ) # ((\SDRAM_controller|data_hold [36] & !\SDRAM_controller|data_out~3_combout )))

	.dataa(\SDRAM_controller|Selector164~0_combout ),
	.datab(\SDRAM_controller|data_hold [36]),
	.datac(\SDRAM_controller|data_out~3_combout ),
	.datad(\SDRAM_controller|Selector164~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector164~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector164~2 .lut_mask = 16'hFFAE;
defparam \SDRAM_controller|Selector164~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N29
dffeas \SDRAM_controller|data_out[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector164~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[4] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N6
cycloneive_lcell_comb \SDRAM_controller|data_hold[37]~53 (
// Equation(s):
// \SDRAM_controller|data_hold[37]~53_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [5])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [37])))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [5]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [37]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[37]~53_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[37]~53 .lut_mask = 16'hF5A0;
defparam \SDRAM_controller|data_hold[37]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N12
cycloneive_lcell_comb \SDRAM_controller|data_hold[37]~54 (
// Equation(s):
// \SDRAM_controller|data_hold[37]~54_combout  = (\SDRAM_controller|data_hold[32]~13_combout  & (\SDRAM_controller|data_hold[37]~53_combout )) # (!\SDRAM_controller|data_hold[32]~13_combout  & ((\SDRAM_controller|data_hold [37])))

	.dataa(\SDRAM_controller|data_hold[37]~53_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|data_hold [37]),
	.datad(\SDRAM_controller|data_hold[32]~13_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[37]~54_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[37]~54 .lut_mask = 16'hAAF0;
defparam \SDRAM_controller|data_hold[37]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y3_N13
dffeas \SDRAM_controller|data_hold[37] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[37]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [37]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[37] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N14
cycloneive_lcell_comb \SDRAM_controller|data_hold[21]~49 (
// Equation(s):
// \SDRAM_controller|data_hold[21]~49_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [5])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [5]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[21]~49_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[21]~49 .lut_mask = 16'hF5A0;
defparam \SDRAM_controller|data_hold[21]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N10
cycloneive_lcell_comb \SDRAM_controller|data_hold[21]~50 (
// Equation(s):
// \SDRAM_controller|data_hold[21]~50_combout  = (\SDRAM_controller|data_hold[16]~6_combout  & (\SDRAM_controller|data_hold[21]~49_combout )) # (!\SDRAM_controller|data_hold[16]~6_combout  & ((\SDRAM_controller|data_hold [21])))

	.dataa(gnd),
	.datab(\SDRAM_controller|data_hold[21]~49_combout ),
	.datac(\SDRAM_controller|data_hold [21]),
	.datad(\SDRAM_controller|data_hold[16]~6_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[21]~50_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[21]~50 .lut_mask = 16'hCCF0;
defparam \SDRAM_controller|data_hold[21]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N11
dffeas \SDRAM_controller|data_hold[21] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[21]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [21]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[21] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N18
cycloneive_lcell_comb \SDRAM_controller|data_hold[5]~51 (
// Equation(s):
// \SDRAM_controller|data_hold[5]~51_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [5]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [5]))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [5]),
	.datab(gnd),
	.datac(\SDRAM_controller|state.S_READ~q ),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[5]~51_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[5]~51 .lut_mask = 16'hFA0A;
defparam \SDRAM_controller|data_hold[5]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N24
cycloneive_lcell_comb \SDRAM_controller|data_hold[5]~52 (
// Equation(s):
// \SDRAM_controller|data_hold[5]~52_combout  = (\SDRAM_controller|data_hold[0]~10_combout  & ((\SDRAM_controller|data_hold[5]~51_combout ))) # (!\SDRAM_controller|data_hold[0]~10_combout  & (\SDRAM_controller|data_hold [5]))

	.dataa(gnd),
	.datab(\SDRAM_controller|data_hold[0]~10_combout ),
	.datac(\SDRAM_controller|data_hold [5]),
	.datad(\SDRAM_controller|data_hold[5]~51_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[5]~52_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[5]~52 .lut_mask = 16'hFC30;
defparam \SDRAM_controller|data_hold[5]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N25
dffeas \SDRAM_controller|data_hold[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[5]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[5] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N30
cycloneive_lcell_comb \SDRAM_controller|Selector163~1 (
// Equation(s):
// \SDRAM_controller|Selector163~1_combout  = (\SDRAM_controller|data_hold [21] & (((!\SDRAM_controller|data_out~2_combout  & \SDRAM_controller|data_hold [5])) # (!\SDRAM_controller|data_out~1_combout ))) # (!\SDRAM_controller|data_hold [21] & 
// (!\SDRAM_controller|data_out~2_combout  & (\SDRAM_controller|data_hold [5])))

	.dataa(\SDRAM_controller|data_hold [21]),
	.datab(\SDRAM_controller|data_out~2_combout ),
	.datac(\SDRAM_controller|data_hold [5]),
	.datad(\SDRAM_controller|data_out~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector163~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector163~1 .lut_mask = 16'h30BA;
defparam \SDRAM_controller|Selector163~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N30
cycloneive_lcell_comb \SDRAM_controller|data_hold[53]~47 (
// Equation(s):
// \SDRAM_controller|data_hold[53]~47_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [5])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [53])))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [5]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [53]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[53]~47_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[53]~47 .lut_mask = 16'hF5A0;
defparam \SDRAM_controller|data_hold[53]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N10
cycloneive_lcell_comb \SDRAM_controller|data_hold[53]~48 (
// Equation(s):
// \SDRAM_controller|data_hold[53]~48_combout  = (\SDRAM_controller|data_hold[48]~3_combout  & (\SDRAM_controller|data_hold[53]~47_combout )) # (!\SDRAM_controller|data_hold[48]~3_combout  & ((\SDRAM_controller|data_hold [53])))

	.dataa(\SDRAM_controller|data_hold[53]~47_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|data_hold [53]),
	.datad(\SDRAM_controller|data_hold[48]~3_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[53]~48_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[53]~48 .lut_mask = 16'hAAF0;
defparam \SDRAM_controller|data_hold[53]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N11
dffeas \SDRAM_controller|data_hold[53] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[53]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [53]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[53] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N6
cycloneive_lcell_comb \SDRAM_controller|Selector163~0 (
// Equation(s):
// \SDRAM_controller|Selector163~0_combout  = (\SDRAM_controller|WideOr65~0_combout  & (\SDRAM_controller|data_hold [53] & (!\SDRAM_controller|data_out~0_combout ))) # (!\SDRAM_controller|WideOr65~0_combout  & ((\SDRAM_controller|data_out [5]) # 
// ((\SDRAM_controller|data_hold [53] & !\SDRAM_controller|data_out~0_combout ))))

	.dataa(\SDRAM_controller|WideOr65~0_combout ),
	.datab(\SDRAM_controller|data_hold [53]),
	.datac(\SDRAM_controller|data_out~0_combout ),
	.datad(\SDRAM_controller|data_out [5]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector163~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector163~0 .lut_mask = 16'h5D0C;
defparam \SDRAM_controller|Selector163~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N8
cycloneive_lcell_comb \SDRAM_controller|Selector163~2 (
// Equation(s):
// \SDRAM_controller|Selector163~2_combout  = (\SDRAM_controller|Selector163~1_combout ) # ((\SDRAM_controller|Selector163~0_combout ) # ((\SDRAM_controller|data_hold [37] & !\SDRAM_controller|data_out~3_combout )))

	.dataa(\SDRAM_controller|data_hold [37]),
	.datab(\SDRAM_controller|data_out~3_combout ),
	.datac(\SDRAM_controller|Selector163~1_combout ),
	.datad(\SDRAM_controller|Selector163~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector163~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector163~2 .lut_mask = 16'hFFF2;
defparam \SDRAM_controller|Selector163~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y3_N9
dffeas \SDRAM_controller|data_out[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector163~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[5] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y4_N0
cycloneive_ram_block \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\SDRAM_controller|address_hold [9],\SDRAM_controller|address_hold [8],\SDRAM_controller|address_hold [7],\SDRAM_controller|address_hold [6],\SDRAM_controller|address_hold [5],\SDRAM_controller|address_hold [4],\SDRAM_controller|address_hold [3],\SDRAM_controller|address_hold [2],
\SDRAM_controller|address_hold [1],\SDRAM_controller|address_hold [0],\SDRAM_controller|word_address [1],\SDRAM_controller|word_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRG_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "riptide_validation.mif";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_0bb1:auto_generated|ALTSYNCRAM";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF154551155145545545540055455001551540551550555000000FFFFFC81C0D030C70C703010071C740C31C31C703010071C740C31C31C703010071C74530001E21C0D1C0388030C7888031E3200C388030C72200C31C0001CDCFFFFFFFFFC000033007C00DC0C01C7C71C40F00E03C0380F04E01C1C03CC0A8740C31C31C700C07401DD030C70C7040C31C31C00C0401DC7C0381F04E071030C;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h70C7300370301D0077CF30701C03CC0FC0C07401DC78C00C003840385C0E10E171E300344034403440345C0D10D10D10D171D31D301C01C0000001C0F0C71C03FFFFFFFFFFFFFFFFFFFFFD00CC0C00000370800000030B23C00C0C0090028000C300F303C3060D00F00303071C71C71C1C71C7071C307071C303401CF071C70FFCC0004000C0007003040C000F00C80C8E080CCC300C020002280000E03C380F104CCC4CCC41000F40F0030C00C30C3C033C0302201C70C30C3000000CCF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF940430F003C44444D111111D03C3F04111111111111C03CF0000;
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N28
cycloneive_lcell_comb \SDRAM_controller|data_hold[38]~61 (
// Equation(s):
// \SDRAM_controller|data_hold[38]~61_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [6])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [38])))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [38]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[38]~61_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[38]~61 .lut_mask = 16'hF3C0;
defparam \SDRAM_controller|data_hold[38]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N10
cycloneive_lcell_comb \SDRAM_controller|data_hold[38]~62 (
// Equation(s):
// \SDRAM_controller|data_hold[38]~62_combout  = (\SDRAM_controller|data_hold[32]~13_combout  & (\SDRAM_controller|data_hold[38]~61_combout )) # (!\SDRAM_controller|data_hold[32]~13_combout  & ((\SDRAM_controller|data_hold [38])))

	.dataa(gnd),
	.datab(\SDRAM_controller|data_hold[38]~61_combout ),
	.datac(\SDRAM_controller|data_hold [38]),
	.datad(\SDRAM_controller|data_hold[32]~13_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[38]~62_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[38]~62 .lut_mask = 16'hCCF0;
defparam \SDRAM_controller|data_hold[38]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y3_N11
dffeas \SDRAM_controller|data_hold[38] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[38]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [38]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[38] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N14
cycloneive_lcell_comb \SDRAM_controller|data_hold[22]~57 (
// Equation(s):
// \SDRAM_controller|data_hold[22]~57_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [6])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [22])))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[22]~57_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[22]~57 .lut_mask = 16'hF3C0;
defparam \SDRAM_controller|data_hold[22]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N22
cycloneive_lcell_comb \SDRAM_controller|data_hold[22]~58 (
// Equation(s):
// \SDRAM_controller|data_hold[22]~58_combout  = (\SDRAM_controller|data_hold[16]~6_combout  & (\SDRAM_controller|data_hold[22]~57_combout )) # (!\SDRAM_controller|data_hold[16]~6_combout  & ((\SDRAM_controller|data_hold [22])))

	.dataa(\SDRAM_controller|data_hold[22]~57_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|data_hold [22]),
	.datad(\SDRAM_controller|data_hold[16]~6_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[22]~58_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[22]~58 .lut_mask = 16'hAAF0;
defparam \SDRAM_controller|data_hold[22]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N23
dffeas \SDRAM_controller|data_hold[22] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[22]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [22]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[22] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N0
cycloneive_lcell_comb \SDRAM_controller|data_hold[6]~59 (
// Equation(s):
// \SDRAM_controller|data_hold[6]~59_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [6]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [6]))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(gnd),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[6]~59_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[6]~59 .lut_mask = 16'hFA50;
defparam \SDRAM_controller|data_hold[6]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N24
cycloneive_lcell_comb \SDRAM_controller|data_hold[6]~60 (
// Equation(s):
// \SDRAM_controller|data_hold[6]~60_combout  = (\SDRAM_controller|data_hold[0]~10_combout  & (\SDRAM_controller|data_hold[6]~59_combout )) # (!\SDRAM_controller|data_hold[0]~10_combout  & ((\SDRAM_controller|data_hold [6])))

	.dataa(gnd),
	.datab(\SDRAM_controller|data_hold[6]~59_combout ),
	.datac(\SDRAM_controller|data_hold [6]),
	.datad(\SDRAM_controller|data_hold[0]~10_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[6]~60_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[6]~60 .lut_mask = 16'hCCF0;
defparam \SDRAM_controller|data_hold[6]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N25
dffeas \SDRAM_controller|data_hold[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[6]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[6] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N28
cycloneive_lcell_comb \SDRAM_controller|Selector162~1 (
// Equation(s):
// \SDRAM_controller|Selector162~1_combout  = (\SDRAM_controller|data_hold [22] & (((\SDRAM_controller|data_hold [6] & !\SDRAM_controller|data_out~2_combout )) # (!\SDRAM_controller|data_out~1_combout ))) # (!\SDRAM_controller|data_hold [22] & 
// (\SDRAM_controller|data_hold [6] & (!\SDRAM_controller|data_out~2_combout )))

	.dataa(\SDRAM_controller|data_hold [22]),
	.datab(\SDRAM_controller|data_hold [6]),
	.datac(\SDRAM_controller|data_out~2_combout ),
	.datad(\SDRAM_controller|data_out~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector162~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector162~1 .lut_mask = 16'h0CAE;
defparam \SDRAM_controller|Selector162~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N20
cycloneive_lcell_comb \SDRAM_controller|data_hold[54]~55 (
// Equation(s):
// \SDRAM_controller|data_hold[54]~55_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [6])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [54])))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [54]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[54]~55_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[54]~55 .lut_mask = 16'hF3C0;
defparam \SDRAM_controller|data_hold[54]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N28
cycloneive_lcell_comb \SDRAM_controller|data_hold[54]~56 (
// Equation(s):
// \SDRAM_controller|data_hold[54]~56_combout  = (\SDRAM_controller|data_hold[48]~3_combout  & (\SDRAM_controller|data_hold[54]~55_combout )) # (!\SDRAM_controller|data_hold[48]~3_combout  & ((\SDRAM_controller|data_hold [54])))

	.dataa(gnd),
	.datab(\SDRAM_controller|data_hold[54]~55_combout ),
	.datac(\SDRAM_controller|data_hold [54]),
	.datad(\SDRAM_controller|data_hold[48]~3_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[54]~56_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[54]~56 .lut_mask = 16'hCCF0;
defparam \SDRAM_controller|data_hold[54]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y3_N29
dffeas \SDRAM_controller|data_hold[54] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[54]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [54]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[54] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N18
cycloneive_lcell_comb \SDRAM_controller|Selector162~0 (
// Equation(s):
// \SDRAM_controller|Selector162~0_combout  = (\SDRAM_controller|data_out~0_combout  & (((!\SDRAM_controller|WideOr65~0_combout  & \SDRAM_controller|data_out [6])))) # (!\SDRAM_controller|data_out~0_combout  & ((\SDRAM_controller|data_hold [54]) # 
// ((!\SDRAM_controller|WideOr65~0_combout  & \SDRAM_controller|data_out [6]))))

	.dataa(\SDRAM_controller|data_out~0_combout ),
	.datab(\SDRAM_controller|data_hold [54]),
	.datac(\SDRAM_controller|WideOr65~0_combout ),
	.datad(\SDRAM_controller|data_out [6]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector162~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector162~0 .lut_mask = 16'h4F44;
defparam \SDRAM_controller|Selector162~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N24
cycloneive_lcell_comb \SDRAM_controller|Selector162~2 (
// Equation(s):
// \SDRAM_controller|Selector162~2_combout  = (\SDRAM_controller|Selector162~1_combout ) # ((\SDRAM_controller|Selector162~0_combout ) # ((\SDRAM_controller|data_hold [38] & !\SDRAM_controller|data_out~3_combout )))

	.dataa(\SDRAM_controller|data_hold [38]),
	.datab(\SDRAM_controller|data_out~3_combout ),
	.datac(\SDRAM_controller|Selector162~1_combout ),
	.datad(\SDRAM_controller|Selector162~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector162~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector162~2 .lut_mask = 16'hFFF2;
defparam \SDRAM_controller|Selector162~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y3_N25
dffeas \SDRAM_controller|data_out[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector162~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[6] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N18
cycloneive_lcell_comb \SDRAM_controller|data_hold[55]~63 (
// Equation(s):
// \SDRAM_controller|data_hold[55]~63_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [7])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [55])))

	.dataa(gnd),
	.datab(\PRG_inst|altsyncram_component|auto_generated|q_a [7]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [55]),
	.datad(\SDRAM_controller|state.S_READ~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[55]~63_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[55]~63 .lut_mask = 16'hCCF0;
defparam \SDRAM_controller|data_hold[55]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N24
cycloneive_lcell_comb \SDRAM_controller|data_hold[55]~64 (
// Equation(s):
// \SDRAM_controller|data_hold[55]~64_combout  = (\SDRAM_controller|data_hold[48]~3_combout  & (\SDRAM_controller|data_hold[55]~63_combout )) # (!\SDRAM_controller|data_hold[48]~3_combout  & ((\SDRAM_controller|data_hold [55])))

	.dataa(gnd),
	.datab(\SDRAM_controller|data_hold[55]~63_combout ),
	.datac(\SDRAM_controller|data_hold [55]),
	.datad(\SDRAM_controller|data_hold[48]~3_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[55]~64_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[55]~64 .lut_mask = 16'hCCF0;
defparam \SDRAM_controller|data_hold[55]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N25
dffeas \SDRAM_controller|data_hold[55] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[55]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [55]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[55] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N10
cycloneive_lcell_comb \SDRAM_controller|Selector161~0 (
// Equation(s):
// \SDRAM_controller|Selector161~0_combout  = (\SDRAM_controller|data_out [7] & (((\SDRAM_controller|data_hold [55] & !\SDRAM_controller|data_out~0_combout )) # (!\SDRAM_controller|WideOr65~0_combout ))) # (!\SDRAM_controller|data_out [7] & 
// (\SDRAM_controller|data_hold [55] & (!\SDRAM_controller|data_out~0_combout )))

	.dataa(\SDRAM_controller|data_out [7]),
	.datab(\SDRAM_controller|data_hold [55]),
	.datac(\SDRAM_controller|data_out~0_combout ),
	.datad(\SDRAM_controller|WideOr65~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector161~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector161~0 .lut_mask = 16'h0CAE;
defparam \SDRAM_controller|Selector161~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N2
cycloneive_lcell_comb \SDRAM_controller|data_hold[39]~69 (
// Equation(s):
// \SDRAM_controller|data_hold[39]~69_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [7])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [39])))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(\PRG_inst|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [39]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[39]~69_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[39]~69 .lut_mask = 16'hDD88;
defparam \SDRAM_controller|data_hold[39]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N4
cycloneive_lcell_comb \SDRAM_controller|data_hold[39]~70 (
// Equation(s):
// \SDRAM_controller|data_hold[39]~70_combout  = (\SDRAM_controller|data_hold[32]~13_combout  & (\SDRAM_controller|data_hold[39]~69_combout )) # (!\SDRAM_controller|data_hold[32]~13_combout  & ((\SDRAM_controller|data_hold [39])))

	.dataa(gnd),
	.datab(\SDRAM_controller|data_hold[39]~69_combout ),
	.datac(\SDRAM_controller|data_hold [39]),
	.datad(\SDRAM_controller|data_hold[32]~13_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[39]~70_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[39]~70 .lut_mask = 16'hCCF0;
defparam \SDRAM_controller|data_hold[39]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N5
dffeas \SDRAM_controller|data_hold[39] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[39]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [39]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[39] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N10
cycloneive_lcell_comb \SDRAM_controller|data_hold[7]~67 (
// Equation(s):
// \SDRAM_controller|data_hold[7]~67_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [7])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\PRG_inst|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\SDRAM_controller|state.S_READ~q ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[7]~67_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[7]~67 .lut_mask = 16'hAFA0;
defparam \SDRAM_controller|data_hold[7]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N8
cycloneive_lcell_comb \SDRAM_controller|data_hold[7]~68 (
// Equation(s):
// \SDRAM_controller|data_hold[7]~68_combout  = (\SDRAM_controller|data_hold[0]~10_combout  & ((\SDRAM_controller|data_hold[7]~67_combout ))) # (!\SDRAM_controller|data_hold[0]~10_combout  & (\SDRAM_controller|data_hold [7]))

	.dataa(\SDRAM_controller|data_hold[0]~10_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|data_hold [7]),
	.datad(\SDRAM_controller|data_hold[7]~67_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[7]~68_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[7]~68 .lut_mask = 16'hFA50;
defparam \SDRAM_controller|data_hold[7]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N9
dffeas \SDRAM_controller|data_hold[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[7]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[7] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N22
cycloneive_lcell_comb \SDRAM_controller|data_hold[23]~65 (
// Equation(s):
// \SDRAM_controller|data_hold[23]~65_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [7])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\PRG_inst|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\SDRAM_controller|state.S_READ~q ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[23]~65_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[23]~65 .lut_mask = 16'hAFA0;
defparam \SDRAM_controller|data_hold[23]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N18
cycloneive_lcell_comb \SDRAM_controller|data_hold[23]~66 (
// Equation(s):
// \SDRAM_controller|data_hold[23]~66_combout  = (\SDRAM_controller|data_hold[16]~6_combout  & (\SDRAM_controller|data_hold[23]~65_combout )) # (!\SDRAM_controller|data_hold[16]~6_combout  & ((\SDRAM_controller|data_hold [23])))

	.dataa(\SDRAM_controller|data_hold[23]~65_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|data_hold [23]),
	.datad(\SDRAM_controller|data_hold[16]~6_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[23]~66_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[23]~66 .lut_mask = 16'hAAF0;
defparam \SDRAM_controller|data_hold[23]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N19
dffeas \SDRAM_controller|data_hold[23] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[23]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [23]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[23] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N4
cycloneive_lcell_comb \SDRAM_controller|Selector161~1 (
// Equation(s):
// \SDRAM_controller|Selector161~1_combout  = (\SDRAM_controller|data_out~1_combout  & (\SDRAM_controller|data_hold [7] & (!\SDRAM_controller|data_out~2_combout ))) # (!\SDRAM_controller|data_out~1_combout  & ((\SDRAM_controller|data_hold [23]) # 
// ((\SDRAM_controller|data_hold [7] & !\SDRAM_controller|data_out~2_combout ))))

	.dataa(\SDRAM_controller|data_out~1_combout ),
	.datab(\SDRAM_controller|data_hold [7]),
	.datac(\SDRAM_controller|data_out~2_combout ),
	.datad(\SDRAM_controller|data_hold [23]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector161~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector161~1 .lut_mask = 16'h5D0C;
defparam \SDRAM_controller|Selector161~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N22
cycloneive_lcell_comb \SDRAM_controller|Selector161~2 (
// Equation(s):
// \SDRAM_controller|Selector161~2_combout  = (\SDRAM_controller|Selector161~0_combout ) # ((\SDRAM_controller|Selector161~1_combout ) # ((\SDRAM_controller|data_hold [39] & !\SDRAM_controller|data_out~3_combout )))

	.dataa(\SDRAM_controller|Selector161~0_combout ),
	.datab(\SDRAM_controller|data_hold [39]),
	.datac(\SDRAM_controller|data_out~3_combout ),
	.datad(\SDRAM_controller|Selector161~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector161~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector161~2 .lut_mask = 16'hFFAE;
defparam \SDRAM_controller|Selector161~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N23
dffeas \SDRAM_controller|data_out[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector161~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[7] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y2_N0
cycloneive_ram_block \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\SDRAM_controller|address_hold [9],\SDRAM_controller|address_hold [8],\SDRAM_controller|address_hold [7],\SDRAM_controller|address_hold [6],\SDRAM_controller|address_hold [5],\SDRAM_controller|address_hold [4],\SDRAM_controller|address_hold [3],\SDRAM_controller|address_hold [2],
\SDRAM_controller|address_hold [1],\SDRAM_controller|address_hold [0],\SDRAM_controller|word_address [1],\SDRAM_controller|word_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRG_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "riptide_validation.mif";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_0bb1:auto_generated|ALTSYNCRAM";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF7FFFFFFDFFFFFFF7FFFFFD55555555DFFFFFFC3F3F0F3CF3CF1B078463CFC3CF3CF3CF1B078463CFC3CF3CF3CF1B078463CF1088419B33F3C3CCFCC0F3CFCCC0F3F3303CFCC0F3CF7303CF3D0E07C3FFFFFFFFFFF1A162858F211BD0C63CF0F3FC3F07F0FC1FC3F07F33E3DAA95500FC3CF3CF3EF06C0FE13DB0F3CF3CF7C3CF3CF3C06C0E11BCFC1FC3F07F0F30F3C;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hF3CF40CF01B03F84F60040F83DAA955D56C0FE13D8F0C13FF00130013FC04C04F3C4F0013001300130013FC04C04C04C04F3C43C4D3F37F45565D3F0F3CF3F0FFFFFFFFFFFFFFFFFFFFFFEAA3F4C858846F7E16005030FE4C13CBC6F41BD3183CF43F14F6FF0F063F04F2FDF7CF7CF3F7DF3CFDF3D4DFDF3D494AA3CFCF3CF7FFFC1432163C1430C6E91B033115A1277A326D7C4FC3F711C4DA5D89DEA3F35CFF03C3C3C3FEB548FF8F24F3D890F3F3C0F3C0FF33C3CF3CF3CF000000CCF64E4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD550F0FE43CCCCCC3333333C40C0FCC3FB73B73FB73FD3CFFFCC;
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N30
cycloneive_lcell_comb \SDRAM_controller|data_hold[40]~77 (
// Equation(s):
// \SDRAM_controller|data_hold[40]~77_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [8])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [40])))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(\PRG_inst|altsyncram_component|auto_generated|q_a [8]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [40]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[40]~77_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[40]~77 .lut_mask = 16'hD8D8;
defparam \SDRAM_controller|data_hold[40]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N30
cycloneive_lcell_comb \SDRAM_controller|data_hold[40]~78 (
// Equation(s):
// \SDRAM_controller|data_hold[40]~78_combout  = (\SDRAM_controller|data_hold[32]~13_combout  & (\SDRAM_controller|data_hold[40]~77_combout )) # (!\SDRAM_controller|data_hold[32]~13_combout  & ((\SDRAM_controller|data_hold [40])))

	.dataa(\SDRAM_controller|data_hold[40]~77_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|data_hold [40]),
	.datad(\SDRAM_controller|data_hold[32]~13_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[40]~78_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[40]~78 .lut_mask = 16'hAAF0;
defparam \SDRAM_controller|data_hold[40]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N31
dffeas \SDRAM_controller|data_hold[40] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[40]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [40]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[40] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N20
cycloneive_lcell_comb \SDRAM_controller|data_hold[56]~71 (
// Equation(s):
// \SDRAM_controller|data_hold[56]~71_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [8]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [56]))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(gnd),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [56]),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[56]~71_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[56]~71 .lut_mask = 16'hFA50;
defparam \SDRAM_controller|data_hold[56]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N26
cycloneive_lcell_comb \SDRAM_controller|data_hold[56]~72 (
// Equation(s):
// \SDRAM_controller|data_hold[56]~72_combout  = (\SDRAM_controller|data_hold[48]~3_combout  & (\SDRAM_controller|data_hold[56]~71_combout )) # (!\SDRAM_controller|data_hold[48]~3_combout  & ((\SDRAM_controller|data_hold [56])))

	.dataa(\SDRAM_controller|data_hold[56]~71_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|data_hold [56]),
	.datad(\SDRAM_controller|data_hold[48]~3_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[56]~72_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[56]~72 .lut_mask = 16'hAAF0;
defparam \SDRAM_controller|data_hold[56]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N27
dffeas \SDRAM_controller|data_hold[56] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[56]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [56]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[56] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N8
cycloneive_lcell_comb \SDRAM_controller|Selector160~0 (
// Equation(s):
// \SDRAM_controller|Selector160~0_combout  = (\SDRAM_controller|data_hold [56] & (((\SDRAM_controller|data_out [8] & !\SDRAM_controller|WideOr65~0_combout )) # (!\SDRAM_controller|data_out~0_combout ))) # (!\SDRAM_controller|data_hold [56] & 
// (\SDRAM_controller|data_out [8] & ((!\SDRAM_controller|WideOr65~0_combout ))))

	.dataa(\SDRAM_controller|data_hold [56]),
	.datab(\SDRAM_controller|data_out [8]),
	.datac(\SDRAM_controller|data_out~0_combout ),
	.datad(\SDRAM_controller|WideOr65~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector160~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector160~0 .lut_mask = 16'h0ACE;
defparam \SDRAM_controller|Selector160~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N26
cycloneive_lcell_comb \SDRAM_controller|data_hold[24]~73 (
// Equation(s):
// \SDRAM_controller|data_hold[24]~73_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [8]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [24]))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(gnd),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [24]),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[24]~73_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[24]~73 .lut_mask = 16'hFA50;
defparam \SDRAM_controller|data_hold[24]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N22
cycloneive_lcell_comb \SDRAM_controller|data_hold[24]~74 (
// Equation(s):
// \SDRAM_controller|data_hold[24]~74_combout  = (\SDRAM_controller|data_hold[16]~6_combout  & ((\SDRAM_controller|data_hold[24]~73_combout ))) # (!\SDRAM_controller|data_hold[16]~6_combout  & (\SDRAM_controller|data_hold [24]))

	.dataa(\SDRAM_controller|data_hold[16]~6_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|data_hold [24]),
	.datad(\SDRAM_controller|data_hold[24]~73_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[24]~74_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[24]~74 .lut_mask = 16'hFA50;
defparam \SDRAM_controller|data_hold[24]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N23
dffeas \SDRAM_controller|data_hold[24] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[24]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [24]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[24] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N6
cycloneive_lcell_comb \SDRAM_controller|data_hold[8]~75 (
// Equation(s):
// \SDRAM_controller|data_hold[8]~75_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [8]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(gnd),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [8]),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[8]~75_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[8]~75 .lut_mask = 16'hFA50;
defparam \SDRAM_controller|data_hold[8]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N22
cycloneive_lcell_comb \SDRAM_controller|data_hold[8]~76 (
// Equation(s):
// \SDRAM_controller|data_hold[8]~76_combout  = (\SDRAM_controller|data_hold[0]~10_combout  & ((\SDRAM_controller|data_hold[8]~75_combout ))) # (!\SDRAM_controller|data_hold[0]~10_combout  & (\SDRAM_controller|data_hold [8]))

	.dataa(gnd),
	.datab(\SDRAM_controller|data_hold[0]~10_combout ),
	.datac(\SDRAM_controller|data_hold [8]),
	.datad(\SDRAM_controller|data_hold[8]~75_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[8]~76_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[8]~76 .lut_mask = 16'hFC30;
defparam \SDRAM_controller|data_hold[8]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N23
dffeas \SDRAM_controller|data_hold[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[8]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[8] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N8
cycloneive_lcell_comb \SDRAM_controller|Selector160~1 (
// Equation(s):
// \SDRAM_controller|Selector160~1_combout  = (\SDRAM_controller|data_hold [24] & (((!\SDRAM_controller|data_out~2_combout  & \SDRAM_controller|data_hold [8])) # (!\SDRAM_controller|data_out~1_combout ))) # (!\SDRAM_controller|data_hold [24] & 
// (((!\SDRAM_controller|data_out~2_combout  & \SDRAM_controller|data_hold [8]))))

	.dataa(\SDRAM_controller|data_hold [24]),
	.datab(\SDRAM_controller|data_out~1_combout ),
	.datac(\SDRAM_controller|data_out~2_combout ),
	.datad(\SDRAM_controller|data_hold [8]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector160~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector160~1 .lut_mask = 16'h2F22;
defparam \SDRAM_controller|Selector160~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N16
cycloneive_lcell_comb \SDRAM_controller|Selector160~2 (
// Equation(s):
// \SDRAM_controller|Selector160~2_combout  = (\SDRAM_controller|Selector160~0_combout ) # ((\SDRAM_controller|Selector160~1_combout ) # ((\SDRAM_controller|data_hold [40] & !\SDRAM_controller|data_out~3_combout )))

	.dataa(\SDRAM_controller|data_hold [40]),
	.datab(\SDRAM_controller|Selector160~0_combout ),
	.datac(\SDRAM_controller|data_out~3_combout ),
	.datad(\SDRAM_controller|Selector160~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector160~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector160~2 .lut_mask = 16'hFFCE;
defparam \SDRAM_controller|Selector160~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N17
dffeas \SDRAM_controller|data_out[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector160~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[8] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N20
cycloneive_lcell_comb \SDRAM_controller|data_hold[57]~79 (
// Equation(s):
// \SDRAM_controller|data_hold[57]~79_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [9])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [57])))

	.dataa(gnd),
	.datab(\PRG_inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [57]),
	.datad(\SDRAM_controller|state.S_READ~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[57]~79_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[57]~79 .lut_mask = 16'hCCF0;
defparam \SDRAM_controller|data_hold[57]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N16
cycloneive_lcell_comb \SDRAM_controller|data_hold[57]~80 (
// Equation(s):
// \SDRAM_controller|data_hold[57]~80_combout  = (\SDRAM_controller|data_hold[48]~3_combout  & ((\SDRAM_controller|data_hold[57]~79_combout ))) # (!\SDRAM_controller|data_hold[48]~3_combout  & (\SDRAM_controller|data_hold [57]))

	.dataa(gnd),
	.datab(\SDRAM_controller|data_hold[48]~3_combout ),
	.datac(\SDRAM_controller|data_hold [57]),
	.datad(\SDRAM_controller|data_hold[57]~79_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[57]~80_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[57]~80 .lut_mask = 16'hFC30;
defparam \SDRAM_controller|data_hold[57]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y3_N17
dffeas \SDRAM_controller|data_hold[57] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[57]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [57]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[57] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N26
cycloneive_lcell_comb \SDRAM_controller|Selector159~0 (
// Equation(s):
// \SDRAM_controller|Selector159~0_combout  = (\SDRAM_controller|WideOr65~0_combout  & (((!\SDRAM_controller|data_out~0_combout  & \SDRAM_controller|data_hold [57])))) # (!\SDRAM_controller|WideOr65~0_combout  & ((\SDRAM_controller|data_out [9]) # 
// ((!\SDRAM_controller|data_out~0_combout  & \SDRAM_controller|data_hold [57]))))

	.dataa(\SDRAM_controller|WideOr65~0_combout ),
	.datab(\SDRAM_controller|data_out [9]),
	.datac(\SDRAM_controller|data_out~0_combout ),
	.datad(\SDRAM_controller|data_hold [57]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector159~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector159~0 .lut_mask = 16'h4F44;
defparam \SDRAM_controller|Selector159~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N28
cycloneive_lcell_comb \SDRAM_controller|data_hold[41]~85 (
// Equation(s):
// \SDRAM_controller|data_hold[41]~85_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [9])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [41])))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [9]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [41]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[41]~85_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[41]~85 .lut_mask = 16'hF5A0;
defparam \SDRAM_controller|data_hold[41]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N4
cycloneive_lcell_comb \SDRAM_controller|data_hold[41]~86 (
// Equation(s):
// \SDRAM_controller|data_hold[41]~86_combout  = (\SDRAM_controller|data_hold[32]~13_combout  & ((\SDRAM_controller|data_hold[41]~85_combout ))) # (!\SDRAM_controller|data_hold[32]~13_combout  & (\SDRAM_controller|data_hold [41]))

	.dataa(gnd),
	.datab(\SDRAM_controller|data_hold[32]~13_combout ),
	.datac(\SDRAM_controller|data_hold [41]),
	.datad(\SDRAM_controller|data_hold[41]~85_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[41]~86_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[41]~86 .lut_mask = 16'hFC30;
defparam \SDRAM_controller|data_hold[41]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y3_N5
dffeas \SDRAM_controller|data_hold[41] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[41]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [41]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[41] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N24
cycloneive_lcell_comb \SDRAM_controller|data_hold[25]~81 (
// Equation(s):
// \SDRAM_controller|data_hold[25]~81_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [9])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [25])))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [9]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[25]~81_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[25]~81 .lut_mask = 16'hF5A0;
defparam \SDRAM_controller|data_hold[25]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N18
cycloneive_lcell_comb \SDRAM_controller|data_hold[25]~82 (
// Equation(s):
// \SDRAM_controller|data_hold[25]~82_combout  = (\SDRAM_controller|data_hold[16]~6_combout  & ((\SDRAM_controller|data_hold[25]~81_combout ))) # (!\SDRAM_controller|data_hold[16]~6_combout  & (\SDRAM_controller|data_hold [25]))

	.dataa(\SDRAM_controller|data_hold[16]~6_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|data_hold [25]),
	.datad(\SDRAM_controller|data_hold[25]~81_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[25]~82_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[25]~82 .lut_mask = 16'hFA50;
defparam \SDRAM_controller|data_hold[25]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N19
dffeas \SDRAM_controller|data_hold[25] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [25]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[25] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N30
cycloneive_lcell_comb \SDRAM_controller|data_hold[9]~83 (
// Equation(s):
// \SDRAM_controller|data_hold[9]~83_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [9])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [9]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[9]~83_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[9]~83 .lut_mask = 16'hF5A0;
defparam \SDRAM_controller|data_hold[9]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N2
cycloneive_lcell_comb \SDRAM_controller|data_hold[9]~84 (
// Equation(s):
// \SDRAM_controller|data_hold[9]~84_combout  = (\SDRAM_controller|data_hold[0]~10_combout  & (\SDRAM_controller|data_hold[9]~83_combout )) # (!\SDRAM_controller|data_hold[0]~10_combout  & ((\SDRAM_controller|data_hold [9])))

	.dataa(\SDRAM_controller|data_hold[9]~83_combout ),
	.datab(\SDRAM_controller|data_hold[0]~10_combout ),
	.datac(\SDRAM_controller|data_hold [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[9]~84_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[9]~84 .lut_mask = 16'hB8B8;
defparam \SDRAM_controller|data_hold[9]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N3
dffeas \SDRAM_controller|data_hold[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[9]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[9] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N4
cycloneive_lcell_comb \SDRAM_controller|Selector159~1 (
// Equation(s):
// \SDRAM_controller|Selector159~1_combout  = (\SDRAM_controller|data_out~2_combout  & (\SDRAM_controller|data_hold [25] & (!\SDRAM_controller|data_out~1_combout ))) # (!\SDRAM_controller|data_out~2_combout  & ((\SDRAM_controller|data_hold [9]) # 
// ((\SDRAM_controller|data_hold [25] & !\SDRAM_controller|data_out~1_combout ))))

	.dataa(\SDRAM_controller|data_out~2_combout ),
	.datab(\SDRAM_controller|data_hold [25]),
	.datac(\SDRAM_controller|data_out~1_combout ),
	.datad(\SDRAM_controller|data_hold [9]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector159~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector159~1 .lut_mask = 16'h5D0C;
defparam \SDRAM_controller|Selector159~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N30
cycloneive_lcell_comb \SDRAM_controller|Selector159~2 (
// Equation(s):
// \SDRAM_controller|Selector159~2_combout  = (\SDRAM_controller|Selector159~0_combout ) # ((\SDRAM_controller|Selector159~1_combout ) # ((!\SDRAM_controller|data_out~3_combout  & \SDRAM_controller|data_hold [41])))

	.dataa(\SDRAM_controller|Selector159~0_combout ),
	.datab(\SDRAM_controller|data_out~3_combout ),
	.datac(\SDRAM_controller|data_hold [41]),
	.datad(\SDRAM_controller|Selector159~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector159~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector159~2 .lut_mask = 16'hFFBA;
defparam \SDRAM_controller|Selector159~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y3_N31
dffeas \SDRAM_controller|data_out[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector159~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[9] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y2_N0
cycloneive_ram_block \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\SDRAM_controller|address_hold [9],\SDRAM_controller|address_hold [8],\SDRAM_controller|address_hold [7],\SDRAM_controller|address_hold [6],\SDRAM_controller|address_hold [5],\SDRAM_controller|address_hold [4],\SDRAM_controller|address_hold [3],\SDRAM_controller|address_hold [2],
\SDRAM_controller|address_hold [1],\SDRAM_controller|address_hold [0],\SDRAM_controller|word_address [1],\SDRAM_controller|word_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRG_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "riptide_validation.mif";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_0bb1:auto_generated|ALTSYNCRAM";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000D000000000000034000000D0000003400000D55555555DFFFFFF4B7B52D36D36DA514689B6D4B4DB4DB6DA514689B6D4B4DB4DB6DA514689B6D20468A650B7B4F4ED446DB6D4446DB5111B6D446DB6D511B6DB42083637FFFFFFFFFFA5A90026D1AA76444B6D6DB74752751D49D4752753B5B6556AA42D4B4DB4DB4DA949D1AB652D36D36D34B4DB4DB629451AA75D49D4752752D12D36;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hD36D08ED4A52746AD9104AD6B6556AA00949D1AB66D54937F882388237E08E08DB48F88238823882388237E08E08E08E08DB48B48EB5034A28A28350DB6DB52DFFFFFFFFFFFFFFFFFFFFFD5570446A46A9D71A926540000549767403500D126B6D6B525D9DD0D09B525D9DED76D76DB7B5DB6DEDB58EDEDB581801B4DEDB6D8DFF19541A571954009D524204105511B75111EB4ADE3752148C00000ED4373A0DD03434343704165D00D96DB4002DB734AD348D1104B6DB6DB6D800000CCD9500FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1552D0DFC36EEEEE3BBBBBB400C0D44FBBBB77733337434DFFCC;
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N18
cycloneive_lcell_comb \SDRAM_controller|data_hold[58]~87 (
// Equation(s):
// \SDRAM_controller|data_hold[58]~87_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [10])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [58])))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [58]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[58]~87_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[58]~87 .lut_mask = 16'hF5A0;
defparam \SDRAM_controller|data_hold[58]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N0
cycloneive_lcell_comb \SDRAM_controller|data_hold[58]~88 (
// Equation(s):
// \SDRAM_controller|data_hold[58]~88_combout  = (\SDRAM_controller|data_hold[48]~3_combout  & ((\SDRAM_controller|data_hold[58]~87_combout ))) # (!\SDRAM_controller|data_hold[48]~3_combout  & (\SDRAM_controller|data_hold [58]))

	.dataa(gnd),
	.datab(\SDRAM_controller|data_hold[48]~3_combout ),
	.datac(\SDRAM_controller|data_hold [58]),
	.datad(\SDRAM_controller|data_hold[58]~87_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[58]~88_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[58]~88 .lut_mask = 16'hFC30;
defparam \SDRAM_controller|data_hold[58]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N1
dffeas \SDRAM_controller|data_hold[58] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[58]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [58]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[58] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N12
cycloneive_lcell_comb \SDRAM_controller|Selector158~0 (
// Equation(s):
// \SDRAM_controller|Selector158~0_combout  = (\SDRAM_controller|data_out [10] & (((\SDRAM_controller|data_hold [58] & !\SDRAM_controller|data_out~0_combout )) # (!\SDRAM_controller|WideOr65~0_combout ))) # (!\SDRAM_controller|data_out [10] & 
// (\SDRAM_controller|data_hold [58] & (!\SDRAM_controller|data_out~0_combout )))

	.dataa(\SDRAM_controller|data_out [10]),
	.datab(\SDRAM_controller|data_hold [58]),
	.datac(\SDRAM_controller|data_out~0_combout ),
	.datad(\SDRAM_controller|WideOr65~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector158~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector158~0 .lut_mask = 16'h0CAE;
defparam \SDRAM_controller|Selector158~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N4
cycloneive_lcell_comb \SDRAM_controller|data_hold[42]~93 (
// Equation(s):
// \SDRAM_controller|data_hold[42]~93_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [10]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [42]))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [42]),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(\SDRAM_controller|state.S_READ~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[42]~93_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[42]~93 .lut_mask = 16'hF0AA;
defparam \SDRAM_controller|data_hold[42]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N16
cycloneive_lcell_comb \SDRAM_controller|data_hold[42]~94 (
// Equation(s):
// \SDRAM_controller|data_hold[42]~94_combout  = (\SDRAM_controller|data_hold[32]~13_combout  & (\SDRAM_controller|data_hold[42]~93_combout )) # (!\SDRAM_controller|data_hold[32]~13_combout  & ((\SDRAM_controller|data_hold [42])))

	.dataa(gnd),
	.datab(\SDRAM_controller|data_hold[42]~93_combout ),
	.datac(\SDRAM_controller|data_hold [42]),
	.datad(\SDRAM_controller|data_hold[32]~13_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[42]~94_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[42]~94 .lut_mask = 16'hCCF0;
defparam \SDRAM_controller|data_hold[42]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N17
dffeas \SDRAM_controller|data_hold[42] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[42]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [42]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[42] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N14
cycloneive_lcell_comb \SDRAM_controller|data_hold[26]~89 (
// Equation(s):
// \SDRAM_controller|data_hold[26]~89_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [10]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [26]))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [26]),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[26]~89_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[26]~89 .lut_mask = 16'hE4E4;
defparam \SDRAM_controller|data_hold[26]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N20
cycloneive_lcell_comb \SDRAM_controller|data_hold[26]~90 (
// Equation(s):
// \SDRAM_controller|data_hold[26]~90_combout  = (\SDRAM_controller|data_hold[16]~6_combout  & (\SDRAM_controller|data_hold[26]~89_combout )) # (!\SDRAM_controller|data_hold[16]~6_combout  & ((\SDRAM_controller|data_hold [26])))

	.dataa(\SDRAM_controller|data_hold[26]~89_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|data_hold [26]),
	.datad(\SDRAM_controller|data_hold[16]~6_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[26]~90_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[26]~90 .lut_mask = 16'hAAF0;
defparam \SDRAM_controller|data_hold[26]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N21
dffeas \SDRAM_controller|data_hold[26] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[26]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [26]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[26] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N2
cycloneive_lcell_comb \SDRAM_controller|data_hold[10]~91 (
// Equation(s):
// \SDRAM_controller|data_hold[10]~91_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [10]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(\SDRAM_controller|state.S_READ~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[10]~91_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[10]~91 .lut_mask = 16'hF0AA;
defparam \SDRAM_controller|data_hold[10]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N16
cycloneive_lcell_comb \SDRAM_controller|data_hold[10]~92 (
// Equation(s):
// \SDRAM_controller|data_hold[10]~92_combout  = (\SDRAM_controller|data_hold[0]~10_combout  & ((\SDRAM_controller|data_hold[10]~91_combout ))) # (!\SDRAM_controller|data_hold[0]~10_combout  & (\SDRAM_controller|data_hold [10]))

	.dataa(\SDRAM_controller|data_hold[0]~10_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|data_hold [10]),
	.datad(\SDRAM_controller|data_hold[10]~91_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[10]~92_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[10]~92 .lut_mask = 16'hFA50;
defparam \SDRAM_controller|data_hold[10]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N17
dffeas \SDRAM_controller|data_hold[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[10]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[10] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N0
cycloneive_lcell_comb \SDRAM_controller|Selector158~1 (
// Equation(s):
// \SDRAM_controller|Selector158~1_combout  = (\SDRAM_controller|data_out~1_combout  & (((!\SDRAM_controller|data_out~2_combout  & \SDRAM_controller|data_hold [10])))) # (!\SDRAM_controller|data_out~1_combout  & ((\SDRAM_controller|data_hold [26]) # 
// ((!\SDRAM_controller|data_out~2_combout  & \SDRAM_controller|data_hold [10]))))

	.dataa(\SDRAM_controller|data_out~1_combout ),
	.datab(\SDRAM_controller|data_hold [26]),
	.datac(\SDRAM_controller|data_out~2_combout ),
	.datad(\SDRAM_controller|data_hold [10]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector158~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector158~1 .lut_mask = 16'h4F44;
defparam \SDRAM_controller|Selector158~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N30
cycloneive_lcell_comb \SDRAM_controller|Selector158~2 (
// Equation(s):
// \SDRAM_controller|Selector158~2_combout  = (\SDRAM_controller|Selector158~0_combout ) # ((\SDRAM_controller|Selector158~1_combout ) # ((\SDRAM_controller|data_hold [42] & !\SDRAM_controller|data_out~3_combout )))

	.dataa(\SDRAM_controller|Selector158~0_combout ),
	.datab(\SDRAM_controller|data_hold [42]),
	.datac(\SDRAM_controller|data_out~3_combout ),
	.datad(\SDRAM_controller|Selector158~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector158~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector158~2 .lut_mask = 16'hFFAE;
defparam \SDRAM_controller|Selector158~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N31
dffeas \SDRAM_controller|data_out[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector158~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[10] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N6
cycloneive_lcell_comb \SDRAM_controller|data_hold[59]~95 (
// Equation(s):
// \SDRAM_controller|data_hold[59]~95_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [11]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [59]))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(gnd),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [59]),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[59]~95_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[59]~95 .lut_mask = 16'hFA50;
defparam \SDRAM_controller|data_hold[59]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N20
cycloneive_lcell_comb \SDRAM_controller|data_hold[59]~96 (
// Equation(s):
// \SDRAM_controller|data_hold[59]~96_combout  = (\SDRAM_controller|data_hold[48]~3_combout  & ((\SDRAM_controller|data_hold[59]~95_combout ))) # (!\SDRAM_controller|data_hold[48]~3_combout  & (\SDRAM_controller|data_hold [59]))

	.dataa(gnd),
	.datab(\SDRAM_controller|data_hold[48]~3_combout ),
	.datac(\SDRAM_controller|data_hold [59]),
	.datad(\SDRAM_controller|data_hold[59]~95_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[59]~96_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[59]~96 .lut_mask = 16'hFC30;
defparam \SDRAM_controller|data_hold[59]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N21
dffeas \SDRAM_controller|data_hold[59] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[59]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [59]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[59] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N10
cycloneive_lcell_comb \SDRAM_controller|Selector157~0 (
// Equation(s):
// \SDRAM_controller|Selector157~0_combout  = (\SDRAM_controller|data_out [11] & (((\SDRAM_controller|data_hold [59] & !\SDRAM_controller|data_out~0_combout )) # (!\SDRAM_controller|WideOr65~0_combout ))) # (!\SDRAM_controller|data_out [11] & 
// (\SDRAM_controller|data_hold [59] & (!\SDRAM_controller|data_out~0_combout )))

	.dataa(\SDRAM_controller|data_out [11]),
	.datab(\SDRAM_controller|data_hold [59]),
	.datac(\SDRAM_controller|data_out~0_combout ),
	.datad(\SDRAM_controller|WideOr65~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector157~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector157~0 .lut_mask = 16'h0CAE;
defparam \SDRAM_controller|Selector157~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N12
cycloneive_lcell_comb \SDRAM_controller|data_hold[43]~101 (
// Equation(s):
// \SDRAM_controller|data_hold[43]~101_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [11])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a 
// [43])))

	.dataa(\PRG_inst|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [43]),
	.datad(\SDRAM_controller|state.S_READ~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[43]~101_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[43]~101 .lut_mask = 16'hAAF0;
defparam \SDRAM_controller|data_hold[43]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N4
cycloneive_lcell_comb \SDRAM_controller|data_hold[43]~102 (
// Equation(s):
// \SDRAM_controller|data_hold[43]~102_combout  = (\SDRAM_controller|data_hold[32]~13_combout  & (\SDRAM_controller|data_hold[43]~101_combout )) # (!\SDRAM_controller|data_hold[32]~13_combout  & ((\SDRAM_controller|data_hold [43])))

	.dataa(\SDRAM_controller|data_hold[43]~101_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|data_hold [43]),
	.datad(\SDRAM_controller|data_hold[32]~13_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[43]~102_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[43]~102 .lut_mask = 16'hAAF0;
defparam \SDRAM_controller|data_hold[43]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N5
dffeas \SDRAM_controller|data_hold[43] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[43]~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [43]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[43] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N22
cycloneive_lcell_comb \SDRAM_controller|data_hold[11]~99 (
// Equation(s):
// \SDRAM_controller|data_hold[11]~99_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [11]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [11]))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(gnd),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[11]~99_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[11]~99 .lut_mask = 16'hFA50;
defparam \SDRAM_controller|data_hold[11]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N12
cycloneive_lcell_comb \SDRAM_controller|data_hold[11]~100 (
// Equation(s):
// \SDRAM_controller|data_hold[11]~100_combout  = (\SDRAM_controller|data_hold[0]~10_combout  & (\SDRAM_controller|data_hold[11]~99_combout )) # (!\SDRAM_controller|data_hold[0]~10_combout  & ((\SDRAM_controller|data_hold [11])))

	.dataa(\SDRAM_controller|data_hold[11]~99_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|data_hold [11]),
	.datad(\SDRAM_controller|data_hold[0]~10_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[11]~100_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[11]~100 .lut_mask = 16'hAAF0;
defparam \SDRAM_controller|data_hold[11]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N13
dffeas \SDRAM_controller|data_hold[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[11]~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[11] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N8
cycloneive_lcell_comb \SDRAM_controller|data_hold[27]~97 (
// Equation(s):
// \SDRAM_controller|data_hold[27]~97_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [11]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [27]))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(gnd),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [27]),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[27]~97_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[27]~97 .lut_mask = 16'hFA50;
defparam \SDRAM_controller|data_hold[27]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N18
cycloneive_lcell_comb \SDRAM_controller|data_hold[27]~98 (
// Equation(s):
// \SDRAM_controller|data_hold[27]~98_combout  = (\SDRAM_controller|data_hold[16]~6_combout  & (\SDRAM_controller|data_hold[27]~97_combout )) # (!\SDRAM_controller|data_hold[16]~6_combout  & ((\SDRAM_controller|data_hold [27])))

	.dataa(\SDRAM_controller|data_hold[27]~97_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|data_hold [27]),
	.datad(\SDRAM_controller|data_hold[16]~6_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[27]~98_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[27]~98 .lut_mask = 16'hAAF0;
defparam \SDRAM_controller|data_hold[27]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N19
dffeas \SDRAM_controller|data_hold[27] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[27]~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [27]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[27] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N26
cycloneive_lcell_comb \SDRAM_controller|Selector157~1 (
// Equation(s):
// \SDRAM_controller|Selector157~1_combout  = (\SDRAM_controller|data_hold [11] & (((\SDRAM_controller|data_hold [27] & !\SDRAM_controller|data_out~1_combout )) # (!\SDRAM_controller|data_out~2_combout ))) # (!\SDRAM_controller|data_hold [11] & 
// (\SDRAM_controller|data_hold [27] & ((!\SDRAM_controller|data_out~1_combout ))))

	.dataa(\SDRAM_controller|data_hold [11]),
	.datab(\SDRAM_controller|data_hold [27]),
	.datac(\SDRAM_controller|data_out~2_combout ),
	.datad(\SDRAM_controller|data_out~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector157~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector157~1 .lut_mask = 16'h0ACE;
defparam \SDRAM_controller|Selector157~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N14
cycloneive_lcell_comb \SDRAM_controller|Selector157~2 (
// Equation(s):
// \SDRAM_controller|Selector157~2_combout  = (\SDRAM_controller|Selector157~0_combout ) # ((\SDRAM_controller|Selector157~1_combout ) # ((\SDRAM_controller|data_hold [43] & !\SDRAM_controller|data_out~3_combout )))

	.dataa(\SDRAM_controller|Selector157~0_combout ),
	.datab(\SDRAM_controller|data_hold [43]),
	.datac(\SDRAM_controller|data_out~3_combout ),
	.datad(\SDRAM_controller|Selector157~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector157~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector157~2 .lut_mask = 16'hFFAE;
defparam \SDRAM_controller|Selector157~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N15
dffeas \SDRAM_controller|data_out[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector157~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[11] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y3_N0
cycloneive_ram_block \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\SDRAM_controller|address_hold [9],\SDRAM_controller|address_hold [8],\SDRAM_controller|address_hold [7],\SDRAM_controller|address_hold [6],\SDRAM_controller|address_hold [5],\SDRAM_controller|address_hold [4],\SDRAM_controller|address_hold [3],\SDRAM_controller|address_hold [2],
\SDRAM_controller|address_hold [1],\SDRAM_controller|address_hold [0],\SDRAM_controller|word_address [1],\SDRAM_controller|word_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRG_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "riptide_validation.mif";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_0bb1:auto_generated|ALTSYNCRAM";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'hBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000008000000000000020000000800000020000008000000008FFFFFE842421001001042008804108400400410420088041084004004104200880410A288840204242C090881041088810422204108810410A20410408A48102FFFFFFFFFE422028030224008804109042802102008408021022C0C0000008108400400400508402240210010010284004004190802240008408021023021001;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00102C90A421008900820F03C00000080084022401088C02AC4A2C4A029289280428AC4A2C4A2C4A2C4A029289289289280428428A422029A69A402104104210FFFFFFFFFFFFFFFFFFFFFEAA288888089002A20188020820840101560558941430942100409196042100408001001042000410804288080428A8A84109041090FEA2202222A220200A020A222288802AA20884050F0220080AAA000829024A40A000000002A28880A40410428A104200C000C0A2084104104104000011100000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAA109081411111304444442041408800000000000002410AAAA;
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N20
cycloneive_lcell_comb \SDRAM_controller|data_hold[44]~109 (
// Equation(s):
// \SDRAM_controller|data_hold[44]~109_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [12])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a 
// [44])))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(\PRG_inst|altsyncram_component|auto_generated|q_a [12]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [44]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[44]~109_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[44]~109 .lut_mask = 16'hD8D8;
defparam \SDRAM_controller|data_hold[44]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N14
cycloneive_lcell_comb \SDRAM_controller|data_hold[44]~110 (
// Equation(s):
// \SDRAM_controller|data_hold[44]~110_combout  = (\SDRAM_controller|data_hold[32]~13_combout  & ((\SDRAM_controller|data_hold[44]~109_combout ))) # (!\SDRAM_controller|data_hold[32]~13_combout  & (\SDRAM_controller|data_hold [44]))

	.dataa(\SDRAM_controller|data_hold[32]~13_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|data_hold [44]),
	.datad(\SDRAM_controller|data_hold[44]~109_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[44]~110_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[44]~110 .lut_mask = 16'hFA50;
defparam \SDRAM_controller|data_hold[44]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N15
dffeas \SDRAM_controller|data_hold[44] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[44]~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [44]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[44] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N22
cycloneive_lcell_comb \SDRAM_controller|data_hold[28]~105 (
// Equation(s):
// \SDRAM_controller|data_hold[28]~105_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [12])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a 
// [28])))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[28]~105_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[28]~105 .lut_mask = 16'hF5A0;
defparam \SDRAM_controller|data_hold[28]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N2
cycloneive_lcell_comb \SDRAM_controller|data_hold[28]~106 (
// Equation(s):
// \SDRAM_controller|data_hold[28]~106_combout  = (\SDRAM_controller|data_hold[16]~6_combout  & (\SDRAM_controller|data_hold[28]~105_combout )) # (!\SDRAM_controller|data_hold[16]~6_combout  & ((\SDRAM_controller|data_hold [28])))

	.dataa(\SDRAM_controller|data_hold[28]~105_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|data_hold [28]),
	.datad(\SDRAM_controller|data_hold[16]~6_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[28]~106_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[28]~106 .lut_mask = 16'hAAF0;
defparam \SDRAM_controller|data_hold[28]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N3
dffeas \SDRAM_controller|data_hold[28] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[28]~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [28]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[28] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N16
cycloneive_lcell_comb \SDRAM_controller|data_hold[12]~107 (
// Equation(s):
// \SDRAM_controller|data_hold[12]~107_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [12])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a 
// [12])))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[12]~107_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[12]~107 .lut_mask = 16'hF3C0;
defparam \SDRAM_controller|data_hold[12]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N14
cycloneive_lcell_comb \SDRAM_controller|data_hold[12]~108 (
// Equation(s):
// \SDRAM_controller|data_hold[12]~108_combout  = (\SDRAM_controller|data_hold[0]~10_combout  & ((\SDRAM_controller|data_hold[12]~107_combout ))) # (!\SDRAM_controller|data_hold[0]~10_combout  & (\SDRAM_controller|data_hold [12]))

	.dataa(\SDRAM_controller|data_hold[0]~10_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|data_hold [12]),
	.datad(\SDRAM_controller|data_hold[12]~107_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[12]~108_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[12]~108 .lut_mask = 16'hFA50;
defparam \SDRAM_controller|data_hold[12]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N15
dffeas \SDRAM_controller|data_hold[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[12]~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[12] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N4
cycloneive_lcell_comb \SDRAM_controller|Selector156~1 (
// Equation(s):
// \SDRAM_controller|Selector156~1_combout  = (\SDRAM_controller|data_out~1_combout  & (((!\SDRAM_controller|data_out~2_combout  & \SDRAM_controller|data_hold [12])))) # (!\SDRAM_controller|data_out~1_combout  & ((\SDRAM_controller|data_hold [28]) # 
// ((!\SDRAM_controller|data_out~2_combout  & \SDRAM_controller|data_hold [12]))))

	.dataa(\SDRAM_controller|data_out~1_combout ),
	.datab(\SDRAM_controller|data_hold [28]),
	.datac(\SDRAM_controller|data_out~2_combout ),
	.datad(\SDRAM_controller|data_hold [12]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector156~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector156~1 .lut_mask = 16'h4F44;
defparam \SDRAM_controller|Selector156~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N6
cycloneive_lcell_comb \SDRAM_controller|data_hold[60]~103 (
// Equation(s):
// \SDRAM_controller|data_hold[60]~103_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [12])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a 
// [60])))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(\PRG_inst|altsyncram_component|auto_generated|q_a [12]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [60]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[60]~103_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[60]~103 .lut_mask = 16'hD8D8;
defparam \SDRAM_controller|data_hold[60]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N16
cycloneive_lcell_comb \SDRAM_controller|data_hold[60]~104 (
// Equation(s):
// \SDRAM_controller|data_hold[60]~104_combout  = (\SDRAM_controller|data_hold[48]~3_combout  & (\SDRAM_controller|data_hold[60]~103_combout )) # (!\SDRAM_controller|data_hold[48]~3_combout  & ((\SDRAM_controller|data_hold [60])))

	.dataa(\SDRAM_controller|data_hold[60]~103_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|data_hold [60]),
	.datad(\SDRAM_controller|data_hold[48]~3_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[60]~104_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[60]~104 .lut_mask = 16'hAAF0;
defparam \SDRAM_controller|data_hold[60]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N17
dffeas \SDRAM_controller|data_hold[60] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[60]~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [60]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[60] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N18
cycloneive_lcell_comb \SDRAM_controller|Selector156~0 (
// Equation(s):
// \SDRAM_controller|Selector156~0_combout  = (\SDRAM_controller|WideOr65~0_combout  & (\SDRAM_controller|data_hold [60] & ((!\SDRAM_controller|data_out~0_combout )))) # (!\SDRAM_controller|WideOr65~0_combout  & ((\SDRAM_controller|data_out [12]) # 
// ((\SDRAM_controller|data_hold [60] & !\SDRAM_controller|data_out~0_combout ))))

	.dataa(\SDRAM_controller|WideOr65~0_combout ),
	.datab(\SDRAM_controller|data_hold [60]),
	.datac(\SDRAM_controller|data_out [12]),
	.datad(\SDRAM_controller|data_out~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector156~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector156~0 .lut_mask = 16'h50DC;
defparam \SDRAM_controller|Selector156~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N0
cycloneive_lcell_comb \SDRAM_controller|Selector156~2 (
// Equation(s):
// \SDRAM_controller|Selector156~2_combout  = (\SDRAM_controller|Selector156~1_combout ) # ((\SDRAM_controller|Selector156~0_combout ) # ((!\SDRAM_controller|data_out~3_combout  & \SDRAM_controller|data_hold [44])))

	.dataa(\SDRAM_controller|data_out~3_combout ),
	.datab(\SDRAM_controller|data_hold [44]),
	.datac(\SDRAM_controller|Selector156~1_combout ),
	.datad(\SDRAM_controller|Selector156~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector156~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector156~2 .lut_mask = 16'hFFF4;
defparam \SDRAM_controller|Selector156~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N1
dffeas \SDRAM_controller|data_out[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector156~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[12] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N10
cycloneive_lcell_comb \SDRAM_controller|data_hold[61]~111 (
// Equation(s):
// \SDRAM_controller|data_hold[61]~111_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [13]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a 
// [61]))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [61]),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[61]~111_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[61]~111 .lut_mask = 16'hFC30;
defparam \SDRAM_controller|data_hold[61]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N18
cycloneive_lcell_comb \SDRAM_controller|data_hold[61]~112 (
// Equation(s):
// \SDRAM_controller|data_hold[61]~112_combout  = (\SDRAM_controller|data_hold[48]~3_combout  & ((\SDRAM_controller|data_hold[61]~111_combout ))) # (!\SDRAM_controller|data_hold[48]~3_combout  & (\SDRAM_controller|data_hold [61]))

	.dataa(gnd),
	.datab(\SDRAM_controller|data_hold[48]~3_combout ),
	.datac(\SDRAM_controller|data_hold [61]),
	.datad(\SDRAM_controller|data_hold[61]~111_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[61]~112_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[61]~112 .lut_mask = 16'hFC30;
defparam \SDRAM_controller|data_hold[61]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N19
dffeas \SDRAM_controller|data_hold[61] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[61]~112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [61]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[61] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N26
cycloneive_lcell_comb \SDRAM_controller|Selector155~0 (
// Equation(s):
// \SDRAM_controller|Selector155~0_combout  = (\SDRAM_controller|WideOr65~0_combout  & (((\SDRAM_controller|data_hold [61] & !\SDRAM_controller|data_out~0_combout )))) # (!\SDRAM_controller|WideOr65~0_combout  & ((\SDRAM_controller|data_out [13]) # 
// ((\SDRAM_controller|data_hold [61] & !\SDRAM_controller|data_out~0_combout ))))

	.dataa(\SDRAM_controller|WideOr65~0_combout ),
	.datab(\SDRAM_controller|data_out [13]),
	.datac(\SDRAM_controller|data_hold [61]),
	.datad(\SDRAM_controller|data_out~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector155~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector155~0 .lut_mask = 16'h44F4;
defparam \SDRAM_controller|Selector155~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N0
cycloneive_lcell_comb \SDRAM_controller|data_hold[13]~115 (
// Equation(s):
// \SDRAM_controller|data_hold[13]~115_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [13]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a 
// [13]))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [13]),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[13]~115_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[13]~115 .lut_mask = 16'hFC30;
defparam \SDRAM_controller|data_hold[13]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N30
cycloneive_lcell_comb \SDRAM_controller|data_hold[13]~116 (
// Equation(s):
// \SDRAM_controller|data_hold[13]~116_combout  = (\SDRAM_controller|data_hold[0]~10_combout  & ((\SDRAM_controller|data_hold[13]~115_combout ))) # (!\SDRAM_controller|data_hold[0]~10_combout  & (\SDRAM_controller|data_hold [13]))

	.dataa(\SDRAM_controller|data_hold[0]~10_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|data_hold [13]),
	.datad(\SDRAM_controller|data_hold[13]~115_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[13]~116_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[13]~116 .lut_mask = 16'hFA50;
defparam \SDRAM_controller|data_hold[13]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N31
dffeas \SDRAM_controller|data_hold[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[13]~116_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[13] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N24
cycloneive_lcell_comb \SDRAM_controller|data_hold[29]~113 (
// Equation(s):
// \SDRAM_controller|data_hold[29]~113_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [13]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a 
// [29]))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [29]),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(gnd),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[29]~113_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[29]~113 .lut_mask = 16'hEE22;
defparam \SDRAM_controller|data_hold[29]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N6
cycloneive_lcell_comb \SDRAM_controller|data_hold[29]~114 (
// Equation(s):
// \SDRAM_controller|data_hold[29]~114_combout  = (\SDRAM_controller|data_hold[16]~6_combout  & ((\SDRAM_controller|data_hold[29]~113_combout ))) # (!\SDRAM_controller|data_hold[16]~6_combout  & (\SDRAM_controller|data_hold [29]))

	.dataa(gnd),
	.datab(\SDRAM_controller|data_hold[16]~6_combout ),
	.datac(\SDRAM_controller|data_hold [29]),
	.datad(\SDRAM_controller|data_hold[29]~113_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[29]~114_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[29]~114 .lut_mask = 16'hFC30;
defparam \SDRAM_controller|data_hold[29]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N7
dffeas \SDRAM_controller|data_hold[29] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[29]~114_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [29]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[29] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N14
cycloneive_lcell_comb \SDRAM_controller|Selector155~1 (
// Equation(s):
// \SDRAM_controller|Selector155~1_combout  = (\SDRAM_controller|data_hold [13] & (((!\SDRAM_controller|data_out~1_combout  & \SDRAM_controller|data_hold [29])) # (!\SDRAM_controller|data_out~2_combout ))) # (!\SDRAM_controller|data_hold [13] & 
// (!\SDRAM_controller|data_out~1_combout  & ((\SDRAM_controller|data_hold [29]))))

	.dataa(\SDRAM_controller|data_hold [13]),
	.datab(\SDRAM_controller|data_out~1_combout ),
	.datac(\SDRAM_controller|data_out~2_combout ),
	.datad(\SDRAM_controller|data_hold [29]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector155~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector155~1 .lut_mask = 16'h3B0A;
defparam \SDRAM_controller|Selector155~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N28
cycloneive_lcell_comb \SDRAM_controller|data_hold[45]~117 (
// Equation(s):
// \SDRAM_controller|data_hold[45]~117_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [13])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a 
// [45])))

	.dataa(gnd),
	.datab(\PRG_inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(\SDRAM_controller|state.S_READ~q ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [45]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[45]~117_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[45]~117 .lut_mask = 16'hCFC0;
defparam \SDRAM_controller|data_hold[45]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N22
cycloneive_lcell_comb \SDRAM_controller|data_hold[45]~118 (
// Equation(s):
// \SDRAM_controller|data_hold[45]~118_combout  = (\SDRAM_controller|data_hold[32]~13_combout  & ((\SDRAM_controller|data_hold[45]~117_combout ))) # (!\SDRAM_controller|data_hold[32]~13_combout  & (\SDRAM_controller|data_hold [45]))

	.dataa(gnd),
	.datab(\SDRAM_controller|data_hold[32]~13_combout ),
	.datac(\SDRAM_controller|data_hold [45]),
	.datad(\SDRAM_controller|data_hold[45]~117_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[45]~118_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[45]~118 .lut_mask = 16'hFC30;
defparam \SDRAM_controller|data_hold[45]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N23
dffeas \SDRAM_controller|data_hold[45] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[45]~118_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [45]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[45] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N8
cycloneive_lcell_comb \SDRAM_controller|Selector155~2 (
// Equation(s):
// \SDRAM_controller|Selector155~2_combout  = (\SDRAM_controller|Selector155~0_combout ) # ((\SDRAM_controller|Selector155~1_combout ) # ((\SDRAM_controller|data_hold [45] & !\SDRAM_controller|data_out~3_combout )))

	.dataa(\SDRAM_controller|Selector155~0_combout ),
	.datab(\SDRAM_controller|Selector155~1_combout ),
	.datac(\SDRAM_controller|data_hold [45]),
	.datad(\SDRAM_controller|data_out~3_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector155~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector155~2 .lut_mask = 16'hEEFE;
defparam \SDRAM_controller|Selector155~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N9
dffeas \SDRAM_controller|data_out[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector155~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[13] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y3_N0
cycloneive_ram_block \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\SDRAM_controller|address_hold [9],\SDRAM_controller|address_hold [8],\SDRAM_controller|address_hold [7],\SDRAM_controller|address_hold [6],\SDRAM_controller|address_hold [5],\SDRAM_controller|address_hold [4],\SDRAM_controller|address_hold [3],\SDRAM_controller|address_hold [2],
\SDRAM_controller|address_hold [1],\SDRAM_controller|address_hold [0],\SDRAM_controller|word_address [1],\SDRAM_controller|word_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRG_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "riptide_validation.mif";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_0bb1:auto_generated|ALTSYNCRAM";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFEBFFFFFFAFFFFFFEBFFFFFAFFFFFFFFAFFFFFEB3EFEFF3CF3CFC2FF03FFFFBFCF3CF3FFC2FF03FFFFBFCF3CF3FFC2FF03FFFF9E703C3EFFEFE7FBFBBFFFFFBBBFFFEEEFFFFBBFFFFFEEFFFFFC8037CFEFFFFFFFFFEC000E300FC03FC3BFFCFFF3EB3ECFECFB3FB3ECFEE3C3CFFFFFE8FBFCF3CF3CFC0B3FC03FEFF3CF3CF2BFCF3CF3F80BCC03FCFB3FB3ECFECFEFF3C;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hF3CF27BFE02CFF00FF9E70F03CFFFFFE80B3FC03FCF8B3FEA779E779FE9E79E7F3E7A779E779E779E779FE9E79E79E79E7F3E73E7A3EF3F924927FEFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFA83B00300FFE800C0031C43FB3FCFFFE8FFAB003DF03ECFF3FB3BE03ECFF3F8F3CF3CFFE3CF3FF8FFE78F8FFE7E7FE3CFBFFFF8FFE8001C0028001E7FA5C09C0DF009FEA8EFF83C0F5FE2DCB7B2803F8E4FE393FACFCFCFCFE82000F93F00F3C35CF3E3C0F3C3FEEFBFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFF833CCCCCCF333333E47D3FBB333333333333C3FFFAABB;
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N12
cycloneive_lcell_comb \SDRAM_controller|data_hold[46]~125 (
// Equation(s):
// \SDRAM_controller|data_hold[46]~125_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [14])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a 
// [46])))

	.dataa(\PRG_inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(gnd),
	.datac(\SDRAM_controller|state.S_READ~q ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [46]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[46]~125_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[46]~125 .lut_mask = 16'hAFA0;
defparam \SDRAM_controller|data_hold[46]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N18
cycloneive_lcell_comb \SDRAM_controller|data_hold[46]~126 (
// Equation(s):
// \SDRAM_controller|data_hold[46]~126_combout  = (\SDRAM_controller|data_hold[32]~13_combout  & (\SDRAM_controller|data_hold[46]~125_combout )) # (!\SDRAM_controller|data_hold[32]~13_combout  & ((\SDRAM_controller|data_hold [46])))

	.dataa(\SDRAM_controller|data_hold[46]~125_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|data_hold [46]),
	.datad(\SDRAM_controller|data_hold[32]~13_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[46]~126_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[46]~126 .lut_mask = 16'hAAF0;
defparam \SDRAM_controller|data_hold[46]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N19
dffeas \SDRAM_controller|data_hold[46] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[46]~126_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [46]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[46] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N26
cycloneive_lcell_comb \SDRAM_controller|data_hold[62]~119 (
// Equation(s):
// \SDRAM_controller|data_hold[62]~119_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [14]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a 
// [62]))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [62]),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[62]~119_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[62]~119 .lut_mask = 16'hFC30;
defparam \SDRAM_controller|data_hold[62]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N22
cycloneive_lcell_comb \SDRAM_controller|data_hold[62]~120 (
// Equation(s):
// \SDRAM_controller|data_hold[62]~120_combout  = (\SDRAM_controller|data_hold[48]~3_combout  & ((\SDRAM_controller|data_hold[62]~119_combout ))) # (!\SDRAM_controller|data_hold[48]~3_combout  & (\SDRAM_controller|data_hold [62]))

	.dataa(gnd),
	.datab(\SDRAM_controller|data_hold[48]~3_combout ),
	.datac(\SDRAM_controller|data_hold [62]),
	.datad(\SDRAM_controller|data_hold[62]~119_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[62]~120_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[62]~120 .lut_mask = 16'hFC30;
defparam \SDRAM_controller|data_hold[62]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N23
dffeas \SDRAM_controller|data_hold[62] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[62]~120_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [62]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[62] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N8
cycloneive_lcell_comb \SDRAM_controller|Selector154~0 (
// Equation(s):
// \SDRAM_controller|Selector154~0_combout  = (\SDRAM_controller|data_hold [62] & (((\SDRAM_controller|data_out [14] & !\SDRAM_controller|WideOr65~0_combout )) # (!\SDRAM_controller|data_out~0_combout ))) # (!\SDRAM_controller|data_hold [62] & 
// (\SDRAM_controller|data_out [14] & ((!\SDRAM_controller|WideOr65~0_combout ))))

	.dataa(\SDRAM_controller|data_hold [62]),
	.datab(\SDRAM_controller|data_out [14]),
	.datac(\SDRAM_controller|data_out~0_combout ),
	.datad(\SDRAM_controller|WideOr65~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector154~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector154~0 .lut_mask = 16'h0ACE;
defparam \SDRAM_controller|Selector154~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N28
cycloneive_lcell_comb \SDRAM_controller|data_hold[30]~121 (
// Equation(s):
// \SDRAM_controller|data_hold[30]~121_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [14]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a 
// [30]))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(gnd),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [30]),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[30]~121_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[30]~121 .lut_mask = 16'hFA50;
defparam \SDRAM_controller|data_hold[30]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N4
cycloneive_lcell_comb \SDRAM_controller|data_hold[30]~122 (
// Equation(s):
// \SDRAM_controller|data_hold[30]~122_combout  = (\SDRAM_controller|data_hold[16]~6_combout  & (\SDRAM_controller|data_hold[30]~121_combout )) # (!\SDRAM_controller|data_hold[16]~6_combout  & ((\SDRAM_controller|data_hold [30])))

	.dataa(gnd),
	.datab(\SDRAM_controller|data_hold[30]~121_combout ),
	.datac(\SDRAM_controller|data_hold [30]),
	.datad(\SDRAM_controller|data_hold[16]~6_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[30]~122_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[30]~122 .lut_mask = 16'hCCF0;
defparam \SDRAM_controller|data_hold[30]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N5
dffeas \SDRAM_controller|data_hold[30] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[30]~122_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [30]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[30] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N6
cycloneive_lcell_comb \SDRAM_controller|data_hold[14]~123 (
// Equation(s):
// \SDRAM_controller|data_hold[14]~123_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [14]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a 
// [14]))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[14]~123_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[14]~123 .lut_mask = 16'hFC30;
defparam \SDRAM_controller|data_hold[14]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N16
cycloneive_lcell_comb \SDRAM_controller|data_hold[14]~124 (
// Equation(s):
// \SDRAM_controller|data_hold[14]~124_combout  = (\SDRAM_controller|data_hold[0]~10_combout  & (\SDRAM_controller|data_hold[14]~123_combout )) # (!\SDRAM_controller|data_hold[0]~10_combout  & ((\SDRAM_controller|data_hold [14])))

	.dataa(gnd),
	.datab(\SDRAM_controller|data_hold[14]~123_combout ),
	.datac(\SDRAM_controller|data_hold [14]),
	.datad(\SDRAM_controller|data_hold[0]~10_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[14]~124_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[14]~124 .lut_mask = 16'hCCF0;
defparam \SDRAM_controller|data_hold[14]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N17
dffeas \SDRAM_controller|data_hold[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[14]~124_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[14] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N6
cycloneive_lcell_comb \SDRAM_controller|Selector154~1 (
// Equation(s):
// \SDRAM_controller|Selector154~1_combout  = (\SDRAM_controller|data_out~1_combout  & (!\SDRAM_controller|data_out~2_combout  & ((\SDRAM_controller|data_hold [14])))) # (!\SDRAM_controller|data_out~1_combout  & ((\SDRAM_controller|data_hold [30]) # 
// ((!\SDRAM_controller|data_out~2_combout  & \SDRAM_controller|data_hold [14]))))

	.dataa(\SDRAM_controller|data_out~1_combout ),
	.datab(\SDRAM_controller|data_out~2_combout ),
	.datac(\SDRAM_controller|data_hold [30]),
	.datad(\SDRAM_controller|data_hold [14]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector154~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector154~1 .lut_mask = 16'h7350;
defparam \SDRAM_controller|Selector154~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N28
cycloneive_lcell_comb \SDRAM_controller|Selector154~2 (
// Equation(s):
// \SDRAM_controller|Selector154~2_combout  = (\SDRAM_controller|Selector154~0_combout ) # ((\SDRAM_controller|Selector154~1_combout ) # ((!\SDRAM_controller|data_out~3_combout  & \SDRAM_controller|data_hold [46])))

	.dataa(\SDRAM_controller|data_out~3_combout ),
	.datab(\SDRAM_controller|data_hold [46]),
	.datac(\SDRAM_controller|Selector154~0_combout ),
	.datad(\SDRAM_controller|Selector154~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector154~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector154~2 .lut_mask = 16'hFFF4;
defparam \SDRAM_controller|Selector154~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N29
dffeas \SDRAM_controller|data_out[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector154~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[14] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N28
cycloneive_lcell_comb \SDRAM_controller|data_hold[47]~133 (
// Equation(s):
// \SDRAM_controller|data_hold[47]~133_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [15])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a 
// [47])))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [47]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[47]~133_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[47]~133 .lut_mask = 16'hF3C0;
defparam \SDRAM_controller|data_hold[47]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N26
cycloneive_lcell_comb \SDRAM_controller|data_hold[47]~134 (
// Equation(s):
// \SDRAM_controller|data_hold[47]~134_combout  = (\SDRAM_controller|data_hold[32]~13_combout  & (\SDRAM_controller|data_hold[47]~133_combout )) # (!\SDRAM_controller|data_hold[32]~13_combout  & ((\SDRAM_controller|data_hold [47])))

	.dataa(\SDRAM_controller|data_hold[47]~133_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|data_hold [47]),
	.datad(\SDRAM_controller|data_hold[32]~13_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[47]~134_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[47]~134 .lut_mask = 16'hAAF0;
defparam \SDRAM_controller|data_hold[47]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N27
dffeas \SDRAM_controller|data_hold[47] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[47]~134_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [47]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[47] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N26
cycloneive_lcell_comb \SDRAM_controller|data_hold[63]~127 (
// Equation(s):
// \SDRAM_controller|data_hold[63]~127_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [15]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a 
// [63]))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [63]),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[63]~127_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[63]~127 .lut_mask = 16'hE2E2;
defparam \SDRAM_controller|data_hold[63]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N6
cycloneive_lcell_comb \SDRAM_controller|data_hold[63]~128 (
// Equation(s):
// \SDRAM_controller|data_hold[63]~128_combout  = (\SDRAM_controller|data_hold[48]~3_combout  & ((\SDRAM_controller|data_hold[63]~127_combout ))) # (!\SDRAM_controller|data_hold[48]~3_combout  & (\SDRAM_controller|data_hold [63]))

	.dataa(gnd),
	.datab(\SDRAM_controller|data_hold[48]~3_combout ),
	.datac(\SDRAM_controller|data_hold [63]),
	.datad(\SDRAM_controller|data_hold[63]~127_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[63]~128_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[63]~128 .lut_mask = 16'hFC30;
defparam \SDRAM_controller|data_hold[63]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N7
dffeas \SDRAM_controller|data_hold[63] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[63]~128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [63]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[63] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N2
cycloneive_lcell_comb \SDRAM_controller|Selector153~0 (
// Equation(s):
// \SDRAM_controller|Selector153~0_combout  = (\SDRAM_controller|data_hold [63] & (((!\SDRAM_controller|WideOr65~0_combout  & \SDRAM_controller|data_out [15])) # (!\SDRAM_controller|data_out~0_combout ))) # (!\SDRAM_controller|data_hold [63] & 
// (!\SDRAM_controller|WideOr65~0_combout  & ((\SDRAM_controller|data_out [15]))))

	.dataa(\SDRAM_controller|data_hold [63]),
	.datab(\SDRAM_controller|WideOr65~0_combout ),
	.datac(\SDRAM_controller|data_out~0_combout ),
	.datad(\SDRAM_controller|data_out [15]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector153~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector153~0 .lut_mask = 16'h3B0A;
defparam \SDRAM_controller|Selector153~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N2
cycloneive_lcell_comb \SDRAM_controller|data_hold[31]~129 (
// Equation(s):
// \SDRAM_controller|data_hold[31]~129_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [15])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a 
// [31])))

	.dataa(\PRG_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[31]~129_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[31]~129 .lut_mask = 16'hBB88;
defparam \SDRAM_controller|data_hold[31]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N8
cycloneive_lcell_comb \SDRAM_controller|data_hold[31]~130 (
// Equation(s):
// \SDRAM_controller|data_hold[31]~130_combout  = (\SDRAM_controller|data_hold[16]~6_combout  & (\SDRAM_controller|data_hold[31]~129_combout )) # (!\SDRAM_controller|data_hold[16]~6_combout  & ((\SDRAM_controller|data_hold [31])))

	.dataa(gnd),
	.datab(\SDRAM_controller|data_hold[31]~129_combout ),
	.datac(\SDRAM_controller|data_hold [31]),
	.datad(\SDRAM_controller|data_hold[16]~6_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[31]~130_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[31]~130 .lut_mask = 16'hCCF0;
defparam \SDRAM_controller|data_hold[31]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N9
dffeas \SDRAM_controller|data_hold[31] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[31]~130_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [31]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[31] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N30
cycloneive_lcell_comb \SDRAM_controller|data_hold[15]~131 (
// Equation(s):
// \SDRAM_controller|data_hold[15]~131_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [15]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a 
// [15]))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[15]~131_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[15]~131 .lut_mask = 16'hE2E2;
defparam \SDRAM_controller|data_hold[15]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N20
cycloneive_lcell_comb \SDRAM_controller|data_hold[15]~132 (
// Equation(s):
// \SDRAM_controller|data_hold[15]~132_combout  = (\SDRAM_controller|data_hold[0]~10_combout  & (\SDRAM_controller|data_hold[15]~131_combout )) # (!\SDRAM_controller|data_hold[0]~10_combout  & ((\SDRAM_controller|data_hold [15])))

	.dataa(\SDRAM_controller|data_hold[15]~131_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|data_hold [15]),
	.datad(\SDRAM_controller|data_hold[0]~10_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[15]~132_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[15]~132 .lut_mask = 16'hAAF0;
defparam \SDRAM_controller|data_hold[15]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N21
dffeas \SDRAM_controller|data_hold[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|data_hold[15]~132_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[15] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N2
cycloneive_lcell_comb \SDRAM_controller|Selector153~1 (
// Equation(s):
// \SDRAM_controller|Selector153~1_combout  = (\SDRAM_controller|data_out~1_combout  & (!\SDRAM_controller|data_out~2_combout  & ((\SDRAM_controller|data_hold [15])))) # (!\SDRAM_controller|data_out~1_combout  & ((\SDRAM_controller|data_hold [31]) # 
// ((!\SDRAM_controller|data_out~2_combout  & \SDRAM_controller|data_hold [15]))))

	.dataa(\SDRAM_controller|data_out~1_combout ),
	.datab(\SDRAM_controller|data_out~2_combout ),
	.datac(\SDRAM_controller|data_hold [31]),
	.datad(\SDRAM_controller|data_hold [15]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector153~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector153~1 .lut_mask = 16'h7350;
defparam \SDRAM_controller|Selector153~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N24
cycloneive_lcell_comb \SDRAM_controller|Selector153~2 (
// Equation(s):
// \SDRAM_controller|Selector153~2_combout  = (\SDRAM_controller|Selector153~0_combout ) # ((\SDRAM_controller|Selector153~1_combout ) # ((\SDRAM_controller|data_hold [47] & !\SDRAM_controller|data_out~3_combout )))

	.dataa(\SDRAM_controller|data_hold [47]),
	.datab(\SDRAM_controller|Selector153~0_combout ),
	.datac(\SDRAM_controller|data_out~3_combout ),
	.datad(\SDRAM_controller|Selector153~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector153~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector153~2 .lut_mask = 16'hFFCE;
defparam \SDRAM_controller|Selector153~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N25
dffeas \SDRAM_controller|data_out[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector153~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[15] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame~0 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame~0_combout  = ((\serial_inst|UART_inst|Equal0~2_combout  & (\serial_inst|UART_inst|tx_frame [1])) # (!\serial_inst|UART_inst|Equal0~2_combout  & ((\serial_inst|UART_inst|tx_frame [0])))) # 
// (!\serial_inst|UART_inst|tx_active~q )

	.dataa(\serial_inst|UART_inst|tx_frame [1]),
	.datab(\serial_inst|UART_inst|tx_active~q ),
	.datac(\serial_inst|UART_inst|Equal0~2_combout ),
	.datad(\serial_inst|UART_inst|tx_frame [0]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame~0 .lut_mask = 16'hBFB3;
defparam \serial_inst|UART_inst|tx_frame~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N30
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame~1 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame~1_combout  = (\serial_inst|UART_inst|always0~2_combout ) # ((\serial_inst|UART_inst|tx_frame~0_combout  & ((\serial_inst|UART_inst|prev_tx_req~q ) # (!\serial_inst|tx_req~combout ))))

	.dataa(\serial_inst|UART_inst|prev_tx_req~q ),
	.datab(\serial_inst|UART_inst|always0~2_combout ),
	.datac(\serial_inst|tx_req~combout ),
	.datad(\serial_inst|UART_inst|tx_frame~0_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame~1 .lut_mask = 16'hEFCC;
defparam \serial_inst|UART_inst|tx_frame~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N2
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[0]~feeder (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[0]~feeder_combout  = \serial_inst|UART_inst|tx_frame~1_combout 

	.dataa(\serial_inst|UART_inst|tx_frame~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[0]~feeder .lut_mask = 16'hAAAA;
defparam \serial_inst|UART_inst|tx_frame[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N3
dffeas \serial_inst|UART_inst|tx_frame[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[0] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N19
dffeas \keyboard_inst|ps2_host_inst|ps2_clk_q (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|ps2_clk_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|ps2_clk_q .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|ps2_clk_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|ps2_data_q~0 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|ps2_data_q~0_combout  = (!\keyboard_inst|ps2_host_inst|tx_shift_reg [0] & !\keyboard_inst|ps2_host_inst|Equal0~3_combout )

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|tx_shift_reg [0]),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|ps2_data_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|ps2_data_q~0 .lut_mask = 16'h0303;
defparam \keyboard_inst|ps2_host_inst|ps2_data_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N25
dffeas \keyboard_inst|ps2_host_inst|ps2_data_q (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|ps2_data_q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|ps2_data_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|ps2_data_q .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|ps2_data_q .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_PLL1E0
cycloneive_clkctrl \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_e_sdram_clk (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL_inst|altpll_component|auto_generated|wire_pll1_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_e_sdram_clk_outclk ));
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_e_sdram_clk .clock_type = "external clock output";
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_e_sdram_clk .ena_register_mode = "double register";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N14
cycloneive_lcell_comb \SDRAM_controller|WideOr7~1 (
// Equation(s):
// \SDRAM_controller|WideOr7~1_combout  = ((\SDRAM_controller|state.S_WRITE_P2_DATA2~q ) # ((\SDRAM_controller|state.S_WRITE_DATA2~q ) # (!\SDRAM_controller|WideOr7~0_combout ))) # (!\SDRAM_controller|data_out~0_combout )

	.dataa(\SDRAM_controller|data_out~0_combout ),
	.datab(\SDRAM_controller|state.S_WRITE_P2_DATA2~q ),
	.datac(\SDRAM_controller|state.S_WRITE_DATA2~q ),
	.datad(\SDRAM_controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr7~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr7~1 .lut_mask = 16'hFDFF;
defparam \SDRAM_controller|WideOr7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N20
cycloneive_lcell_comb \SDRAM_controller|WideOr7~2 (
// Equation(s):
// \SDRAM_controller|WideOr7~2_combout  = (\SDRAM_controller|state.S_READ_P1_DATA0~q ) # ((\SDRAM_controller|state.S_READ_P1_DATA1~q ) # ((\SDRAM_controller|state.S_READ_P1_DATA2~q ) # (\SDRAM_controller|state.S_READ_P1_NOP2~q )))

	.dataa(\SDRAM_controller|state.S_READ_P1_DATA0~q ),
	.datab(\SDRAM_controller|state.S_READ_P1_DATA1~q ),
	.datac(\SDRAM_controller|state.S_READ_P1_DATA2~q ),
	.datad(\SDRAM_controller|state.S_READ_P1_NOP2~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr7~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr7~2 .lut_mask = 16'hFFFE;
defparam \SDRAM_controller|WideOr7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N14
cycloneive_lcell_comb \SDRAM_controller|WideOr7~4 (
// Equation(s):
// \SDRAM_controller|WideOr7~4_combout  = (\SDRAM_controller|state.S_REFRESH_NOP2~q ) # ((\SDRAM_controller|state.S_REFRESH_NOP3~q ) # ((\SDRAM_controller|state.S_WRITE_P2_NOP2~q ) # (\SDRAM_controller|state.S_WRITE_DATA_NOP2~q )))

	.dataa(\SDRAM_controller|state.S_REFRESH_NOP2~q ),
	.datab(\SDRAM_controller|state.S_REFRESH_NOP3~q ),
	.datac(\SDRAM_controller|state.S_WRITE_P2_NOP2~q ),
	.datad(\SDRAM_controller|state.S_WRITE_DATA_NOP2~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr7~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr7~4 .lut_mask = 16'hFFFE;
defparam \SDRAM_controller|WideOr7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N30
cycloneive_lcell_comb \SDRAM_controller|WideOr7~5 (
// Equation(s):
// \SDRAM_controller|WideOr7~5_combout  = (\SDRAM_controller|state.S_INC~q ) # ((\SDRAM_controller|state.S_READ~q ) # (\SDRAM_controller|WideOr7~4_combout ))

	.dataa(\SDRAM_controller|state.S_INC~q ),
	.datab(gnd),
	.datac(\SDRAM_controller|state.S_READ~q ),
	.datad(\SDRAM_controller|WideOr7~4_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr7~5_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr7~5 .lut_mask = 16'hFFFA;
defparam \SDRAM_controller|WideOr7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N18
cycloneive_lcell_comb \SDRAM_controller|WideOr7~3 (
// Equation(s):
// \SDRAM_controller|WideOr7~3_combout  = (\SDRAM_controller|state.S_READ_P2_DATA1~q ) # ((\SDRAM_controller|state.S_READ_P2_NOP2~q ) # ((\SDRAM_controller|state.S_READ_P2_DATA2~q ) # (\SDRAM_controller|state.S_READ_P2_DATA0~q )))

	.dataa(\SDRAM_controller|state.S_READ_P2_DATA1~q ),
	.datab(\SDRAM_controller|state.S_READ_P2_NOP2~q ),
	.datac(\SDRAM_controller|state.S_READ_P2_DATA2~q ),
	.datad(\SDRAM_controller|state.S_READ_P2_DATA0~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr7~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr7~3 .lut_mask = 16'hFFFE;
defparam \SDRAM_controller|WideOr7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N30
cycloneive_lcell_comb \SDRAM_controller|WideOr7 (
// Equation(s):
// \SDRAM_controller|WideOr7~combout  = (\SDRAM_controller|WideOr7~1_combout ) # ((\SDRAM_controller|WideOr7~2_combout ) # ((\SDRAM_controller|WideOr7~5_combout ) # (\SDRAM_controller|WideOr7~3_combout )))

	.dataa(\SDRAM_controller|WideOr7~1_combout ),
	.datab(\SDRAM_controller|WideOr7~2_combout ),
	.datac(\SDRAM_controller|WideOr7~5_combout ),
	.datad(\SDRAM_controller|WideOr7~3_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr7~combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr7 .lut_mask = 16'hFFFE;
defparam \SDRAM_controller|WideOr7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N8
cycloneive_lcell_comb \SDRAM_controller|Selector2~0 (
// Equation(s):
// \SDRAM_controller|Selector2~0_combout  = (\SDRAM_controller|state.S_READ_P2~q ) # ((\SDRAM_controller|state.S_READ_P1~q ) # (\SDRAM_controller|state.S_REFRESH~q ))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ_P2~q ),
	.datac(\SDRAM_controller|state.S_READ_P1~q ),
	.datad(\SDRAM_controller|state.S_REFRESH~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector2~0 .lut_mask = 16'hFFFC;
defparam \SDRAM_controller|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N30
cycloneive_lcell_comb \SDRAM_controller|WideOr56~0 (
// Equation(s):
// \SDRAM_controller|WideOr56~0_combout  = (!\SDRAM_controller|state.S_ACTIVATE_P1~q  & (!\SDRAM_controller|state.S_WRITE_ACTIVATE~q  & !\SDRAM_controller|state.S_ACTIVATE_P2~q ))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_ACTIVATE_P1~q ),
	.datac(\SDRAM_controller|state.S_WRITE_ACTIVATE~q ),
	.datad(\SDRAM_controller|state.S_ACTIVATE_P2~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr56~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr56~0 .lut_mask = 16'h0003;
defparam \SDRAM_controller|WideOr56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N10
cycloneive_lcell_comb \SDRAM_controller|Selector1~0 (
// Equation(s):
// \SDRAM_controller|Selector1~0_combout  = (\SDRAM_controller|WideOr56~0_combout  & (\SDRAM_controller|data_out~1_combout  & (!\SDRAM_controller|state.S_REFRESH_NOP1~q  & \SDRAM_controller|Selector0~0_combout )))

	.dataa(\SDRAM_controller|WideOr56~0_combout ),
	.datab(\SDRAM_controller|data_out~1_combout ),
	.datac(\SDRAM_controller|state.S_REFRESH_NOP1~q ),
	.datad(\SDRAM_controller|Selector0~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector1~0 .lut_mask = 16'h0800;
defparam \SDRAM_controller|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N30
cycloneive_lcell_comb \SDRAM_controller|Selector2~1 (
// Equation(s):
// \SDRAM_controller|Selector2~1_combout  = (\SDRAM_controller|Selector2~0_combout ) # (((\SDRAM_controller|WideOr7~combout  & \SDRAM_controller|sdram_cmd [0])) # (!\SDRAM_controller|Selector1~0_combout ))

	.dataa(\SDRAM_controller|WideOr7~combout ),
	.datab(\SDRAM_controller|Selector2~0_combout ),
	.datac(\SDRAM_controller|sdram_cmd [0]),
	.datad(\SDRAM_controller|Selector1~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector2~1 .lut_mask = 16'hECFF;
defparam \SDRAM_controller|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y2_N31
dffeas \SDRAM_controller|sdram_cmd[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_cmd[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_cmd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N4
cycloneive_lcell_comb \SDRAM_controller|Selector1~1 (
// Equation(s):
// \SDRAM_controller|Selector1~1_combout  = (\SDRAM_controller|state.S_INIT_DEVICE~q ) # (((\SDRAM_controller|WideOr7~combout  & \SDRAM_controller|sdram_cmd [1])) # (!\SDRAM_controller|Selector1~0_combout ))

	.dataa(\SDRAM_controller|WideOr7~combout ),
	.datab(\SDRAM_controller|state.S_INIT_DEVICE~q ),
	.datac(\SDRAM_controller|sdram_cmd [1]),
	.datad(\SDRAM_controller|Selector1~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector1~1 .lut_mask = 16'hECFF;
defparam \SDRAM_controller|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y2_N5
dffeas \SDRAM_controller|sdram_cmd[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_cmd[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_cmd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N16
cycloneive_lcell_comb \SDRAM_controller|Selector5~0 (
// Equation(s):
// \SDRAM_controller|Selector5~0_combout  = (!\SDRAM_controller|state.S_WRITE_P2~q  & (!\SDRAM_controller|state.S_READ_P2~q  & (!\SDRAM_controller|state.S_WRITE_DATA~q  & !\SDRAM_controller|state.S_READ_P1~q )))

	.dataa(\SDRAM_controller|state.S_WRITE_P2~q ),
	.datab(\SDRAM_controller|state.S_READ_P2~q ),
	.datac(\SDRAM_controller|state.S_WRITE_DATA~q ),
	.datad(\SDRAM_controller|state.S_READ_P1~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector5~0 .lut_mask = 16'h0001;
defparam \SDRAM_controller|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N2
cycloneive_lcell_comb \SDRAM_controller|Selector0~1 (
// Equation(s):
// \SDRAM_controller|Selector0~1_combout  = (!\SDRAM_controller|state.S_REFRESH_NOP1~q  & (\SDRAM_controller|Selector0~0_combout  & (!\SDRAM_controller|state.S_WRITE_DATA1~q  & !\SDRAM_controller|state.S_WRITE_P2_DATA1~q )))

	.dataa(\SDRAM_controller|state.S_REFRESH_NOP1~q ),
	.datab(\SDRAM_controller|Selector0~0_combout ),
	.datac(\SDRAM_controller|state.S_WRITE_DATA1~q ),
	.datad(\SDRAM_controller|state.S_WRITE_P2_DATA1~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector0~1 .lut_mask = 16'h0004;
defparam \SDRAM_controller|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N12
cycloneive_lcell_comb \SDRAM_controller|Selector0~2 (
// Equation(s):
// \SDRAM_controller|Selector0~2_combout  = (((\SDRAM_controller|WideOr7~combout  & \SDRAM_controller|sdram_cmd [2])) # (!\SDRAM_controller|Selector0~1_combout )) # (!\SDRAM_controller|Selector5~0_combout )

	.dataa(\SDRAM_controller|WideOr7~combout ),
	.datab(\SDRAM_controller|Selector5~0_combout ),
	.datac(\SDRAM_controller|sdram_cmd [2]),
	.datad(\SDRAM_controller|Selector0~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector0~2 .lut_mask = 16'hB3FF;
defparam \SDRAM_controller|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y2_N13
dffeas \SDRAM_controller|sdram_cmd[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_cmd[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_cmd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N24
cycloneive_lcell_comb \SDRAM_controller|Selector54~0 (
// Equation(s):
// \SDRAM_controller|Selector54~0_combout  = (!\SDRAM_controller|state.S_WRITE_ACTIVATE~q  & (!\SDRAM_controller|state.S_ACTIVATE_P1~q  & (!\SDRAM_controller|state.S_MODE~q  & !\SDRAM_controller|state.S_ACTIVATE_P2~q )))

	.dataa(\SDRAM_controller|state.S_WRITE_ACTIVATE~q ),
	.datab(\SDRAM_controller|state.S_ACTIVATE_P1~q ),
	.datac(\SDRAM_controller|state.S_MODE~q ),
	.datad(\SDRAM_controller|state.S_ACTIVATE_P2~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector54~0 .lut_mask = 16'h0001;
defparam \SDRAM_controller|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N22
cycloneive_lcell_comb \SDRAM_controller|WideOr54~0 (
// Equation(s):
// \SDRAM_controller|WideOr54~0_combout  = (\SDRAM_controller|state.S_READ_P1~q ) # (((\SDRAM_controller|state.S_READ_P2~q ) # (!\SDRAM_controller|Selector54~0_combout )) # (!\SDRAM_controller|data_out~2_combout ))

	.dataa(\SDRAM_controller|state.S_READ_P1~q ),
	.datab(\SDRAM_controller|data_out~2_combout ),
	.datac(\SDRAM_controller|Selector54~0_combout ),
	.datad(\SDRAM_controller|state.S_READ_P2~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr54~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr54~0 .lut_mask = 16'hFFBF;
defparam \SDRAM_controller|WideOr54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N10
cycloneive_lcell_comb \SDRAM_controller|Selector64~0 (
// Equation(s):
// \SDRAM_controller|Selector64~0_combout  = (\SDRAM_controller|WideOr56~0_combout  & (((\SDRAM_controller|sdram_a [0] & !\SDRAM_controller|WideOr54~0_combout )))) # (!\SDRAM_controller|WideOr56~0_combout  & ((\SDRAM_controller|address_hold [6]) # 
// ((\SDRAM_controller|sdram_a [0] & !\SDRAM_controller|WideOr54~0_combout ))))

	.dataa(\SDRAM_controller|WideOr56~0_combout ),
	.datab(\SDRAM_controller|address_hold [6]),
	.datac(\SDRAM_controller|sdram_a [0]),
	.datad(\SDRAM_controller|WideOr54~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector64~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector64~0 .lut_mask = 16'h44F4;
defparam \SDRAM_controller|Selector64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N11
dffeas \SDRAM_controller|sdram_a[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector64~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N16
cycloneive_lcell_comb \SDRAM_controller|Selector63~0 (
// Equation(s):
// \SDRAM_controller|Selector63~0_combout  = (\SDRAM_controller|address_hold [7] & ((\SDRAM_controller|state.S_ACTIVATE_P2~q ) # ((\SDRAM_controller|state.S_WRITE_ACTIVATE~q ) # (\SDRAM_controller|state.S_ACTIVATE_P1~q ))))

	.dataa(\SDRAM_controller|address_hold [7]),
	.datab(\SDRAM_controller|state.S_ACTIVATE_P2~q ),
	.datac(\SDRAM_controller|state.S_WRITE_ACTIVATE~q ),
	.datad(\SDRAM_controller|state.S_ACTIVATE_P1~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector63~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector63~0 .lut_mask = 16'hAAA8;
defparam \SDRAM_controller|Selector63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N6
cycloneive_lcell_comb \SDRAM_controller|Selector63~1 (
// Equation(s):
// \SDRAM_controller|Selector63~1_combout  = (\SDRAM_controller|state.S_MODE~q ) # ((\SDRAM_controller|Selector63~0_combout ) # ((!\SDRAM_controller|WideOr54~0_combout  & \SDRAM_controller|sdram_a [1])))

	.dataa(\SDRAM_controller|WideOr54~0_combout ),
	.datab(\SDRAM_controller|state.S_MODE~q ),
	.datac(\SDRAM_controller|sdram_a [1]),
	.datad(\SDRAM_controller|Selector63~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector63~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector63~1 .lut_mask = 16'hFFDC;
defparam \SDRAM_controller|Selector63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N7
dffeas \SDRAM_controller|sdram_a[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector63~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N18
cycloneive_lcell_comb \SDRAM_controller|Selector62~0 (
// Equation(s):
// \SDRAM_controller|Selector62~0_combout  = (\SDRAM_controller|Selector5~0_combout  & (((\SDRAM_controller|sdram_a [2] & \SDRAM_controller|Selector54~0_combout )))) # (!\SDRAM_controller|Selector5~0_combout  & (\SDRAM_controller|address_hold [0]))

	.dataa(\SDRAM_controller|address_hold [0]),
	.datab(\SDRAM_controller|Selector5~0_combout ),
	.datac(\SDRAM_controller|sdram_a [2]),
	.datad(\SDRAM_controller|Selector54~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector62~0 .lut_mask = 16'hE222;
defparam \SDRAM_controller|Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N22
cycloneive_lcell_comb \SDRAM_controller|Selector62~1 (
// Equation(s):
// \SDRAM_controller|Selector62~1_combout  = (\SDRAM_controller|Selector62~0_combout ) # ((!\SDRAM_controller|WideOr56~0_combout  & \SDRAM_controller|address_hold [8]))

	.dataa(gnd),
	.datab(\SDRAM_controller|WideOr56~0_combout ),
	.datac(\SDRAM_controller|address_hold [8]),
	.datad(\SDRAM_controller|Selector62~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector62~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector62~1 .lut_mask = 16'hFF30;
defparam \SDRAM_controller|Selector62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N23
dffeas \SDRAM_controller|sdram_a[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector62~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N26
cycloneive_lcell_comb \SDRAM_controller|Selector61~0 (
// Equation(s):
// \SDRAM_controller|Selector61~0_combout  = (\SDRAM_controller|Selector5~0_combout  & (((\SDRAM_controller|Selector54~0_combout  & \SDRAM_controller|sdram_a [3])))) # (!\SDRAM_controller|Selector5~0_combout  & (\SDRAM_controller|address_hold [1]))

	.dataa(\SDRAM_controller|address_hold [1]),
	.datab(\SDRAM_controller|Selector54~0_combout ),
	.datac(\SDRAM_controller|Selector5~0_combout ),
	.datad(\SDRAM_controller|sdram_a [3]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector61~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector61~0 .lut_mask = 16'hCA0A;
defparam \SDRAM_controller|Selector61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N0
cycloneive_lcell_comb \SDRAM_controller|Selector61~1 (
// Equation(s):
// \SDRAM_controller|Selector61~1_combout  = (\SDRAM_controller|Selector61~0_combout ) # ((!\SDRAM_controller|WideOr56~0_combout  & \SDRAM_controller|address_hold [9]))

	.dataa(\SDRAM_controller|Selector61~0_combout ),
	.datab(\SDRAM_controller|WideOr56~0_combout ),
	.datac(\SDRAM_controller|address_hold [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector61~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector61~1 .lut_mask = 16'hBABA;
defparam \SDRAM_controller|Selector61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N1
dffeas \SDRAM_controller|sdram_a[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector61~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[3] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N28
cycloneive_lcell_comb \SDRAM_controller|Selector60~0 (
// Equation(s):
// \SDRAM_controller|Selector60~0_combout  = (\SDRAM_controller|Selector5~0_combout  & (((\SDRAM_controller|Selector54~0_combout  & \SDRAM_controller|sdram_a [4])))) # (!\SDRAM_controller|Selector5~0_combout  & (\SDRAM_controller|address_hold [2]))

	.dataa(\SDRAM_controller|address_hold [2]),
	.datab(\SDRAM_controller|Selector54~0_combout ),
	.datac(\SDRAM_controller|Selector5~0_combout ),
	.datad(\SDRAM_controller|sdram_a [4]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector60~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector60~0 .lut_mask = 16'hCA0A;
defparam \SDRAM_controller|Selector60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N2
cycloneive_lcell_comb \SDRAM_controller|Selector60~1 (
// Equation(s):
// \SDRAM_controller|Selector60~1_combout  = (\SDRAM_controller|Selector60~0_combout ) # ((!\SDRAM_controller|WideOr56~0_combout  & \SDRAM_controller|address_hold [10]))

	.dataa(gnd),
	.datab(\SDRAM_controller|WideOr56~0_combout ),
	.datac(\SDRAM_controller|address_hold [10]),
	.datad(\SDRAM_controller|Selector60~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector60~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector60~1 .lut_mask = 16'hFF30;
defparam \SDRAM_controller|Selector60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N3
dffeas \SDRAM_controller|sdram_a[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector60~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[4] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N24
cycloneive_lcell_comb \SDRAM_controller|Selector59~0 (
// Equation(s):
// \SDRAM_controller|Selector59~0_combout  = (\SDRAM_controller|Selector5~0_combout  & ((\SDRAM_controller|sdram_a [5]) # ((!\SDRAM_controller|Selector54~0_combout )))) # (!\SDRAM_controller|Selector5~0_combout  & (((\SDRAM_controller|address_hold [3]))))

	.dataa(\SDRAM_controller|sdram_a [5]),
	.datab(\SDRAM_controller|Selector5~0_combout ),
	.datac(\SDRAM_controller|address_hold [3]),
	.datad(\SDRAM_controller|Selector54~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector59~0 .lut_mask = 16'hB8FC;
defparam \SDRAM_controller|Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N10
cycloneive_lcell_comb \SDRAM_controller|Selector59~1 (
// Equation(s):
// \SDRAM_controller|Selector59~1_combout  = (\SDRAM_controller|Selector59~0_combout  & ((\SDRAM_controller|WideOr56~0_combout ) # (\SDRAM_controller|address_hold [11])))

	.dataa(gnd),
	.datab(\SDRAM_controller|WideOr56~0_combout ),
	.datac(\SDRAM_controller|address_hold [11]),
	.datad(\SDRAM_controller|Selector59~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector59~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector59~1 .lut_mask = 16'hFC00;
defparam \SDRAM_controller|Selector59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N11
dffeas \SDRAM_controller|sdram_a[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector59~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[5] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N12
cycloneive_lcell_comb \SDRAM_controller|Selector58~0 (
// Equation(s):
// \SDRAM_controller|Selector58~0_combout  = (\SDRAM_controller|Selector5~0_combout  & (((\SDRAM_controller|Selector54~0_combout  & \SDRAM_controller|sdram_a [6])))) # (!\SDRAM_controller|Selector5~0_combout  & (\SDRAM_controller|address_hold [4]))

	.dataa(\SDRAM_controller|address_hold [4]),
	.datab(\SDRAM_controller|Selector54~0_combout ),
	.datac(\SDRAM_controller|Selector5~0_combout ),
	.datad(\SDRAM_controller|sdram_a [6]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector58~0 .lut_mask = 16'hCA0A;
defparam \SDRAM_controller|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N20
cycloneive_lcell_comb \SDRAM_controller|Selector58~1 (
// Equation(s):
// \SDRAM_controller|Selector58~1_combout  = (\SDRAM_controller|Selector58~0_combout ) # ((!\SDRAM_controller|WideOr56~0_combout  & \SDRAM_controller|address_hold [12]))

	.dataa(gnd),
	.datab(\SDRAM_controller|WideOr56~0_combout ),
	.datac(\SDRAM_controller|address_hold [12]),
	.datad(\SDRAM_controller|Selector58~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector58~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector58~1 .lut_mask = 16'hFF30;
defparam \SDRAM_controller|Selector58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N21
dffeas \SDRAM_controller|sdram_a[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector58~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[6] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N16
cycloneive_lcell_comb \SDRAM_controller|Selector57~0 (
// Equation(s):
// \SDRAM_controller|Selector57~0_combout  = (\SDRAM_controller|Selector5~0_combout  & (((\SDRAM_controller|sdram_a [7] & \SDRAM_controller|Selector54~0_combout )))) # (!\SDRAM_controller|Selector5~0_combout  & (\SDRAM_controller|address_hold [5]))

	.dataa(\SDRAM_controller|address_hold [5]),
	.datab(\SDRAM_controller|Selector5~0_combout ),
	.datac(\SDRAM_controller|sdram_a [7]),
	.datad(\SDRAM_controller|Selector54~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector57~0 .lut_mask = 16'hE222;
defparam \SDRAM_controller|Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N14
cycloneive_lcell_comb \SDRAM_controller|Selector57~1 (
// Equation(s):
// \SDRAM_controller|Selector57~1_combout  = (\SDRAM_controller|Selector57~0_combout ) # ((!\SDRAM_controller|WideOr56~0_combout  & \SDRAM_controller|address_hold [13]))

	.dataa(gnd),
	.datab(\SDRAM_controller|WideOr56~0_combout ),
	.datac(\SDRAM_controller|address_hold [13]),
	.datad(\SDRAM_controller|Selector57~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector57~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector57~1 .lut_mask = 16'hFF30;
defparam \SDRAM_controller|Selector57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N15
dffeas \SDRAM_controller|sdram_a[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector57~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[7] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N26
cycloneive_lcell_comb \SDRAM_controller|Selector56~0 (
// Equation(s):
// \SDRAM_controller|Selector56~0_combout  = (\SDRAM_controller|WideOr56~0_combout  & (((\SDRAM_controller|sdram_a [8] & !\SDRAM_controller|WideOr54~0_combout )))) # (!\SDRAM_controller|WideOr56~0_combout  & ((\SDRAM_controller|address_hold [14]) # 
// ((\SDRAM_controller|sdram_a [8] & !\SDRAM_controller|WideOr54~0_combout ))))

	.dataa(\SDRAM_controller|WideOr56~0_combout ),
	.datab(\SDRAM_controller|address_hold [14]),
	.datac(\SDRAM_controller|sdram_a [8]),
	.datad(\SDRAM_controller|WideOr54~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector56~0 .lut_mask = 16'h44F4;
defparam \SDRAM_controller|Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N27
dffeas \SDRAM_controller|sdram_a[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector56~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[8] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N0
cycloneive_lcell_comb \SDRAM_controller|Selector55~0 (
// Equation(s):
// \SDRAM_controller|Selector55~0_combout  = (\SDRAM_controller|WideOr56~0_combout  & (((\SDRAM_controller|sdram_a [9] & !\SDRAM_controller|WideOr54~0_combout )))) # (!\SDRAM_controller|WideOr56~0_combout  & ((\SDRAM_controller|address_hold [15]) # 
// ((\SDRAM_controller|sdram_a [9] & !\SDRAM_controller|WideOr54~0_combout ))))

	.dataa(\SDRAM_controller|WideOr56~0_combout ),
	.datab(\SDRAM_controller|address_hold [15]),
	.datac(\SDRAM_controller|sdram_a [9]),
	.datad(\SDRAM_controller|WideOr54~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector55~0 .lut_mask = 16'h44F4;
defparam \SDRAM_controller|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N1
dffeas \SDRAM_controller|sdram_a[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[9] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N30
cycloneive_lcell_comb \SDRAM_controller|Selector54~1 (
// Equation(s):
// \SDRAM_controller|Selector54~1_combout  = ((\SDRAM_controller|address_hold [16] & !\SDRAM_controller|WideOr56~0_combout )) # (!\SDRAM_controller|Selector5~0_combout )

	.dataa(gnd),
	.datab(\SDRAM_controller|Selector5~0_combout ),
	.datac(\SDRAM_controller|address_hold [16]),
	.datad(\SDRAM_controller|WideOr56~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector54~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector54~1 .lut_mask = 16'h33F3;
defparam \SDRAM_controller|Selector54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N4
cycloneive_lcell_comb \SDRAM_controller|Selector54~2 (
// Equation(s):
// \SDRAM_controller|Selector54~2_combout  = (\SDRAM_controller|Selector54~1_combout ) # ((\SDRAM_controller|state.S_INIT_DEVICE~q ) # ((\SDRAM_controller|sdram_a [10] & \SDRAM_controller|Selector54~0_combout )))

	.dataa(\SDRAM_controller|Selector54~1_combout ),
	.datab(\SDRAM_controller|state.S_INIT_DEVICE~q ),
	.datac(\SDRAM_controller|sdram_a [10]),
	.datad(\SDRAM_controller|Selector54~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector54~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector54~2 .lut_mask = 16'hFEEE;
defparam \SDRAM_controller|Selector54~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N5
dffeas \SDRAM_controller|sdram_a[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector54~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[10] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N22
cycloneive_lcell_comb \SDRAM_controller|Selector53~0 (
// Equation(s):
// \SDRAM_controller|Selector53~0_combout  = (\SDRAM_controller|WideOr56~0_combout  & (((\SDRAM_controller|sdram_a [11] & !\SDRAM_controller|WideOr54~0_combout )))) # (!\SDRAM_controller|WideOr56~0_combout  & ((\SDRAM_controller|address_hold [17]) # 
// ((\SDRAM_controller|sdram_a [11] & !\SDRAM_controller|WideOr54~0_combout ))))

	.dataa(\SDRAM_controller|WideOr56~0_combout ),
	.datab(\SDRAM_controller|address_hold [17]),
	.datac(\SDRAM_controller|sdram_a [11]),
	.datad(\SDRAM_controller|WideOr54~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector53~0 .lut_mask = 16'h44F4;
defparam \SDRAM_controller|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N23
dffeas \SDRAM_controller|sdram_a[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector53~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[11] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N20
cycloneive_lcell_comb \SDRAM_controller|Selector66~0 (
// Equation(s):
// \SDRAM_controller|Selector66~0_combout  = (\SDRAM_controller|WideOr56~0_combout  & (!\SDRAM_controller|state.S_MODE~q  & (\SDRAM_controller|sdram_ba [0]))) # (!\SDRAM_controller|WideOr56~0_combout  & (((\SDRAM_controller|address_hold [18]))))

	.dataa(\SDRAM_controller|WideOr56~0_combout ),
	.datab(\SDRAM_controller|state.S_MODE~q ),
	.datac(\SDRAM_controller|sdram_ba [0]),
	.datad(\SDRAM_controller|address_hold [18]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector66~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector66~0 .lut_mask = 16'h7520;
defparam \SDRAM_controller|Selector66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N21
dffeas \SDRAM_controller|sdram_ba[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector66~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_ba [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_ba[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_ba[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N4
cycloneive_lcell_comb \SDRAM_controller|Selector65~0 (
// Equation(s):
// \SDRAM_controller|Selector65~0_combout  = (\SDRAM_controller|WideOr56~0_combout  & (!\SDRAM_controller|state.S_MODE~q  & (\SDRAM_controller|sdram_ba [1]))) # (!\SDRAM_controller|WideOr56~0_combout  & (((\SDRAM_controller|address_hold [19]))))

	.dataa(\SDRAM_controller|WideOr56~0_combout ),
	.datab(\SDRAM_controller|state.S_MODE~q ),
	.datac(\SDRAM_controller|sdram_ba [1]),
	.datad(\SDRAM_controller|address_hold [19]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector65~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector65~0 .lut_mask = 16'h7520;
defparam \SDRAM_controller|Selector65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N5
dffeas \SDRAM_controller|sdram_ba[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector65~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_ba [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_ba[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_ba[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N26
cycloneive_lcell_comb \SDRAM_controller|Selector5~1 (
// Equation(s):
// \SDRAM_controller|Selector5~1_combout  = (\SDRAM_controller|Selector5~0_combout  & (!\SDRAM_controller|state.S_READ_P2_NOP1~q  & (\SDRAM_controller|sdram_dqm [0] & !\SDRAM_controller|state.S_READ_P1_NOP1~q )))

	.dataa(\SDRAM_controller|Selector5~0_combout ),
	.datab(\SDRAM_controller|state.S_READ_P2_NOP1~q ),
	.datac(\SDRAM_controller|sdram_dqm [0]),
	.datad(\SDRAM_controller|state.S_READ_P1_NOP1~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector5~1 .lut_mask = 16'h0020;
defparam \SDRAM_controller|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N24
cycloneive_lcell_comb \SDRAM_controller|Selector5~2 (
// Equation(s):
// \SDRAM_controller|Selector5~2_combout  = ((\SDRAM_controller|state.S_INIT_DEVICE~q ) # ((\SDRAM_controller|state.S_MODE~q ) # (\SDRAM_controller|state.S_REFRESH~q ))) # (!\SDRAM_controller|WideOr56~0_combout )

	.dataa(\SDRAM_controller|WideOr56~0_combout ),
	.datab(\SDRAM_controller|state.S_INIT_DEVICE~q ),
	.datac(\SDRAM_controller|state.S_MODE~q ),
	.datad(\SDRAM_controller|state.S_REFRESH~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector5~2 .lut_mask = 16'hFFFD;
defparam \SDRAM_controller|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N4
cycloneive_lcell_comb \SDRAM_controller|Selector5~3 (
// Equation(s):
// \SDRAM_controller|Selector5~3_combout  = (\SDRAM_controller|Selector5~1_combout ) # (((\SDRAM_controller|Selector5~2_combout ) # (!\SDRAM_controller|Selector3~1_combout )) # (!\SDRAM_controller|Selector3~0_combout ))

	.dataa(\SDRAM_controller|Selector5~1_combout ),
	.datab(\SDRAM_controller|Selector3~0_combout ),
	.datac(\SDRAM_controller|Selector3~1_combout ),
	.datad(\SDRAM_controller|Selector5~2_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector5~3 .lut_mask = 16'hFFBF;
defparam \SDRAM_controller|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y2_N5
dffeas \SDRAM_controller|sdram_dqm[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_dqm [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_dqm[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_dqm[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N17
dffeas \VGA_inst|VDG|DD_s[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_inst|VDG|DD_s[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DD_s [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DD_s[2] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DD_s[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N19
dffeas \VGA_inst|VDG|DD_s[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_inst|VDG|DD_s[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DD_s [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DD_s[0] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DD_s[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N9
dffeas \VGA_inst|VDG|DD_s[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_inst|VDG|DD_s[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DD_s [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DD_s[4] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DD_s[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N25
dffeas \VGA_inst|VDG|DD_s[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_inst|VDG|DD_s[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DD_s [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DD_s[6] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DD_s[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneive_lcell_comb \VGA_inst|VDG|Mux2~0 (
// Equation(s):
// \VGA_inst|VDG|Mux2~0_combout  = (\VGA_inst|VDG|col_count [1] & ((\VGA_inst|VDG|DD_s [4]) # ((\VGA_inst|VDG|col_count [2])))) # (!\VGA_inst|VDG|col_count [1] & (((\VGA_inst|VDG|DD_s [6] & !\VGA_inst|VDG|col_count [2]))))

	.dataa(\VGA_inst|VDG|col_count [1]),
	.datab(\VGA_inst|VDG|DD_s [4]),
	.datac(\VGA_inst|VDG|DD_s [6]),
	.datad(\VGA_inst|VDG|col_count [2]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Mux2~0 .lut_mask = 16'hAAD8;
defparam \VGA_inst|VDG|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneive_lcell_comb \VGA_inst|VDG|Mux2~1 (
// Equation(s):
// \VGA_inst|VDG|Mux2~1_combout  = (\VGA_inst|VDG|col_count [2] & ((\VGA_inst|VDG|Mux2~0_combout  & ((\VGA_inst|VDG|DD_s [0]))) # (!\VGA_inst|VDG|Mux2~0_combout  & (\VGA_inst|VDG|DD_s [2])))) # (!\VGA_inst|VDG|col_count [2] & (((\VGA_inst|VDG|Mux2~0_combout 
// ))))

	.dataa(\VGA_inst|VDG|DD_s [2]),
	.datab(\VGA_inst|VDG|col_count [2]),
	.datac(\VGA_inst|VDG|DD_s [0]),
	.datad(\VGA_inst|VDG|Mux2~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Mux2~1 .lut_mask = 16'hF388;
defparam \VGA_inst|VDG|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N27
dffeas \VGA_inst|VDG|DD_s[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_inst|VDG|DD_s[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DD_s [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DD_s[5] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DD_s[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N31
dffeas \VGA_inst|VDG|DD_s[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_inst|VDG|DD_s[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DD_s [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DD_s[7] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DD_s[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneive_lcell_comb \VGA_inst|VDG|H4 (
// Equation(s):
// \VGA_inst|VDG|H4~combout  = (\VGA_inst|VDG|cell_line [3]) # ((\VGA_inst|VDG|cell_line [2] & \VGA_inst|VDG|cell_line [1]))

	.dataa(\VGA_inst|VDG|cell_line [2]),
	.datab(\VGA_inst|VDG|cell_line [3]),
	.datac(gnd),
	.datad(\VGA_inst|VDG|cell_line [1]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|H4~combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|H4 .lut_mask = 16'hEECC;
defparam \VGA_inst|VDG|H4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N13
dffeas \VGA_inst|VDG|DD_s[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_inst|VDG|DD_s[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DD_s [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DD_s[3] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DD_s[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneive_lcell_comb \VGA_inst|VDG|E4~0 (
// Equation(s):
// \VGA_inst|VDG|E4~0_combout  = (\VGA_inst|VDG|H4~combout  & (((\VGA_inst|VDG|col_count [2])))) # (!\VGA_inst|VDG|H4~combout  & ((\VGA_inst|VDG|col_count [2] & (\VGA_inst|VDG|DD_s [2])) # (!\VGA_inst|VDG|col_count [2] & ((\VGA_inst|VDG|DD_s [3])))))

	.dataa(\VGA_inst|VDG|DD_s [2]),
	.datab(\VGA_inst|VDG|H4~combout ),
	.datac(\VGA_inst|VDG|DD_s [3]),
	.datad(\VGA_inst|VDG|col_count [2]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|E4~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|E4~0 .lut_mask = 16'hEE30;
defparam \VGA_inst|VDG|E4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N1
dffeas \VGA_inst|VDG|DD_s[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_inst|VDG|DD_s[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DD_s [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DD_s[1] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DD_s[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneive_lcell_comb \VGA_inst|VDG|E4~1 (
// Equation(s):
// \VGA_inst|VDG|E4~1_combout  = (\VGA_inst|VDG|E4~0_combout  & (((\VGA_inst|VDG|DD_s [0])) # (!\VGA_inst|VDG|H4~combout ))) # (!\VGA_inst|VDG|E4~0_combout  & (\VGA_inst|VDG|H4~combout  & (\VGA_inst|VDG|DD_s [1])))

	.dataa(\VGA_inst|VDG|E4~0_combout ),
	.datab(\VGA_inst|VDG|H4~combout ),
	.datac(\VGA_inst|VDG|DD_s [1]),
	.datad(\VGA_inst|VDG|DD_s [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|E4~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|E4~1 .lut_mask = 16'hEA62;
defparam \VGA_inst|VDG|E4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneive_lcell_comb \VGA_inst|VDG|next_G~0 (
// Equation(s):
// \VGA_inst|VDG|next_G~0_combout  = (\VGA_inst|VDG|DD_s [7] & (!\VGA_inst|VDG|AG_s~q  & \VGA_inst|VDG|E4~1_combout ))

	.dataa(\VGA_inst|VDG|DD_s [7]),
	.datab(\VGA_inst|VDG|AG_s~q ),
	.datac(gnd),
	.datad(\VGA_inst|VDG|E4~1_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_G~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_G~0 .lut_mask = 16'h2200;
defparam \VGA_inst|VDG|next_G~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneive_lcell_comb \VGA_inst|VDG|next_R~0 (
// Equation(s):
// \VGA_inst|VDG|next_R~0_combout  = (\VGA_inst|VDG|next_G~0_combout  & ((\VGA_inst|VDG|DD_s [4] & ((\VGA_inst|VDG|DD_s [5]) # (!\VGA_inst|VDG|DD_s [6]))) # (!\VGA_inst|VDG|DD_s [4] & ((\VGA_inst|VDG|DD_s [6])))))

	.dataa(\VGA_inst|VDG|DD_s [5]),
	.datab(\VGA_inst|VDG|next_G~0_combout ),
	.datac(\VGA_inst|VDG|DD_s [4]),
	.datad(\VGA_inst|VDG|DD_s [6]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_R~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_R~0 .lut_mask = 16'h8CC0;
defparam \VGA_inst|VDG|next_R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneive_lcell_comb \VGA_inst|VDG|next_R~1 (
// Equation(s):
// \VGA_inst|VDG|next_R~1_combout  = (\VGA_inst|VDG|active_area_s~q  & ((\VGA_inst|VDG|next_R~0_combout ) # ((\VGA_inst|VDG|AG_s~q  & \VGA_inst|VDG|Mux2~1_combout ))))

	.dataa(\VGA_inst|VDG|active_area_s~q ),
	.datab(\VGA_inst|VDG|AG_s~q ),
	.datac(\VGA_inst|VDG|Mux2~1_combout ),
	.datad(\VGA_inst|VDG|next_R~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_R~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_R~1 .lut_mask = 16'hAA80;
defparam \VGA_inst|VDG|next_R~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N5
dffeas \VGA_inst|VDG|R (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_R~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|R .is_wysiwyg = "true";
defparam \VGA_inst|VDG|R .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneive_lcell_comb \VGA_inst|VDG|next_G~1 (
// Equation(s):
// \VGA_inst|VDG|next_G~1_combout  = (\VGA_inst|VDG|next_G~0_combout  & (((\VGA_inst|VDG|DD_s [4] & \VGA_inst|VDG|DD_s [6])) # (!\VGA_inst|VDG|DD_s [5])))

	.dataa(\VGA_inst|VDG|DD_s [5]),
	.datab(\VGA_inst|VDG|next_G~0_combout ),
	.datac(\VGA_inst|VDG|DD_s [4]),
	.datad(\VGA_inst|VDG|DD_s [6]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_G~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_G~1 .lut_mask = 16'hC444;
defparam \VGA_inst|VDG|next_G~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|VDG|DD_s[6]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [5],\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [4],\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [3],\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [2],
\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [1],\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [0],\VGA_inst|VDG|cell_line [3],\VGA_inst|VDG|cell_line [2],\VGA_inst|VDG|cell_line [1],\VGA_inst|VDG|cell_line [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "MC10_CHR16.hex";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ALTSYNCRAM";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h000000000000002000080401004221107000000000000000008020080200808080808000000000000000000000003F800007F0000000000000000000000808080808020080200800000000000000004010180000030180000000000000000000000030180000030180000000000000000000007004010087C422110878000000;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h0000000000784221108784221108780000000000000000201008040100421108FC0000000000000000784221108F84020080380000000000000000784201008047C20100FC000000000000000008043F110884412050180000000000000000784201008081802008FC0000000000000000FC40100600802011087800000000000000007C0804020100814060100000000000000000784221188B44621108780000000000000000008020080200802008000000000000000000C06000000000000000000000000000000000000000001FC00000000000000000000000004010180C0000000000000000000000000000001008041FC10080400000000000000000;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000008150705408000000000000000000000C01004020100804040C000000000000000001810100804020100401800000000000000000000000000020080C0600000000000000000F48445140405044220E000000000000000001C8A27080200872289C0000000000000000020FC09048F890481F820000000000000000088447F11088447F1108800000000000000000000000000000140A0500000000000000000200000040201008040000000000000000000000000000000000000000000000000000000000008080F820080000000000000000000000000000000082220A0200000000000000000700804020100804020700000000000000000020202;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h020202020200000000000000000000702010080402010080700000000000000001FC8020080200802009FC00000000000000002010080402028222090400000000000000010482220A020282220904000000000000000088AA49249248241209040000000000000000202822209048241209040000000000000000784221108844221108840000000000000000201008040201008041FC0000000000000000784201008784020108780000000000000000844424140F84221108F80000000000000000744425108844221108780000000000000000804020100F84221108F8000000000000000078422110884422110878000000000000000104824322924A26;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h1209040000000000000001048241209249255319040000000000000000FC4020100804020100800000000000000000844424140C050241108400000000000000006048040201008040207C0000000000000000701008040201008040700000000000000000844221108FC42211088400000000000000007446211089C4020108780000000000000000804020100F04020100FC0000000000000000FC4020100F84020100FC0000000000000000F02411088442211090F00000000000000000382220100804020088380000000000000000F82211088782211088F80000000000000000844221108FC4221090300000000000000000F89249248C40201208F800;
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cycloneive_lcell_comb \VGA_inst|VDG|Mux0~0 (
// Equation(s):
// \VGA_inst|VDG|Mux0~0_combout  = (\VGA_inst|VDG|col_count [1] & ((\VGA_inst|VDG|col_count [0]) # ((\VGA_inst|VDG|MCM_data_s [5])))) # (!\VGA_inst|VDG|col_count [1] & (!\VGA_inst|VDG|col_count [0] & (\VGA_inst|VDG|MCM_data_s [7])))

	.dataa(\VGA_inst|VDG|col_count [1]),
	.datab(\VGA_inst|VDG|col_count [0]),
	.datac(\VGA_inst|VDG|MCM_data_s [7]),
	.datad(\VGA_inst|VDG|MCM_data_s [5]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Mux0~0 .lut_mask = 16'hBA98;
defparam \VGA_inst|VDG|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cycloneive_lcell_comb \VGA_inst|VDG|Mux0~1 (
// Equation(s):
// \VGA_inst|VDG|Mux0~1_combout  = (\VGA_inst|VDG|Mux0~0_combout  & (((\VGA_inst|VDG|MCM_data_s [4]) # (!\VGA_inst|VDG|col_count [0])))) # (!\VGA_inst|VDG|Mux0~0_combout  & (\VGA_inst|VDG|MCM_data_s [6] & (\VGA_inst|VDG|col_count [0])))

	.dataa(\VGA_inst|VDG|Mux0~0_combout ),
	.datab(\VGA_inst|VDG|MCM_data_s [6]),
	.datac(\VGA_inst|VDG|col_count [0]),
	.datad(\VGA_inst|VDG|MCM_data_s [4]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Mux0~1 .lut_mask = 16'hEA4A;
defparam \VGA_inst|VDG|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneive_lcell_comb \VGA_inst|VDG|Mux0~2 (
// Equation(s):
// \VGA_inst|VDG|Mux0~2_combout  = (\VGA_inst|VDG|col_count [0] & (((\VGA_inst|VDG|col_count [1])))) # (!\VGA_inst|VDG|col_count [0] & ((\VGA_inst|VDG|col_count [1] & ((\VGA_inst|VDG|MCM_data_s [1]))) # (!\VGA_inst|VDG|col_count [1] & 
// (\VGA_inst|VDG|MCM_data_s [3]))))

	.dataa(\VGA_inst|VDG|col_count [0]),
	.datab(\VGA_inst|VDG|MCM_data_s [3]),
	.datac(\VGA_inst|VDG|col_count [1]),
	.datad(\VGA_inst|VDG|MCM_data_s [1]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Mux0~2 .lut_mask = 16'hF4A4;
defparam \VGA_inst|VDG|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneive_lcell_comb \VGA_inst|VDG|Mux0~3 (
// Equation(s):
// \VGA_inst|VDG|Mux0~3_combout  = (\VGA_inst|VDG|Mux0~2_combout  & (((\VGA_inst|VDG|MCM_data_s [0]) # (!\VGA_inst|VDG|col_count [0])))) # (!\VGA_inst|VDG|Mux0~2_combout  & (\VGA_inst|VDG|MCM_data_s [2] & (\VGA_inst|VDG|col_count [0])))

	.dataa(\VGA_inst|VDG|Mux0~2_combout ),
	.datab(\VGA_inst|VDG|MCM_data_s [2]),
	.datac(\VGA_inst|VDG|col_count [0]),
	.datad(\VGA_inst|VDG|MCM_data_s [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Mux0~3 .lut_mask = 16'hEA4A;
defparam \VGA_inst|VDG|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cycloneive_lcell_comb \VGA_inst|VDG|next_G~2 (
// Equation(s):
// \VGA_inst|VDG|next_G~2_combout  = \VGA_inst|VDG|DD_s [6] $ (((\VGA_inst|VDG|col_count [2] & ((\VGA_inst|VDG|Mux0~3_combout ))) # (!\VGA_inst|VDG|col_count [2] & (\VGA_inst|VDG|Mux0~1_combout ))))

	.dataa(\VGA_inst|VDG|Mux0~1_combout ),
	.datab(\VGA_inst|VDG|DD_s [6]),
	.datac(\VGA_inst|VDG|Mux0~3_combout ),
	.datad(\VGA_inst|VDG|col_count [2]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_G~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_G~2 .lut_mask = 16'h3C66;
defparam \VGA_inst|VDG|next_G~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneive_lcell_comb \VGA_inst|VDG|next_G~3 (
// Equation(s):
// \VGA_inst|VDG|next_G~3_combout  = (\VGA_inst|VDG|next_G~1_combout ) # ((!\VGA_inst|VDG|AG_s~q  & (!\VGA_inst|VDG|DD_s [7] & \VGA_inst|VDG|next_G~2_combout )))

	.dataa(\VGA_inst|VDG|next_G~1_combout ),
	.datab(\VGA_inst|VDG|AG_s~q ),
	.datac(\VGA_inst|VDG|DD_s [7]),
	.datad(\VGA_inst|VDG|next_G~2_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_G~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_G~3 .lut_mask = 16'hABAA;
defparam \VGA_inst|VDG|next_G~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneive_lcell_comb \VGA_inst|VDG|Mux1~0 (
// Equation(s):
// \VGA_inst|VDG|Mux1~0_combout  = (\VGA_inst|VDG|col_count [1] & (((\VGA_inst|VDG|col_count [2])))) # (!\VGA_inst|VDG|col_count [1] & ((\VGA_inst|VDG|col_count [2] & (!\VGA_inst|VDG|DD_s [3])) # (!\VGA_inst|VDG|col_count [2] & ((!\VGA_inst|VDG|DD_s [7])))))

	.dataa(\VGA_inst|VDG|col_count [1]),
	.datab(\VGA_inst|VDG|DD_s [3]),
	.datac(\VGA_inst|VDG|DD_s [7]),
	.datad(\VGA_inst|VDG|col_count [2]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Mux1~0 .lut_mask = 16'hBB05;
defparam \VGA_inst|VDG|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneive_lcell_comb \VGA_inst|VDG|Mux1~1 (
// Equation(s):
// \VGA_inst|VDG|Mux1~1_combout  = (\VGA_inst|VDG|col_count [1] & ((\VGA_inst|VDG|Mux1~0_combout  & (!\VGA_inst|VDG|DD_s [1])) # (!\VGA_inst|VDG|Mux1~0_combout  & ((!\VGA_inst|VDG|DD_s [5]))))) # (!\VGA_inst|VDG|col_count [1] & 
// (((\VGA_inst|VDG|Mux1~0_combout ))))

	.dataa(\VGA_inst|VDG|col_count [1]),
	.datab(\VGA_inst|VDG|DD_s [1]),
	.datac(\VGA_inst|VDG|DD_s [5]),
	.datad(\VGA_inst|VDG|Mux1~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Mux1~1 .lut_mask = 16'h770A;
defparam \VGA_inst|VDG|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneive_lcell_comb \VGA_inst|VDG|next_G~4 (
// Equation(s):
// \VGA_inst|VDG|next_G~4_combout  = (\VGA_inst|VDG|active_area_s~q  & ((\VGA_inst|VDG|next_G~3_combout ) # ((\VGA_inst|VDG|AG_s~q  & \VGA_inst|VDG|Mux1~1_combout ))))

	.dataa(\VGA_inst|VDG|active_area_s~q ),
	.datab(\VGA_inst|VDG|AG_s~q ),
	.datac(\VGA_inst|VDG|next_G~3_combout ),
	.datad(\VGA_inst|VDG|Mux1~1_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_G~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_G~4 .lut_mask = 16'hA8A0;
defparam \VGA_inst|VDG|next_G~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N3
dffeas \VGA_inst|VDG|G (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_G~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|G~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|G .is_wysiwyg = "true";
defparam \VGA_inst|VDG|G .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneive_lcell_comb \VGA_inst|VDG|next_B~1 (
// Equation(s):
// \VGA_inst|VDG|next_B~1_combout  = (\VGA_inst|VDG|DD_s [5] & (!\VGA_inst|VDG|DD_s [4])) # (!\VGA_inst|VDG|DD_s [5] & ((\VGA_inst|VDG|DD_s [6])))

	.dataa(\VGA_inst|VDG|DD_s [5]),
	.datab(gnd),
	.datac(\VGA_inst|VDG|DD_s [4]),
	.datad(\VGA_inst|VDG|DD_s [6]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_B~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_B~1 .lut_mask = 16'h5F0A;
defparam \VGA_inst|VDG|next_B~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneive_lcell_comb \VGA_inst|VDG|next_B~0 (
// Equation(s):
// \VGA_inst|VDG|next_B~0_combout  = (!\VGA_inst|VDG|Mux1~1_combout  & (!\VGA_inst|VDG|Mux2~1_combout  & \VGA_inst|VDG|AG_s~q ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|Mux1~1_combout ),
	.datac(\VGA_inst|VDG|Mux2~1_combout ),
	.datad(\VGA_inst|VDG|AG_s~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_B~0 .lut_mask = 16'h0300;
defparam \VGA_inst|VDG|next_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneive_lcell_comb \VGA_inst|VDG|next_B~2 (
// Equation(s):
// \VGA_inst|VDG|next_B~2_combout  = (\VGA_inst|VDG|active_area_s~q  & ((\VGA_inst|VDG|next_B~0_combout ) # ((\VGA_inst|VDG|next_B~1_combout  & \VGA_inst|VDG|next_G~0_combout ))))

	.dataa(\VGA_inst|VDG|active_area_s~q ),
	.datab(\VGA_inst|VDG|next_B~1_combout ),
	.datac(\VGA_inst|VDG|next_B~0_combout ),
	.datad(\VGA_inst|VDG|next_G~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_B~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_B~2 .lut_mask = 16'hA8A0;
defparam \VGA_inst|VDG|next_B~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N11
dffeas \VGA_inst|VDG|B (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_B~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|B .is_wysiwyg = "true";
defparam \VGA_inst|VDG|B .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N10
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[0]~51 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[0]~51_combout  = !\multi_hex|frame_clk_inst|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\multi_hex|frame_clk_inst|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\multi_hex|frame_clk_inst|count[0]~51_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[0]~51 .lut_mask = 16'h0F0F;
defparam \multi_hex|frame_clk_inst|count[0]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N11
dffeas \multi_hex|frame_clk_inst|count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[0]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[0] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N16
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[1]~17 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[1]~17_combout  = (\multi_hex|frame_clk_inst|count [0] & (\multi_hex|frame_clk_inst|count [1] $ (VCC))) # (!\multi_hex|frame_clk_inst|count [0] & (\multi_hex|frame_clk_inst|count [1] & VCC))
// \multi_hex|frame_clk_inst|count[1]~18  = CARRY((\multi_hex|frame_clk_inst|count [0] & \multi_hex|frame_clk_inst|count [1]))

	.dataa(\multi_hex|frame_clk_inst|count [0]),
	.datab(\multi_hex|frame_clk_inst|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\multi_hex|frame_clk_inst|count[1]~17_combout ),
	.cout(\multi_hex|frame_clk_inst|count[1]~18 ));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[1]~17 .lut_mask = 16'h6688;
defparam \multi_hex|frame_clk_inst|count[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N17
dffeas \multi_hex|frame_clk_inst|count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[1]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[1] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N18
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[2]~19 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[2]~19_combout  = (\multi_hex|frame_clk_inst|count [2] & (!\multi_hex|frame_clk_inst|count[1]~18 )) # (!\multi_hex|frame_clk_inst|count [2] & ((\multi_hex|frame_clk_inst|count[1]~18 ) # (GND)))
// \multi_hex|frame_clk_inst|count[2]~20  = CARRY((!\multi_hex|frame_clk_inst|count[1]~18 ) # (!\multi_hex|frame_clk_inst|count [2]))

	.dataa(gnd),
	.datab(\multi_hex|frame_clk_inst|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multi_hex|frame_clk_inst|count[1]~18 ),
	.combout(\multi_hex|frame_clk_inst|count[2]~19_combout ),
	.cout(\multi_hex|frame_clk_inst|count[2]~20 ));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[2]~19 .lut_mask = 16'h3C3F;
defparam \multi_hex|frame_clk_inst|count[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N19
dffeas \multi_hex|frame_clk_inst|count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[2]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[2] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N20
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[3]~21 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[3]~21_combout  = (\multi_hex|frame_clk_inst|count [3] & (\multi_hex|frame_clk_inst|count[2]~20  $ (GND))) # (!\multi_hex|frame_clk_inst|count [3] & (!\multi_hex|frame_clk_inst|count[2]~20  & VCC))
// \multi_hex|frame_clk_inst|count[3]~22  = CARRY((\multi_hex|frame_clk_inst|count [3] & !\multi_hex|frame_clk_inst|count[2]~20 ))

	.dataa(gnd),
	.datab(\multi_hex|frame_clk_inst|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multi_hex|frame_clk_inst|count[2]~20 ),
	.combout(\multi_hex|frame_clk_inst|count[3]~21_combout ),
	.cout(\multi_hex|frame_clk_inst|count[3]~22 ));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[3]~21 .lut_mask = 16'hC30C;
defparam \multi_hex|frame_clk_inst|count[3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N21
dffeas \multi_hex|frame_clk_inst|count[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[3]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[3] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N22
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[4]~23 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[4]~23_combout  = (\multi_hex|frame_clk_inst|count [4] & (!\multi_hex|frame_clk_inst|count[3]~22 )) # (!\multi_hex|frame_clk_inst|count [4] & ((\multi_hex|frame_clk_inst|count[3]~22 ) # (GND)))
// \multi_hex|frame_clk_inst|count[4]~24  = CARRY((!\multi_hex|frame_clk_inst|count[3]~22 ) # (!\multi_hex|frame_clk_inst|count [4]))

	.dataa(\multi_hex|frame_clk_inst|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\multi_hex|frame_clk_inst|count[3]~22 ),
	.combout(\multi_hex|frame_clk_inst|count[4]~23_combout ),
	.cout(\multi_hex|frame_clk_inst|count[4]~24 ));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[4]~23 .lut_mask = 16'h5A5F;
defparam \multi_hex|frame_clk_inst|count[4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N23
dffeas \multi_hex|frame_clk_inst|count[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[4]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[4] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N24
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[5]~25 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[5]~25_combout  = (\multi_hex|frame_clk_inst|count [5] & (\multi_hex|frame_clk_inst|count[4]~24  $ (GND))) # (!\multi_hex|frame_clk_inst|count [5] & (!\multi_hex|frame_clk_inst|count[4]~24  & VCC))
// \multi_hex|frame_clk_inst|count[5]~26  = CARRY((\multi_hex|frame_clk_inst|count [5] & !\multi_hex|frame_clk_inst|count[4]~24 ))

	.dataa(gnd),
	.datab(\multi_hex|frame_clk_inst|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multi_hex|frame_clk_inst|count[4]~24 ),
	.combout(\multi_hex|frame_clk_inst|count[5]~25_combout ),
	.cout(\multi_hex|frame_clk_inst|count[5]~26 ));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[5]~25 .lut_mask = 16'hC30C;
defparam \multi_hex|frame_clk_inst|count[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N25
dffeas \multi_hex|frame_clk_inst|count[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[5]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[5] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N26
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[6]~27 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[6]~27_combout  = (\multi_hex|frame_clk_inst|count [6] & (!\multi_hex|frame_clk_inst|count[5]~26 )) # (!\multi_hex|frame_clk_inst|count [6] & ((\multi_hex|frame_clk_inst|count[5]~26 ) # (GND)))
// \multi_hex|frame_clk_inst|count[6]~28  = CARRY((!\multi_hex|frame_clk_inst|count[5]~26 ) # (!\multi_hex|frame_clk_inst|count [6]))

	.dataa(\multi_hex|frame_clk_inst|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\multi_hex|frame_clk_inst|count[5]~26 ),
	.combout(\multi_hex|frame_clk_inst|count[6]~27_combout ),
	.cout(\multi_hex|frame_clk_inst|count[6]~28 ));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[6]~27 .lut_mask = 16'h5A5F;
defparam \multi_hex|frame_clk_inst|count[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N27
dffeas \multi_hex|frame_clk_inst|count[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[6]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[6] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N28
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[7]~29 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[7]~29_combout  = (\multi_hex|frame_clk_inst|count [7] & (\multi_hex|frame_clk_inst|count[6]~28  $ (GND))) # (!\multi_hex|frame_clk_inst|count [7] & (!\multi_hex|frame_clk_inst|count[6]~28  & VCC))
// \multi_hex|frame_clk_inst|count[7]~30  = CARRY((\multi_hex|frame_clk_inst|count [7] & !\multi_hex|frame_clk_inst|count[6]~28 ))

	.dataa(gnd),
	.datab(\multi_hex|frame_clk_inst|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multi_hex|frame_clk_inst|count[6]~28 ),
	.combout(\multi_hex|frame_clk_inst|count[7]~29_combout ),
	.cout(\multi_hex|frame_clk_inst|count[7]~30 ));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[7]~29 .lut_mask = 16'hC30C;
defparam \multi_hex|frame_clk_inst|count[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N29
dffeas \multi_hex|frame_clk_inst|count[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[7]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[7] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N30
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[8]~31 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[8]~31_combout  = (\multi_hex|frame_clk_inst|count [8] & (!\multi_hex|frame_clk_inst|count[7]~30 )) # (!\multi_hex|frame_clk_inst|count [8] & ((\multi_hex|frame_clk_inst|count[7]~30 ) # (GND)))
// \multi_hex|frame_clk_inst|count[8]~32  = CARRY((!\multi_hex|frame_clk_inst|count[7]~30 ) # (!\multi_hex|frame_clk_inst|count [8]))

	.dataa(\multi_hex|frame_clk_inst|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\multi_hex|frame_clk_inst|count[7]~30 ),
	.combout(\multi_hex|frame_clk_inst|count[8]~31_combout ),
	.cout(\multi_hex|frame_clk_inst|count[8]~32 ));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[8]~31 .lut_mask = 16'h5A5F;
defparam \multi_hex|frame_clk_inst|count[8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N31
dffeas \multi_hex|frame_clk_inst|count[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[8]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[8] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N0
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[9]~33 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[9]~33_combout  = (\multi_hex|frame_clk_inst|count [9] & (\multi_hex|frame_clk_inst|count[8]~32  $ (GND))) # (!\multi_hex|frame_clk_inst|count [9] & (!\multi_hex|frame_clk_inst|count[8]~32  & VCC))
// \multi_hex|frame_clk_inst|count[9]~34  = CARRY((\multi_hex|frame_clk_inst|count [9] & !\multi_hex|frame_clk_inst|count[8]~32 ))

	.dataa(gnd),
	.datab(\multi_hex|frame_clk_inst|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multi_hex|frame_clk_inst|count[8]~32 ),
	.combout(\multi_hex|frame_clk_inst|count[9]~33_combout ),
	.cout(\multi_hex|frame_clk_inst|count[9]~34 ));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[9]~33 .lut_mask = 16'hC30C;
defparam \multi_hex|frame_clk_inst|count[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N1
dffeas \multi_hex|frame_clk_inst|count[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[9]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[9] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N2
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[10]~35 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[10]~35_combout  = (\multi_hex|frame_clk_inst|count [10] & (!\multi_hex|frame_clk_inst|count[9]~34 )) # (!\multi_hex|frame_clk_inst|count [10] & ((\multi_hex|frame_clk_inst|count[9]~34 ) # (GND)))
// \multi_hex|frame_clk_inst|count[10]~36  = CARRY((!\multi_hex|frame_clk_inst|count[9]~34 ) # (!\multi_hex|frame_clk_inst|count [10]))

	.dataa(gnd),
	.datab(\multi_hex|frame_clk_inst|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multi_hex|frame_clk_inst|count[9]~34 ),
	.combout(\multi_hex|frame_clk_inst|count[10]~35_combout ),
	.cout(\multi_hex|frame_clk_inst|count[10]~36 ));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[10]~35 .lut_mask = 16'h3C3F;
defparam \multi_hex|frame_clk_inst|count[10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N3
dffeas \multi_hex|frame_clk_inst|count[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[10]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[10] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N4
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[11]~37 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[11]~37_combout  = (\multi_hex|frame_clk_inst|count [11] & (\multi_hex|frame_clk_inst|count[10]~36  $ (GND))) # (!\multi_hex|frame_clk_inst|count [11] & (!\multi_hex|frame_clk_inst|count[10]~36  & VCC))
// \multi_hex|frame_clk_inst|count[11]~38  = CARRY((\multi_hex|frame_clk_inst|count [11] & !\multi_hex|frame_clk_inst|count[10]~36 ))

	.dataa(gnd),
	.datab(\multi_hex|frame_clk_inst|count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multi_hex|frame_clk_inst|count[10]~36 ),
	.combout(\multi_hex|frame_clk_inst|count[11]~37_combout ),
	.cout(\multi_hex|frame_clk_inst|count[11]~38 ));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[11]~37 .lut_mask = 16'hC30C;
defparam \multi_hex|frame_clk_inst|count[11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N5
dffeas \multi_hex|frame_clk_inst|count[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[11]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[11] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N6
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[12]~39 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[12]~39_combout  = (\multi_hex|frame_clk_inst|count [12] & (!\multi_hex|frame_clk_inst|count[11]~38 )) # (!\multi_hex|frame_clk_inst|count [12] & ((\multi_hex|frame_clk_inst|count[11]~38 ) # (GND)))
// \multi_hex|frame_clk_inst|count[12]~40  = CARRY((!\multi_hex|frame_clk_inst|count[11]~38 ) # (!\multi_hex|frame_clk_inst|count [12]))

	.dataa(\multi_hex|frame_clk_inst|count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\multi_hex|frame_clk_inst|count[11]~38 ),
	.combout(\multi_hex|frame_clk_inst|count[12]~39_combout ),
	.cout(\multi_hex|frame_clk_inst|count[12]~40 ));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[12]~39 .lut_mask = 16'h5A5F;
defparam \multi_hex|frame_clk_inst|count[12]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N7
dffeas \multi_hex|frame_clk_inst|count[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[12]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[12] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N8
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[13]~41 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[13]~41_combout  = (\multi_hex|frame_clk_inst|count [13] & (\multi_hex|frame_clk_inst|count[12]~40  $ (GND))) # (!\multi_hex|frame_clk_inst|count [13] & (!\multi_hex|frame_clk_inst|count[12]~40  & VCC))
// \multi_hex|frame_clk_inst|count[13]~42  = CARRY((\multi_hex|frame_clk_inst|count [13] & !\multi_hex|frame_clk_inst|count[12]~40 ))

	.dataa(gnd),
	.datab(\multi_hex|frame_clk_inst|count [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multi_hex|frame_clk_inst|count[12]~40 ),
	.combout(\multi_hex|frame_clk_inst|count[13]~41_combout ),
	.cout(\multi_hex|frame_clk_inst|count[13]~42 ));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[13]~41 .lut_mask = 16'hC30C;
defparam \multi_hex|frame_clk_inst|count[13]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N9
dffeas \multi_hex|frame_clk_inst|count[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[13]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[13] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N10
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[14]~43 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[14]~43_combout  = (\multi_hex|frame_clk_inst|count [14] & (!\multi_hex|frame_clk_inst|count[13]~42 )) # (!\multi_hex|frame_clk_inst|count [14] & ((\multi_hex|frame_clk_inst|count[13]~42 ) # (GND)))
// \multi_hex|frame_clk_inst|count[14]~44  = CARRY((!\multi_hex|frame_clk_inst|count[13]~42 ) # (!\multi_hex|frame_clk_inst|count [14]))

	.dataa(\multi_hex|frame_clk_inst|count [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\multi_hex|frame_clk_inst|count[13]~42 ),
	.combout(\multi_hex|frame_clk_inst|count[14]~43_combout ),
	.cout(\multi_hex|frame_clk_inst|count[14]~44 ));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[14]~43 .lut_mask = 16'h5A5F;
defparam \multi_hex|frame_clk_inst|count[14]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N11
dffeas \multi_hex|frame_clk_inst|count[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[14]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[14] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N12
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[15]~45 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[15]~45_combout  = (\multi_hex|frame_clk_inst|count [15] & (\multi_hex|frame_clk_inst|count[14]~44  $ (GND))) # (!\multi_hex|frame_clk_inst|count [15] & (!\multi_hex|frame_clk_inst|count[14]~44  & VCC))
// \multi_hex|frame_clk_inst|count[15]~46  = CARRY((\multi_hex|frame_clk_inst|count [15] & !\multi_hex|frame_clk_inst|count[14]~44 ))

	.dataa(\multi_hex|frame_clk_inst|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\multi_hex|frame_clk_inst|count[14]~44 ),
	.combout(\multi_hex|frame_clk_inst|count[15]~45_combout ),
	.cout(\multi_hex|frame_clk_inst|count[15]~46 ));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[15]~45 .lut_mask = 16'hA50A;
defparam \multi_hex|frame_clk_inst|count[15]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N13
dffeas \multi_hex|frame_clk_inst|count[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[15]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[15] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N14
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[16]~47 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[16]~47_combout  = (\multi_hex|frame_clk_inst|count [16] & (!\multi_hex|frame_clk_inst|count[15]~46 )) # (!\multi_hex|frame_clk_inst|count [16] & ((\multi_hex|frame_clk_inst|count[15]~46 ) # (GND)))
// \multi_hex|frame_clk_inst|count[16]~48  = CARRY((!\multi_hex|frame_clk_inst|count[15]~46 ) # (!\multi_hex|frame_clk_inst|count [16]))

	.dataa(gnd),
	.datab(\multi_hex|frame_clk_inst|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multi_hex|frame_clk_inst|count[15]~46 ),
	.combout(\multi_hex|frame_clk_inst|count[16]~47_combout ),
	.cout(\multi_hex|frame_clk_inst|count[16]~48 ));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[16]~47 .lut_mask = 16'h3C3F;
defparam \multi_hex|frame_clk_inst|count[16]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N15
dffeas \multi_hex|frame_clk_inst|count[16] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[16]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[16] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N16
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[17]~49 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[17]~49_combout  = \multi_hex|frame_clk_inst|count [17] $ (!\multi_hex|frame_clk_inst|count[16]~48 )

	.dataa(gnd),
	.datab(\multi_hex|frame_clk_inst|count [17]),
	.datac(gnd),
	.datad(gnd),
	.cin(\multi_hex|frame_clk_inst|count[16]~48 ),
	.combout(\multi_hex|frame_clk_inst|count[17]~49_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[17]~49 .lut_mask = 16'hC3C3;
defparam \multi_hex|frame_clk_inst|count[17]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N17
dffeas \multi_hex|frame_clk_inst|count[17] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[17]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[17] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N30
cycloneive_lcell_comb \multi_hex|Decoder0~0 (
// Equation(s):
// \multi_hex|Decoder0~0_combout  = (\multi_hex|frame_clk_inst|count [17]) # (\multi_hex|frame_clk_inst|count [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multi_hex|frame_clk_inst|count [17]),
	.datad(\multi_hex|frame_clk_inst|count [16]),
	.cin(gnd),
	.combout(\multi_hex|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Decoder0~0 .lut_mask = 16'hFFF0;
defparam \multi_hex|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N14
cycloneive_lcell_comb \multi_hex|Decoder0~1 (
// Equation(s):
// \multi_hex|Decoder0~1_combout  = (!\multi_hex|frame_clk_inst|count [17] & \multi_hex|frame_clk_inst|count [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multi_hex|frame_clk_inst|count [17]),
	.datad(\multi_hex|frame_clk_inst|count [16]),
	.cin(gnd),
	.combout(\multi_hex|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Decoder0~1 .lut_mask = 16'h0F00;
defparam \multi_hex|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N4
cycloneive_lcell_comb \multi_hex|Decoder0~2 (
// Equation(s):
// \multi_hex|Decoder0~2_combout  = (\multi_hex|frame_clk_inst|count [17] & !\multi_hex|frame_clk_inst|count [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multi_hex|frame_clk_inst|count [17]),
	.datad(\multi_hex|frame_clk_inst|count [16]),
	.cin(gnd),
	.combout(\multi_hex|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Decoder0~2 .lut_mask = 16'h00F0;
defparam \multi_hex|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N6
cycloneive_lcell_comb \multi_hex|Decoder0~3 (
// Equation(s):
// \multi_hex|Decoder0~3_combout  = (\multi_hex|frame_clk_inst|count [16] & \multi_hex|frame_clk_inst|count [17])

	.dataa(gnd),
	.datab(\multi_hex|frame_clk_inst|count [16]),
	.datac(\multi_hex|frame_clk_inst|count [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\multi_hex|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Decoder0~3 .lut_mask = 16'hC0C0;
defparam \multi_hex|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N28
cycloneive_lcell_comb \hex_high[0]~feeder (
// Equation(s):
// \hex_high[0]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [0]),
	.cin(gnd),
	.combout(\hex_high[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex_high[0]~feeder .lut_mask = 16'hFF00;
defparam \hex_high[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cycloneive_lcell_comb \always1~2 (
// Equation(s):
// \always1~2_combout  = (!\CPU_inst|n_LB_w6~q  & (\CPU_inst|reg_file0|ivr_reg [0] & \CPU_inst|WC6~q ))

	.dataa(gnd),
	.datab(\CPU_inst|n_LB_w6~q ),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\CPU_inst|WC6~q ),
	.cin(gnd),
	.combout(\always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \always1~2 .lut_mask = 16'h3000;
defparam \always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N30
cycloneive_lcell_comb \always1~3 (
// Equation(s):
// \always1~3_combout  = (!\CPU_inst|reg_file0|ivr_reg [1] & (\CPU_inst|reg_file0|ivr_reg [4] & (\always1~2_combout  & \WideAnd1~4_combout )))

	.dataa(\CPU_inst|reg_file0|ivr_reg [1]),
	.datab(\CPU_inst|reg_file0|ivr_reg [4]),
	.datac(\always1~2_combout ),
	.datad(\WideAnd1~4_combout ),
	.cin(gnd),
	.combout(\always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \always1~3 .lut_mask = 16'h4000;
defparam \always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N29
dffeas \hex_high[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hex_high[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hex_high[0]),
	.prn(vcc));
// synopsys translate_off
defparam \hex_high[0] .is_wysiwyg = "true";
defparam \hex_high[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N10
cycloneive_lcell_comb \multi_hex|SEG2_s[0]~feeder (
// Equation(s):
// \multi_hex|SEG2_s[0]~feeder_combout  = hex_high[0]

	.dataa(gnd),
	.datab(hex_high[0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\multi_hex|SEG2_s[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|SEG2_s[0]~feeder .lut_mask = 16'hCCCC;
defparam \multi_hex|SEG2_s[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N11
dffeas \multi_hex|SEG2_s[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\multi_hex|SEG2_s[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|SEG2_s [0]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|SEG2_s[0] .is_wysiwyg = "true";
defparam \multi_hex|SEG2_s[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N20
cycloneive_lcell_comb \hex_high[3]~feeder (
// Equation(s):
// \hex_high[3]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [3]),
	.cin(gnd),
	.combout(\hex_high[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex_high[3]~feeder .lut_mask = 16'hFF00;
defparam \hex_high[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N21
dffeas \hex_high[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hex_high[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hex_high[3]),
	.prn(vcc));
// synopsys translate_off
defparam \hex_high[3] .is_wysiwyg = "true";
defparam \hex_high[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y20_N9
dffeas \multi_hex|SEG2_s[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(hex_high[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|SEG2_s [3]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|SEG2_s[3] .is_wysiwyg = "true";
defparam \multi_hex|SEG2_s[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N12
cycloneive_lcell_comb \hex_high[2]~feeder (
// Equation(s):
// \hex_high[2]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\hex_high[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex_high[2]~feeder .lut_mask = 16'hF0F0;
defparam \hex_high[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N13
dffeas \hex_high[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hex_high[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hex_high[2]),
	.prn(vcc));
// synopsys translate_off
defparam \hex_high[2] .is_wysiwyg = "true";
defparam \hex_high[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y20_N27
dffeas \multi_hex|SEG2_s[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(hex_high[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|SEG2_s [2]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|SEG2_s[2] .is_wysiwyg = "true";
defparam \multi_hex|SEG2_s[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N24
cycloneive_lcell_comb \hex_high[1]~feeder (
// Equation(s):
// \hex_high[1]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\hex_high[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex_high[1]~feeder .lut_mask = 16'hF0F0;
defparam \hex_high[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N25
dffeas \hex_high[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hex_high[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hex_high[1]),
	.prn(vcc));
// synopsys translate_off
defparam \hex_high[1] .is_wysiwyg = "true";
defparam \hex_high[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y20_N19
dffeas \multi_hex|SEG2_s[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(hex_high[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|SEG2_s [1]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|SEG2_s[1] .is_wysiwyg = "true";
defparam \multi_hex|SEG2_s[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N14
cycloneive_lcell_comb \multi_hex|hex_inst_2|WideOr6~0 (
// Equation(s):
// \multi_hex|hex_inst_2|WideOr6~0_combout  = (\multi_hex|SEG2_s [3] & (\multi_hex|SEG2_s [0] & (\multi_hex|SEG2_s [2] $ (\multi_hex|SEG2_s [1])))) # (!\multi_hex|SEG2_s [3] & (!\multi_hex|SEG2_s [1] & (\multi_hex|SEG2_s [0] $ (\multi_hex|SEG2_s [2]))))

	.dataa(\multi_hex|SEG2_s [0]),
	.datab(\multi_hex|SEG2_s [3]),
	.datac(\multi_hex|SEG2_s [2]),
	.datad(\multi_hex|SEG2_s [1]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_2|WideOr6~0 .lut_mask = 16'h0892;
defparam \multi_hex|hex_inst_2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N0
cycloneive_lcell_comb \hex_high[4]~feeder (
// Equation(s):
// \hex_high[4]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\hex_high[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex_high[4]~feeder .lut_mask = 16'hF0F0;
defparam \hex_high[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N1
dffeas \hex_high[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hex_high[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hex_high[4]),
	.prn(vcc));
// synopsys translate_off
defparam \hex_high[4] .is_wysiwyg = "true";
defparam \hex_high[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y20_N11
dffeas \multi_hex|SEG3_s[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(hex_high[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|SEG3_s [0]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|SEG3_s[0] .is_wysiwyg = "true";
defparam \multi_hex|SEG3_s[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N16
cycloneive_lcell_comb \hex_high[6]~feeder (
// Equation(s):
// \hex_high[6]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [6]),
	.cin(gnd),
	.combout(\hex_high[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex_high[6]~feeder .lut_mask = 16'hFF00;
defparam \hex_high[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N17
dffeas \hex_high[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hex_high[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hex_high[6]),
	.prn(vcc));
// synopsys translate_off
defparam \hex_high[6] .is_wysiwyg = "true";
defparam \hex_high[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y20_N19
dffeas \multi_hex|SEG3_s[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(hex_high[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|SEG3_s [2]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|SEG3_s[2] .is_wysiwyg = "true";
defparam \multi_hex|SEG3_s[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N4
cycloneive_lcell_comb \hex_high[5]~feeder (
// Equation(s):
// \hex_high[5]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [5]),
	.cin(gnd),
	.combout(\hex_high[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex_high[5]~feeder .lut_mask = 16'hFF00;
defparam \hex_high[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N5
dffeas \hex_high[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hex_high[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hex_high[5]),
	.prn(vcc));
// synopsys translate_off
defparam \hex_high[5] .is_wysiwyg = "true";
defparam \hex_high[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y20_N29
dffeas \multi_hex|SEG3_s[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(hex_high[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|SEG3_s [1]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|SEG3_s[1] .is_wysiwyg = "true";
defparam \multi_hex|SEG3_s[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N6
cycloneive_lcell_comb \hex_high[7]~feeder (
// Equation(s):
// \hex_high[7]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [7]),
	.cin(gnd),
	.combout(\hex_high[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex_high[7]~feeder .lut_mask = 16'hFF00;
defparam \hex_high[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N7
dffeas \hex_high[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hex_high[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hex_high[7]),
	.prn(vcc));
// synopsys translate_off
defparam \hex_high[7] .is_wysiwyg = "true";
defparam \hex_high[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y20_N21
dffeas \multi_hex|SEG3_s[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(hex_high[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|SEG3_s [3]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|SEG3_s[3] .is_wysiwyg = "true";
defparam \multi_hex|SEG3_s[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N2
cycloneive_lcell_comb \multi_hex|hex_inst_3|WideOr6~0 (
// Equation(s):
// \multi_hex|hex_inst_3|WideOr6~0_combout  = (\multi_hex|SEG3_s [2] & (!\multi_hex|SEG3_s [1] & (\multi_hex|SEG3_s [0] $ (!\multi_hex|SEG3_s [3])))) # (!\multi_hex|SEG3_s [2] & (\multi_hex|SEG3_s [0] & (\multi_hex|SEG3_s [1] $ (!\multi_hex|SEG3_s [3]))))

	.dataa(\multi_hex|SEG3_s [0]),
	.datab(\multi_hex|SEG3_s [2]),
	.datac(\multi_hex|SEG3_s [1]),
	.datad(\multi_hex|SEG3_s [3]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_3|WideOr6~0 .lut_mask = 16'h2806;
defparam \multi_hex|hex_inst_3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N16
cycloneive_lcell_comb \multi_hex|Mux6~0 (
// Equation(s):
// \multi_hex|Mux6~0_combout  = (\multi_hex|frame_clk_inst|count [17] & (((\multi_hex|frame_clk_inst|count [16])))) # (!\multi_hex|frame_clk_inst|count [17] & ((\multi_hex|frame_clk_inst|count [16] & (\multi_hex|hex_inst_2|WideOr6~0_combout )) # 
// (!\multi_hex|frame_clk_inst|count [16] & ((\multi_hex|hex_inst_3|WideOr6~0_combout )))))

	.dataa(\multi_hex|hex_inst_2|WideOr6~0_combout ),
	.datab(\multi_hex|hex_inst_3|WideOr6~0_combout ),
	.datac(\multi_hex|frame_clk_inst|count [17]),
	.datad(\multi_hex|frame_clk_inst|count [16]),
	.cin(gnd),
	.combout(\multi_hex|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Mux6~0 .lut_mask = 16'hFA0C;
defparam \multi_hex|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N8
cycloneive_lcell_comb \hex_low[3]~feeder (
// Equation(s):
// \hex_low[3]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\hex_low[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex_low[3]~feeder .lut_mask = 16'hF0F0;
defparam \hex_low[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N10
cycloneive_lcell_comb \always1~1 (
// Equation(s):
// \always1~1_combout  = (!\CPU_inst|reg_file0|ivr_reg [1] & (\CPU_inst|reg_file0|ivr_reg [4] & (\always1~0_combout  & \WideAnd1~4_combout )))

	.dataa(\CPU_inst|reg_file0|ivr_reg [1]),
	.datab(\CPU_inst|reg_file0|ivr_reg [4]),
	.datac(\always1~0_combout ),
	.datad(\WideAnd1~4_combout ),
	.cin(gnd),
	.combout(\always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \always1~1 .lut_mask = 16'h4000;
defparam \always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N9
dffeas \hex_low[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hex_low[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hex_low[3]),
	.prn(vcc));
// synopsys translate_off
defparam \hex_low[3] .is_wysiwyg = "true";
defparam \hex_low[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y20_N19
dffeas \multi_hex|SEG0_s[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(hex_low[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|SEG0_s [3]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|SEG0_s[3] .is_wysiwyg = "true";
defparam \multi_hex|SEG0_s[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N0
cycloneive_lcell_comb \hex_low[2]~feeder (
// Equation(s):
// \hex_low[2]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [2]),
	.cin(gnd),
	.combout(\hex_low[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex_low[2]~feeder .lut_mask = 16'hFF00;
defparam \hex_low[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N1
dffeas \hex_low[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hex_low[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hex_low[2]),
	.prn(vcc));
// synopsys translate_off
defparam \hex_low[2] .is_wysiwyg = "true";
defparam \hex_low[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y20_N17
dffeas \multi_hex|SEG0_s[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(hex_low[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|SEG0_s [2]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|SEG0_s[2] .is_wysiwyg = "true";
defparam \multi_hex|SEG0_s[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N30
cycloneive_lcell_comb \hex_low[1]~feeder (
// Equation(s):
// \hex_low[1]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\hex_low[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex_low[1]~feeder .lut_mask = 16'hF0F0;
defparam \hex_low[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N31
dffeas \hex_low[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hex_low[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hex_low[1]),
	.prn(vcc));
// synopsys translate_off
defparam \hex_low[1] .is_wysiwyg = "true";
defparam \hex_low[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y20_N29
dffeas \multi_hex|SEG0_s[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(hex_low[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|SEG0_s [1]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|SEG0_s[1] .is_wysiwyg = "true";
defparam \multi_hex|SEG0_s[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N14
cycloneive_lcell_comb \hex_low[0]~feeder (
// Equation(s):
// \hex_low[0]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [0]),
	.cin(gnd),
	.combout(\hex_low[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex_low[0]~feeder .lut_mask = 16'hFF00;
defparam \hex_low[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N15
dffeas \hex_low[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hex_low[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hex_low[0]),
	.prn(vcc));
// synopsys translate_off
defparam \hex_low[0] .is_wysiwyg = "true";
defparam \hex_low[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y20_N31
dffeas \multi_hex|SEG0_s[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(hex_low[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|SEG0_s [0]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|SEG0_s[0] .is_wysiwyg = "true";
defparam \multi_hex|SEG0_s[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N20
cycloneive_lcell_comb \multi_hex|hex_inst_0|WideOr6~0 (
// Equation(s):
// \multi_hex|hex_inst_0|WideOr6~0_combout  = (\multi_hex|SEG0_s [3] & (\multi_hex|SEG0_s [0] & (\multi_hex|SEG0_s [2] $ (\multi_hex|SEG0_s [1])))) # (!\multi_hex|SEG0_s [3] & (!\multi_hex|SEG0_s [1] & (\multi_hex|SEG0_s [2] $ (\multi_hex|SEG0_s [0]))))

	.dataa(\multi_hex|SEG0_s [3]),
	.datab(\multi_hex|SEG0_s [2]),
	.datac(\multi_hex|SEG0_s [1]),
	.datad(\multi_hex|SEG0_s [0]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_0|WideOr6~0 .lut_mask = 16'h2904;
defparam \multi_hex|hex_inst_0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N2
cycloneive_lcell_comb \hex_low[5]~feeder (
// Equation(s):
// \hex_low[5]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [5]),
	.cin(gnd),
	.combout(\hex_low[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex_low[5]~feeder .lut_mask = 16'hFF00;
defparam \hex_low[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N3
dffeas \hex_low[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hex_low[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hex_low[5]),
	.prn(vcc));
// synopsys translate_off
defparam \hex_low[5] .is_wysiwyg = "true";
defparam \hex_low[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N7
dffeas \multi_hex|SEG1_s[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(hex_low[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|SEG1_s [1]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|SEG1_s[1] .is_wysiwyg = "true";
defparam \multi_hex|SEG1_s[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N10
cycloneive_lcell_comb \hex_low[6]~feeder (
// Equation(s):
// \hex_low[6]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [6]),
	.cin(gnd),
	.combout(\hex_low[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex_low[6]~feeder .lut_mask = 16'hFF00;
defparam \hex_low[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N11
dffeas \hex_low[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hex_low[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hex_low[6]),
	.prn(vcc));
// synopsys translate_off
defparam \hex_low[6] .is_wysiwyg = "true";
defparam \hex_low[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N5
dffeas \multi_hex|SEG1_s[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(hex_low[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|SEG1_s [2]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|SEG1_s[2] .is_wysiwyg = "true";
defparam \multi_hex|SEG1_s[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N20
cycloneive_lcell_comb \hex_low[7]~feeder (
// Equation(s):
// \hex_low[7]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [7]),
	.cin(gnd),
	.combout(\hex_low[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex_low[7]~feeder .lut_mask = 16'hFF00;
defparam \hex_low[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N21
dffeas \hex_low[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hex_low[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hex_low[7]),
	.prn(vcc));
// synopsys translate_off
defparam \hex_low[7] .is_wysiwyg = "true";
defparam \hex_low[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N27
dffeas \multi_hex|SEG1_s[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(hex_low[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|SEG1_s [3]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|SEG1_s[3] .is_wysiwyg = "true";
defparam \multi_hex|SEG1_s[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N24
cycloneive_lcell_comb \hex_low[4]~feeder (
// Equation(s):
// \hex_low[4]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\hex_low[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex_low[4]~feeder .lut_mask = 16'hF0F0;
defparam \hex_low[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N25
dffeas \hex_low[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hex_low[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hex_low[4]),
	.prn(vcc));
// synopsys translate_off
defparam \hex_low[4] .is_wysiwyg = "true";
defparam \hex_low[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N28
cycloneive_lcell_comb \multi_hex|SEG1_s[0]~feeder (
// Equation(s):
// \multi_hex|SEG1_s[0]~feeder_combout  = hex_low[4]

	.dataa(gnd),
	.datab(hex_low[4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\multi_hex|SEG1_s[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|SEG1_s[0]~feeder .lut_mask = 16'hCCCC;
defparam \multi_hex|SEG1_s[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N29
dffeas \multi_hex|SEG1_s[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\multi_hex|SEG1_s[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|SEG1_s [0]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|SEG1_s[0] .is_wysiwyg = "true";
defparam \multi_hex|SEG1_s[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N18
cycloneive_lcell_comb \multi_hex|hex_inst_1|WideOr6~0 (
// Equation(s):
// \multi_hex|hex_inst_1|WideOr6~0_combout  = (\multi_hex|SEG1_s [2] & (!\multi_hex|SEG1_s [1] & (\multi_hex|SEG1_s [3] $ (!\multi_hex|SEG1_s [0])))) # (!\multi_hex|SEG1_s [2] & (\multi_hex|SEG1_s [0] & (\multi_hex|SEG1_s [1] $ (!\multi_hex|SEG1_s [3]))))

	.dataa(\multi_hex|SEG1_s [1]),
	.datab(\multi_hex|SEG1_s [2]),
	.datac(\multi_hex|SEG1_s [3]),
	.datad(\multi_hex|SEG1_s [0]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_1|WideOr6~0 .lut_mask = 16'h6104;
defparam \multi_hex|hex_inst_1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N24
cycloneive_lcell_comb \multi_hex|Mux6~1 (
// Equation(s):
// \multi_hex|Mux6~1_combout  = (\multi_hex|Mux6~0_combout  & ((\multi_hex|hex_inst_0|WideOr6~0_combout ) # ((!\multi_hex|frame_clk_inst|count [17])))) # (!\multi_hex|Mux6~0_combout  & (((\multi_hex|frame_clk_inst|count [17] & 
// \multi_hex|hex_inst_1|WideOr6~0_combout ))))

	.dataa(\multi_hex|Mux6~0_combout ),
	.datab(\multi_hex|hex_inst_0|WideOr6~0_combout ),
	.datac(\multi_hex|frame_clk_inst|count [17]),
	.datad(\multi_hex|hex_inst_1|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\multi_hex|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Mux6~1 .lut_mask = 16'hDA8A;
defparam \multi_hex|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N30
cycloneive_lcell_comb \multi_hex|hex_inst_2|WideOr5~0 (
// Equation(s):
// \multi_hex|hex_inst_2|WideOr5~0_combout  = (\multi_hex|SEG2_s [3] & ((\multi_hex|SEG2_s [0] & ((\multi_hex|SEG2_s [1]))) # (!\multi_hex|SEG2_s [0] & (\multi_hex|SEG2_s [2])))) # (!\multi_hex|SEG2_s [3] & (\multi_hex|SEG2_s [2] & (\multi_hex|SEG2_s [0] $ 
// (\multi_hex|SEG2_s [1]))))

	.dataa(\multi_hex|SEG2_s [0]),
	.datab(\multi_hex|SEG2_s [3]),
	.datac(\multi_hex|SEG2_s [2]),
	.datad(\multi_hex|SEG2_s [1]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_2|WideOr5~0 .lut_mask = 16'hD860;
defparam \multi_hex|hex_inst_2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N6
cycloneive_lcell_comb \multi_hex|hex_inst_3|WideOr5~0 (
// Equation(s):
// \multi_hex|hex_inst_3|WideOr5~0_combout  = (\multi_hex|SEG3_s [1] & ((\multi_hex|SEG3_s [0] & ((\multi_hex|SEG3_s [3]))) # (!\multi_hex|SEG3_s [0] & (\multi_hex|SEG3_s [2])))) # (!\multi_hex|SEG3_s [1] & (\multi_hex|SEG3_s [2] & (\multi_hex|SEG3_s [0] $ 
// (\multi_hex|SEG3_s [3]))))

	.dataa(\multi_hex|SEG3_s [0]),
	.datab(\multi_hex|SEG3_s [2]),
	.datac(\multi_hex|SEG3_s [1]),
	.datad(\multi_hex|SEG3_s [3]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_3|WideOr5~0 .lut_mask = 16'hE448;
defparam \multi_hex|hex_inst_3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N22
cycloneive_lcell_comb \multi_hex|hex_inst_1|WideOr5~0 (
// Equation(s):
// \multi_hex|hex_inst_1|WideOr5~0_combout  = (\multi_hex|SEG1_s [1] & ((\multi_hex|SEG1_s [0] & ((\multi_hex|SEG1_s [3]))) # (!\multi_hex|SEG1_s [0] & (\multi_hex|SEG1_s [2])))) # (!\multi_hex|SEG1_s [1] & (\multi_hex|SEG1_s [2] & (\multi_hex|SEG1_s [3] $ 
// (\multi_hex|SEG1_s [0]))))

	.dataa(\multi_hex|SEG1_s [1]),
	.datab(\multi_hex|SEG1_s [2]),
	.datac(\multi_hex|SEG1_s [3]),
	.datad(\multi_hex|SEG1_s [0]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_1|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \multi_hex|hex_inst_1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N12
cycloneive_lcell_comb \multi_hex|Mux5~0 (
// Equation(s):
// \multi_hex|Mux5~0_combout  = (\multi_hex|frame_clk_inst|count [17] & (((\multi_hex|frame_clk_inst|count [16]) # (\multi_hex|hex_inst_1|WideOr5~0_combout )))) # (!\multi_hex|frame_clk_inst|count [17] & (\multi_hex|hex_inst_3|WideOr5~0_combout  & 
// (!\multi_hex|frame_clk_inst|count [16])))

	.dataa(\multi_hex|frame_clk_inst|count [17]),
	.datab(\multi_hex|hex_inst_3|WideOr5~0_combout ),
	.datac(\multi_hex|frame_clk_inst|count [16]),
	.datad(\multi_hex|hex_inst_1|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\multi_hex|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Mux5~0 .lut_mask = 16'hAEA4;
defparam \multi_hex|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N4
cycloneive_lcell_comb \multi_hex|hex_inst_0|WideOr5~0 (
// Equation(s):
// \multi_hex|hex_inst_0|WideOr5~0_combout  = (\multi_hex|SEG0_s [3] & ((\multi_hex|SEG0_s [0] & ((\multi_hex|SEG0_s [1]))) # (!\multi_hex|SEG0_s [0] & (\multi_hex|SEG0_s [2])))) # (!\multi_hex|SEG0_s [3] & (\multi_hex|SEG0_s [2] & (\multi_hex|SEG0_s [1] $ 
// (\multi_hex|SEG0_s [0]))))

	.dataa(\multi_hex|SEG0_s [3]),
	.datab(\multi_hex|SEG0_s [2]),
	.datac(\multi_hex|SEG0_s [1]),
	.datad(\multi_hex|SEG0_s [0]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_0|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \multi_hex|hex_inst_0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N8
cycloneive_lcell_comb \multi_hex|Mux5~1 (
// Equation(s):
// \multi_hex|Mux5~1_combout  = (\multi_hex|frame_clk_inst|count [16] & ((\multi_hex|Mux5~0_combout  & ((\multi_hex|hex_inst_0|WideOr5~0_combout ))) # (!\multi_hex|Mux5~0_combout  & (\multi_hex|hex_inst_2|WideOr5~0_combout )))) # 
// (!\multi_hex|frame_clk_inst|count [16] & (((\multi_hex|Mux5~0_combout ))))

	.dataa(\multi_hex|frame_clk_inst|count [16]),
	.datab(\multi_hex|hex_inst_2|WideOr5~0_combout ),
	.datac(\multi_hex|Mux5~0_combout ),
	.datad(\multi_hex|hex_inst_0|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\multi_hex|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Mux5~1 .lut_mask = 16'hF858;
defparam \multi_hex|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N2
cycloneive_lcell_comb \multi_hex|hex_inst_2|WideOr4~0 (
// Equation(s):
// \multi_hex|hex_inst_2|WideOr4~0_combout  = (\multi_hex|SEG2_s [3] & (\multi_hex|SEG2_s [2] & ((\multi_hex|SEG2_s [1]) # (!\multi_hex|SEG2_s [0])))) # (!\multi_hex|SEG2_s [3] & (!\multi_hex|SEG2_s [0] & (!\multi_hex|SEG2_s [2] & \multi_hex|SEG2_s [1])))

	.dataa(\multi_hex|SEG2_s [0]),
	.datab(\multi_hex|SEG2_s [3]),
	.datac(\multi_hex|SEG2_s [2]),
	.datad(\multi_hex|SEG2_s [1]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_2|WideOr4~0 .lut_mask = 16'hC140;
defparam \multi_hex|hex_inst_2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N22
cycloneive_lcell_comb \multi_hex|hex_inst_3|WideOr4~0 (
// Equation(s):
// \multi_hex|hex_inst_3|WideOr4~0_combout  = (\multi_hex|SEG3_s [2] & (\multi_hex|SEG3_s [3] & ((\multi_hex|SEG3_s [1]) # (!\multi_hex|SEG3_s [0])))) # (!\multi_hex|SEG3_s [2] & (!\multi_hex|SEG3_s [0] & (\multi_hex|SEG3_s [1] & !\multi_hex|SEG3_s [3])))

	.dataa(\multi_hex|SEG3_s [0]),
	.datab(\multi_hex|SEG3_s [2]),
	.datac(\multi_hex|SEG3_s [1]),
	.datad(\multi_hex|SEG3_s [3]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_3|WideOr4~0 .lut_mask = 16'hC410;
defparam \multi_hex|hex_inst_3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N24
cycloneive_lcell_comb \multi_hex|Mux4~0 (
// Equation(s):
// \multi_hex|Mux4~0_combout  = (\multi_hex|frame_clk_inst|count [17] & (((\multi_hex|frame_clk_inst|count [16])))) # (!\multi_hex|frame_clk_inst|count [17] & ((\multi_hex|frame_clk_inst|count [16] & (\multi_hex|hex_inst_2|WideOr4~0_combout )) # 
// (!\multi_hex|frame_clk_inst|count [16] & ((\multi_hex|hex_inst_3|WideOr4~0_combout )))))

	.dataa(\multi_hex|hex_inst_2|WideOr4~0_combout ),
	.datab(\multi_hex|hex_inst_3|WideOr4~0_combout ),
	.datac(\multi_hex|frame_clk_inst|count [17]),
	.datad(\multi_hex|frame_clk_inst|count [16]),
	.cin(gnd),
	.combout(\multi_hex|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Mux4~0 .lut_mask = 16'hFA0C;
defparam \multi_hex|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N14
cycloneive_lcell_comb \multi_hex|hex_inst_0|WideOr4~0 (
// Equation(s):
// \multi_hex|hex_inst_0|WideOr4~0_combout  = (\multi_hex|SEG0_s [3] & (\multi_hex|SEG0_s [2] & ((\multi_hex|SEG0_s [1]) # (!\multi_hex|SEG0_s [0])))) # (!\multi_hex|SEG0_s [3] & (!\multi_hex|SEG0_s [2] & (\multi_hex|SEG0_s [1] & !\multi_hex|SEG0_s [0])))

	.dataa(\multi_hex|SEG0_s [3]),
	.datab(\multi_hex|SEG0_s [2]),
	.datac(\multi_hex|SEG0_s [1]),
	.datad(\multi_hex|SEG0_s [0]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_0|WideOr4~0 .lut_mask = 16'h8098;
defparam \multi_hex|hex_inst_0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N16
cycloneive_lcell_comb \multi_hex|hex_inst_1|WideOr4~0 (
// Equation(s):
// \multi_hex|hex_inst_1|WideOr4~0_combout  = (\multi_hex|SEG1_s [2] & (\multi_hex|SEG1_s [3] & ((\multi_hex|SEG1_s [1]) # (!\multi_hex|SEG1_s [0])))) # (!\multi_hex|SEG1_s [2] & (\multi_hex|SEG1_s [1] & (!\multi_hex|SEG1_s [3] & !\multi_hex|SEG1_s [0])))

	.dataa(\multi_hex|SEG1_s [1]),
	.datab(\multi_hex|SEG1_s [2]),
	.datac(\multi_hex|SEG1_s [3]),
	.datad(\multi_hex|SEG1_s [0]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_1|WideOr4~0 .lut_mask = 16'h80C2;
defparam \multi_hex|hex_inst_1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N22
cycloneive_lcell_comb \multi_hex|Mux4~1 (
// Equation(s):
// \multi_hex|Mux4~1_combout  = (\multi_hex|frame_clk_inst|count [17] & ((\multi_hex|Mux4~0_combout  & (\multi_hex|hex_inst_0|WideOr4~0_combout )) # (!\multi_hex|Mux4~0_combout  & ((\multi_hex|hex_inst_1|WideOr4~0_combout ))))) # 
// (!\multi_hex|frame_clk_inst|count [17] & (\multi_hex|Mux4~0_combout ))

	.dataa(\multi_hex|frame_clk_inst|count [17]),
	.datab(\multi_hex|Mux4~0_combout ),
	.datac(\multi_hex|hex_inst_0|WideOr4~0_combout ),
	.datad(\multi_hex|hex_inst_1|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\multi_hex|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Mux4~1 .lut_mask = 16'hE6C4;
defparam \multi_hex|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N30
cycloneive_lcell_comb \multi_hex|hex_inst_0|WideOr3~0 (
// Equation(s):
// \multi_hex|hex_inst_0|WideOr3~0_combout  = (\multi_hex|SEG0_s [1] & ((\multi_hex|SEG0_s [0] & ((\multi_hex|SEG0_s [2]))) # (!\multi_hex|SEG0_s [0] & (\multi_hex|SEG0_s [3] & !\multi_hex|SEG0_s [2])))) # (!\multi_hex|SEG0_s [1] & (!\multi_hex|SEG0_s [3] & 
// (\multi_hex|SEG0_s [0] $ (\multi_hex|SEG0_s [2]))))

	.dataa(\multi_hex|SEG0_s [1]),
	.datab(\multi_hex|SEG0_s [3]),
	.datac(\multi_hex|SEG0_s [0]),
	.datad(\multi_hex|SEG0_s [2]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_0|WideOr3~0 .lut_mask = 16'hA118;
defparam \multi_hex|hex_inst_0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N12
cycloneive_lcell_comb \multi_hex|hex_inst_1|WideOr3~0 (
// Equation(s):
// \multi_hex|hex_inst_1|WideOr3~0_combout  = (\multi_hex|SEG1_s [1] & ((\multi_hex|SEG1_s [2] & ((\multi_hex|SEG1_s [0]))) # (!\multi_hex|SEG1_s [2] & (\multi_hex|SEG1_s [3] & !\multi_hex|SEG1_s [0])))) # (!\multi_hex|SEG1_s [1] & (!\multi_hex|SEG1_s [3] & 
// (\multi_hex|SEG1_s [2] $ (\multi_hex|SEG1_s [0]))))

	.dataa(\multi_hex|SEG1_s [1]),
	.datab(\multi_hex|SEG1_s [2]),
	.datac(\multi_hex|SEG1_s [3]),
	.datad(\multi_hex|SEG1_s [0]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_1|WideOr3~0 .lut_mask = 16'h8924;
defparam \multi_hex|hex_inst_1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N10
cycloneive_lcell_comb \multi_hex|hex_inst_3|WideOr3~0 (
// Equation(s):
// \multi_hex|hex_inst_3|WideOr3~0_combout  = (\multi_hex|SEG3_s [1] & ((\multi_hex|SEG3_s [0] & ((\multi_hex|SEG3_s [2]))) # (!\multi_hex|SEG3_s [0] & (\multi_hex|SEG3_s [3] & !\multi_hex|SEG3_s [2])))) # (!\multi_hex|SEG3_s [1] & (!\multi_hex|SEG3_s [3] & 
// (\multi_hex|SEG3_s [0] $ (\multi_hex|SEG3_s [2]))))

	.dataa(\multi_hex|SEG3_s [1]),
	.datab(\multi_hex|SEG3_s [3]),
	.datac(\multi_hex|SEG3_s [0]),
	.datad(\multi_hex|SEG3_s [2]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_3|WideOr3~0 .lut_mask = 16'hA118;
defparam \multi_hex|hex_inst_3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N8
cycloneive_lcell_comb \multi_hex|Mux3~0 (
// Equation(s):
// \multi_hex|Mux3~0_combout  = (\multi_hex|frame_clk_inst|count [17] & ((\multi_hex|hex_inst_1|WideOr3~0_combout ) # ((\multi_hex|frame_clk_inst|count [16])))) # (!\multi_hex|frame_clk_inst|count [17] & (((!\multi_hex|frame_clk_inst|count [16] & 
// \multi_hex|hex_inst_3|WideOr3~0_combout ))))

	.dataa(\multi_hex|frame_clk_inst|count [17]),
	.datab(\multi_hex|hex_inst_1|WideOr3~0_combout ),
	.datac(\multi_hex|frame_clk_inst|count [16]),
	.datad(\multi_hex|hex_inst_3|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\multi_hex|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Mux3~0 .lut_mask = 16'hADA8;
defparam \multi_hex|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N22
cycloneive_lcell_comb \multi_hex|hex_inst_2|WideOr3~0 (
// Equation(s):
// \multi_hex|hex_inst_2|WideOr3~0_combout  = (\multi_hex|SEG2_s [1] & ((\multi_hex|SEG2_s [0] & ((\multi_hex|SEG2_s [2]))) # (!\multi_hex|SEG2_s [0] & (\multi_hex|SEG2_s [3] & !\multi_hex|SEG2_s [2])))) # (!\multi_hex|SEG2_s [1] & (!\multi_hex|SEG2_s [3] & 
// (\multi_hex|SEG2_s [0] $ (\multi_hex|SEG2_s [2]))))

	.dataa(\multi_hex|SEG2_s [0]),
	.datab(\multi_hex|SEG2_s [3]),
	.datac(\multi_hex|SEG2_s [2]),
	.datad(\multi_hex|SEG2_s [1]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_2|WideOr3~0 .lut_mask = 16'hA412;
defparam \multi_hex|hex_inst_2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N2
cycloneive_lcell_comb \multi_hex|Mux3~1 (
// Equation(s):
// \multi_hex|Mux3~1_combout  = (\multi_hex|frame_clk_inst|count [16] & ((\multi_hex|Mux3~0_combout  & (\multi_hex|hex_inst_0|WideOr3~0_combout )) # (!\multi_hex|Mux3~0_combout  & ((\multi_hex|hex_inst_2|WideOr3~0_combout ))))) # 
// (!\multi_hex|frame_clk_inst|count [16] & (((\multi_hex|Mux3~0_combout ))))

	.dataa(\multi_hex|hex_inst_0|WideOr3~0_combout ),
	.datab(\multi_hex|frame_clk_inst|count [16]),
	.datac(\multi_hex|Mux3~0_combout ),
	.datad(\multi_hex|hex_inst_2|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\multi_hex|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Mux3~1 .lut_mask = 16'hBCB0;
defparam \multi_hex|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N18
cycloneive_lcell_comb \multi_hex|hex_inst_2|WideOr2~0 (
// Equation(s):
// \multi_hex|hex_inst_2|WideOr2~0_combout  = (\multi_hex|SEG2_s [1] & (((!\multi_hex|SEG2_s [3] & \multi_hex|SEG2_s [0])))) # (!\multi_hex|SEG2_s [1] & ((\multi_hex|SEG2_s [2] & (!\multi_hex|SEG2_s [3])) # (!\multi_hex|SEG2_s [2] & ((\multi_hex|SEG2_s 
// [0])))))

	.dataa(\multi_hex|SEG2_s [2]),
	.datab(\multi_hex|SEG2_s [3]),
	.datac(\multi_hex|SEG2_s [1]),
	.datad(\multi_hex|SEG2_s [0]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_2|WideOr2~0 .lut_mask = 16'h3702;
defparam \multi_hex|hex_inst_2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N28
cycloneive_lcell_comb \multi_hex|hex_inst_3|WideOr2~0 (
// Equation(s):
// \multi_hex|hex_inst_3|WideOr2~0_combout  = (\multi_hex|SEG3_s [1] & (\multi_hex|SEG3_s [0] & ((!\multi_hex|SEG3_s [3])))) # (!\multi_hex|SEG3_s [1] & ((\multi_hex|SEG3_s [2] & ((!\multi_hex|SEG3_s [3]))) # (!\multi_hex|SEG3_s [2] & (\multi_hex|SEG3_s 
// [0]))))

	.dataa(\multi_hex|SEG3_s [0]),
	.datab(\multi_hex|SEG3_s [2]),
	.datac(\multi_hex|SEG3_s [1]),
	.datad(\multi_hex|SEG3_s [3]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_3|WideOr2~0 .lut_mask = 16'h02AE;
defparam \multi_hex|hex_inst_3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N26
cycloneive_lcell_comb \multi_hex|Mux2~0 (
// Equation(s):
// \multi_hex|Mux2~0_combout  = (\multi_hex|frame_clk_inst|count [16] & ((\multi_hex|hex_inst_2|WideOr2~0_combout ) # ((\multi_hex|frame_clk_inst|count [17])))) # (!\multi_hex|frame_clk_inst|count [16] & (((!\multi_hex|frame_clk_inst|count [17] & 
// \multi_hex|hex_inst_3|WideOr2~0_combout ))))

	.dataa(\multi_hex|frame_clk_inst|count [16]),
	.datab(\multi_hex|hex_inst_2|WideOr2~0_combout ),
	.datac(\multi_hex|frame_clk_inst|count [17]),
	.datad(\multi_hex|hex_inst_3|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\multi_hex|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Mux2~0 .lut_mask = 16'hADA8;
defparam \multi_hex|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N28
cycloneive_lcell_comb \multi_hex|hex_inst_0|WideOr2~0 (
// Equation(s):
// \multi_hex|hex_inst_0|WideOr2~0_combout  = (\multi_hex|SEG0_s [1] & (!\multi_hex|SEG0_s [3] & ((\multi_hex|SEG0_s [0])))) # (!\multi_hex|SEG0_s [1] & ((\multi_hex|SEG0_s [2] & (!\multi_hex|SEG0_s [3])) # (!\multi_hex|SEG0_s [2] & ((\multi_hex|SEG0_s 
// [0])))))

	.dataa(\multi_hex|SEG0_s [3]),
	.datab(\multi_hex|SEG0_s [2]),
	.datac(\multi_hex|SEG0_s [1]),
	.datad(\multi_hex|SEG0_s [0]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_0|WideOr2~0 .lut_mask = 16'h5704;
defparam \multi_hex|hex_inst_0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N6
cycloneive_lcell_comb \multi_hex|hex_inst_1|WideOr2~0 (
// Equation(s):
// \multi_hex|hex_inst_1|WideOr2~0_combout  = (\multi_hex|SEG1_s [1] & (!\multi_hex|SEG1_s [3] & ((\multi_hex|SEG1_s [0])))) # (!\multi_hex|SEG1_s [1] & ((\multi_hex|SEG1_s [2] & (!\multi_hex|SEG1_s [3])) # (!\multi_hex|SEG1_s [2] & ((\multi_hex|SEG1_s 
// [0])))))

	.dataa(\multi_hex|SEG1_s [3]),
	.datab(\multi_hex|SEG1_s [2]),
	.datac(\multi_hex|SEG1_s [1]),
	.datad(\multi_hex|SEG1_s [0]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_1|WideOr2~0 .lut_mask = 16'h5704;
defparam \multi_hex|hex_inst_1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N10
cycloneive_lcell_comb \multi_hex|Mux2~1 (
// Equation(s):
// \multi_hex|Mux2~1_combout  = (\multi_hex|Mux2~0_combout  & ((\multi_hex|hex_inst_0|WideOr2~0_combout ) # ((!\multi_hex|frame_clk_inst|count [17])))) # (!\multi_hex|Mux2~0_combout  & (((\multi_hex|frame_clk_inst|count [17] & 
// \multi_hex|hex_inst_1|WideOr2~0_combout ))))

	.dataa(\multi_hex|Mux2~0_combout ),
	.datab(\multi_hex|hex_inst_0|WideOr2~0_combout ),
	.datac(\multi_hex|frame_clk_inst|count [17]),
	.datad(\multi_hex|hex_inst_1|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\multi_hex|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Mux2~1 .lut_mask = 16'hDA8A;
defparam \multi_hex|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N16
cycloneive_lcell_comb \multi_hex|hex_inst_0|WideOr1~0 (
// Equation(s):
// \multi_hex|hex_inst_0|WideOr1~0_combout  = (\multi_hex|SEG0_s [1] & (!\multi_hex|SEG0_s [3] & ((\multi_hex|SEG0_s [0]) # (!\multi_hex|SEG0_s [2])))) # (!\multi_hex|SEG0_s [1] & (\multi_hex|SEG0_s [0] & (\multi_hex|SEG0_s [3] $ (!\multi_hex|SEG0_s [2]))))

	.dataa(\multi_hex|SEG0_s [1]),
	.datab(\multi_hex|SEG0_s [3]),
	.datac(\multi_hex|SEG0_s [2]),
	.datad(\multi_hex|SEG0_s [0]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_0|WideOr1~0 .lut_mask = 16'h6302;
defparam \multi_hex|hex_inst_0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N26
cycloneive_lcell_comb \multi_hex|hex_inst_2|WideOr1~0 (
// Equation(s):
// \multi_hex|hex_inst_2|WideOr1~0_combout  = (\multi_hex|SEG2_s [0] & (\multi_hex|SEG2_s [3] $ (((\multi_hex|SEG2_s [1]) # (!\multi_hex|SEG2_s [2]))))) # (!\multi_hex|SEG2_s [0] & (!\multi_hex|SEG2_s [3] & (!\multi_hex|SEG2_s [2] & \multi_hex|SEG2_s [1])))

	.dataa(\multi_hex|SEG2_s [0]),
	.datab(\multi_hex|SEG2_s [3]),
	.datac(\multi_hex|SEG2_s [2]),
	.datad(\multi_hex|SEG2_s [1]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_2|WideOr1~0 .lut_mask = 16'h2382;
defparam \multi_hex|hex_inst_2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N18
cycloneive_lcell_comb \multi_hex|hex_inst_3|WideOr1~0 (
// Equation(s):
// \multi_hex|hex_inst_3|WideOr1~0_combout  = (\multi_hex|SEG3_s [1] & (!\multi_hex|SEG3_s [3] & ((\multi_hex|SEG3_s [0]) # (!\multi_hex|SEG3_s [2])))) # (!\multi_hex|SEG3_s [1] & (\multi_hex|SEG3_s [0] & (\multi_hex|SEG3_s [3] $ (!\multi_hex|SEG3_s [2]))))

	.dataa(\multi_hex|SEG3_s [1]),
	.datab(\multi_hex|SEG3_s [3]),
	.datac(\multi_hex|SEG3_s [2]),
	.datad(\multi_hex|SEG3_s [0]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_3|WideOr1~0 .lut_mask = 16'h6302;
defparam \multi_hex|hex_inst_3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N4
cycloneive_lcell_comb \multi_hex|hex_inst_1|WideOr1~0 (
// Equation(s):
// \multi_hex|hex_inst_1|WideOr1~0_combout  = (\multi_hex|SEG1_s [0] & (\multi_hex|SEG1_s [3] $ (((\multi_hex|SEG1_s [1]) # (!\multi_hex|SEG1_s [2]))))) # (!\multi_hex|SEG1_s [0] & (!\multi_hex|SEG1_s [3] & (!\multi_hex|SEG1_s [2] & \multi_hex|SEG1_s [1])))

	.dataa(\multi_hex|SEG1_s [3]),
	.datab(\multi_hex|SEG1_s [0]),
	.datac(\multi_hex|SEG1_s [2]),
	.datad(\multi_hex|SEG1_s [1]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_1|WideOr1~0 .lut_mask = 16'h4584;
defparam \multi_hex|hex_inst_1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N26
cycloneive_lcell_comb \multi_hex|Mux1~0 (
// Equation(s):
// \multi_hex|Mux1~0_combout  = (\multi_hex|frame_clk_inst|count [17] & (((\multi_hex|frame_clk_inst|count [16]) # (\multi_hex|hex_inst_1|WideOr1~0_combout )))) # (!\multi_hex|frame_clk_inst|count [17] & (\multi_hex|hex_inst_3|WideOr1~0_combout  & 
// (!\multi_hex|frame_clk_inst|count [16])))

	.dataa(\multi_hex|frame_clk_inst|count [17]),
	.datab(\multi_hex|hex_inst_3|WideOr1~0_combout ),
	.datac(\multi_hex|frame_clk_inst|count [16]),
	.datad(\multi_hex|hex_inst_1|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\multi_hex|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Mux1~0 .lut_mask = 16'hAEA4;
defparam \multi_hex|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N0
cycloneive_lcell_comb \multi_hex|Mux1~1 (
// Equation(s):
// \multi_hex|Mux1~1_combout  = (\multi_hex|frame_clk_inst|count [16] & ((\multi_hex|Mux1~0_combout  & (\multi_hex|hex_inst_0|WideOr1~0_combout )) # (!\multi_hex|Mux1~0_combout  & ((\multi_hex|hex_inst_2|WideOr1~0_combout ))))) # 
// (!\multi_hex|frame_clk_inst|count [16] & (((\multi_hex|Mux1~0_combout ))))

	.dataa(\multi_hex|frame_clk_inst|count [16]),
	.datab(\multi_hex|hex_inst_0|WideOr1~0_combout ),
	.datac(\multi_hex|hex_inst_2|WideOr1~0_combout ),
	.datad(\multi_hex|Mux1~0_combout ),
	.cin(gnd),
	.combout(\multi_hex|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Mux1~1 .lut_mask = 16'hDDA0;
defparam \multi_hex|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N20
cycloneive_lcell_comb \multi_hex|hex_inst_3|WideOr0~0 (
// Equation(s):
// \multi_hex|hex_inst_3|WideOr0~0_combout  = (\multi_hex|SEG3_s [0] & ((\multi_hex|SEG3_s [3]) # (\multi_hex|SEG3_s [1] $ (\multi_hex|SEG3_s [2])))) # (!\multi_hex|SEG3_s [0] & ((\multi_hex|SEG3_s [1]) # (\multi_hex|SEG3_s [2] $ (\multi_hex|SEG3_s [3]))))

	.dataa(\multi_hex|SEG3_s [1]),
	.datab(\multi_hex|SEG3_s [2]),
	.datac(\multi_hex|SEG3_s [3]),
	.datad(\multi_hex|SEG3_s [0]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_3|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \multi_hex|hex_inst_3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N8
cycloneive_lcell_comb \multi_hex|hex_inst_2|WideOr0~0 (
// Equation(s):
// \multi_hex|hex_inst_2|WideOr0~0_combout  = (\multi_hex|SEG2_s [0] & ((\multi_hex|SEG2_s [3]) # (\multi_hex|SEG2_s [2] $ (\multi_hex|SEG2_s [1])))) # (!\multi_hex|SEG2_s [0] & ((\multi_hex|SEG2_s [1]) # (\multi_hex|SEG2_s [2] $ (\multi_hex|SEG2_s [3]))))

	.dataa(\multi_hex|SEG2_s [2]),
	.datab(\multi_hex|SEG2_s [1]),
	.datac(\multi_hex|SEG2_s [3]),
	.datad(\multi_hex|SEG2_s [0]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_2|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \multi_hex|hex_inst_2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N12
cycloneive_lcell_comb \multi_hex|Mux0~0 (
// Equation(s):
// \multi_hex|Mux0~0_combout  = (\multi_hex|frame_clk_inst|count [17] & (((\multi_hex|frame_clk_inst|count [16])))) # (!\multi_hex|frame_clk_inst|count [17] & ((\multi_hex|frame_clk_inst|count [16] & ((!\multi_hex|hex_inst_2|WideOr0~0_combout ))) # 
// (!\multi_hex|frame_clk_inst|count [16] & (!\multi_hex|hex_inst_3|WideOr0~0_combout ))))

	.dataa(\multi_hex|hex_inst_3|WideOr0~0_combout ),
	.datab(\multi_hex|hex_inst_2|WideOr0~0_combout ),
	.datac(\multi_hex|frame_clk_inst|count [17]),
	.datad(\multi_hex|frame_clk_inst|count [16]),
	.cin(gnd),
	.combout(\multi_hex|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Mux0~0 .lut_mask = 16'hF305;
defparam \multi_hex|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N18
cycloneive_lcell_comb \multi_hex|hex_inst_0|WideOr0~0 (
// Equation(s):
// \multi_hex|hex_inst_0|WideOr0~0_combout  = (\multi_hex|SEG0_s [0] & ((\multi_hex|SEG0_s [3]) # (\multi_hex|SEG0_s [1] $ (\multi_hex|SEG0_s [2])))) # (!\multi_hex|SEG0_s [0] & ((\multi_hex|SEG0_s [1]) # (\multi_hex|SEG0_s [2] $ (\multi_hex|SEG0_s [3]))))

	.dataa(\multi_hex|SEG0_s [1]),
	.datab(\multi_hex|SEG0_s [2]),
	.datac(\multi_hex|SEG0_s [3]),
	.datad(\multi_hex|SEG0_s [0]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_0|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \multi_hex|hex_inst_0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N26
cycloneive_lcell_comb \multi_hex|hex_inst_1|WideOr0~0 (
// Equation(s):
// \multi_hex|hex_inst_1|WideOr0~0_combout  = (\multi_hex|SEG1_s [0] & ((\multi_hex|SEG1_s [3]) # (\multi_hex|SEG1_s [1] $ (\multi_hex|SEG1_s [2])))) # (!\multi_hex|SEG1_s [0] & ((\multi_hex|SEG1_s [1]) # (\multi_hex|SEG1_s [2] $ (\multi_hex|SEG1_s [3]))))

	.dataa(\multi_hex|SEG1_s [1]),
	.datab(\multi_hex|SEG1_s [2]),
	.datac(\multi_hex|SEG1_s [3]),
	.datad(\multi_hex|SEG1_s [0]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_1|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \multi_hex|hex_inst_1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N0
cycloneive_lcell_comb \multi_hex|Mux0~1 (
// Equation(s):
// \multi_hex|Mux0~1_combout  = (\multi_hex|Mux0~0_combout  & (((!\multi_hex|frame_clk_inst|count [17])) # (!\multi_hex|hex_inst_0|WideOr0~0_combout ))) # (!\multi_hex|Mux0~0_combout  & (((\multi_hex|frame_clk_inst|count [17] & 
// !\multi_hex|hex_inst_1|WideOr0~0_combout ))))

	.dataa(\multi_hex|Mux0~0_combout ),
	.datab(\multi_hex|hex_inst_0|WideOr0~0_combout ),
	.datac(\multi_hex|frame_clk_inst|count [17]),
	.datad(\multi_hex|hex_inst_1|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\multi_hex|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Mux0~1 .lut_mask = 16'h2A7A;
defparam \multi_hex|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
