<HTML>
<HEAD><META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=UTF-8">
<link href="..//elements/mmap.css" rel="stylesheet" type="text/css">
<TITLE>AUX_SCE</TITLE>
</HEAD>
<BODY class=mmapBody>
<h2 class="mmapCellTitle">
  <a name="Top_Tag">AUX_SCE</a>
</h2>
<P>Instance: AUX_SCE<BR>
Component: AUX_SCE<BR>
Base address: 0x580E1000</P>
<BR>
<P><A class="mmap_legend_link" href="../legend.html#AUX">AUX</A> Sensor Control Engine (AUX_SCE) is a <A class="mmap_legend_link" href="../legend.html#RISC">RISC</A>-style microprocessor with separate fetch and execution cycles. It is optimized for low power and simple operations.  AUX_SCE code and data segments are stored in <A class="xref" href="AUX_RAM.html">AUX_RAM</A>. <A class="xref" href="AON_PMCTL.html#AUXSCECLK">AON_PMCTL:AUXSCECLK</A> sets the operational frequency.</P>
 <H3 class="mmapRegisterSummaryTitle"><A name="AUX_SCE"></A><A href="CPU_MMAP.html"> TOP</A>:<B>AUX_SCE</B> Register Summary</H3>
<TABLE cellspacing="0" class="mmapRegisterSummaryTable">
<TR class="rowTop">
<TD class="cellTopCol1">
  <P>Register Name</P>
</TD>
<TD class="cellTopCol2">
  <P>Type</P>
</TD>
<TD class="cellTopCol3">
  <P>Register Width (Bits)</P>
</TD>
<TD class="cellTopCol4">
  <P>Register Reset</P>
</TD>
<TD class="cellTopCol5">
  <P>Address Offset</P>
</TD>
<TD class="cellTopCol5">
  <P>Physical Address</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CTL" title="Internal">CTL</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x580E 1000</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#FETCHSTAT" title="Internal">FETCHSTAT</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0004</P>
</TD>
<TD class="cellCol5">
  <P>0x580E 1004</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CPUSTAT" title="Internal">CPUSTAT</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0008</P>
</TD>
<TD class="cellCol5">
  <P>0x580E 1008</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#WUSTAT" title="Internal">WUSTAT</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 000C</P>
</TD>
<TD class="cellCol5">
  <P>0x580E 100C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#REG1_0" title="Internal">REG1_0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0010</P>
</TD>
<TD class="cellCol5">
  <P>0x580E 1010</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#REG3_2" title="Internal">REG3_2</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0014</P>
</TD>
<TD class="cellCol5">
  <P>0x580E 1014</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#REG5_4" title="Internal">REG5_4</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0018</P>
</TD>
<TD class="cellCol5">
  <P>0x580E 1018</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#REG7_6" title="Internal">REG7_6</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 001C</P>
</TD>
<TD class="cellCol5">
  <P>0x580E 101C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#LOOPADDR" title="Internal">LOOPADDR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0020</P>
</TD>
<TD class="cellCol5">
  <P>0x580E 1020</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#LOOPCNT" title="Internal">LOOPCNT</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0024</P>
</TD>
<TD class="cellCol5">
  <P>0x580E 1024</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#NONSECDDIACC0" title="Non-Secure DDI Access 0">NONSECDDIACC0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0028</P>
</TD>
<TD class="cellCol5">
  <P>0x580E 1028</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#NONSECDDIACC1" title="Non-Secure DDI Access 1">NONSECDDIACC1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 002C</P>
</TD>
<TD class="cellCol5">
  <P>0x580E 102C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#NONSECDDIACC2" title="Non-Secure DDI Access 2">NONSECDDIACC2</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0030</P>
</TD>
<TD class="cellCol5">
  <P>0x580E 1030</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#NONSECDDIACC3" title="Non-Secure DDI Access 3">NONSECDDIACC3</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0034</P>
</TD>
<TD class="cellCol5">
  <P>0x580E 1034</P>
</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterSummaryTitle"><A href="CPU_MMAP.html"> TOP</A>:AUX_SCE Register Descriptions</H3>
<H3 class="mmapRegisterTitle"><A name="CTL"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AUX_SCE</A>:CTL</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0000</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x580E 1000</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x580E 1000</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL_FORCE_EV_LOW">31:24</a>
</TD>
<TD class="cellBitfieldCol2">FORCE_EV_LOW</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL_FORCE_EV_HIGH">23:16</a>
</TD>
<TD class="cellBitfieldCol2">FORCE_EV_HIGH</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL_RESET_VECTOR">15:8</a>
</TD>
<TD class="cellBitfieldCol2">RESET_VECTOR</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL_RESERVED7">7</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED7</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL_DBG_FREEZE_EN">6</a>
</TD>
<TD class="cellBitfieldCol2">DBG_FREEZE_EN</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL_FORCE_WU_LOW">5</a>
</TD>
<TD class="cellBitfieldCol2">FORCE_WU_LOW</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL_FORCE_WU_HIGH">4</a>
</TD>
<TD class="cellBitfieldCol2">FORCE_WU_HIGH</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL_RESTART">3</a>
</TD>
<TD class="cellBitfieldCol2">RESTART</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL_SINGLE_STEP">2</a>
</TD>
<TD class="cellBitfieldCol2">SINGLE_STEP</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL_SUSPEND">1</a>
</TD>
<TD class="cellBitfieldCol2">SUSPEND</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL_CLK_EN">0</a>
</TD>
<TD class="cellBitfieldCol2">CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="FETCHSTAT"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AUX_SCE</A>:FETCHSTAT</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0004</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x580E 1004</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x580E 1004</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FETCHSTAT_OPCODE">31:16</a>
</TD>
<TD class="cellBitfieldCol2">OPCODE</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FETCHSTAT_PC">15:0</a>
</TD>
<TD class="cellBitfieldCol2">PC</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CPUSTAT"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AUX_SCE</A>:CPUSTAT</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0008</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x580E 1008</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x580E 1008</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CPUSTAT_RESERVED12">31:12</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED12</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CPUSTAT_BUS_ERROR">11</a>
</TD>
<TD class="cellBitfieldCol2">BUS_ERROR</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CPUSTAT_SLEEP">10</a>
</TD>
<TD class="cellBitfieldCol2">SLEEP</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CPUSTAT_WEV">9</a>
</TD>
<TD class="cellBitfieldCol2">WEV</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CPUSTAT_HALTED">8</a>
</TD>
<TD class="cellBitfieldCol2">HALTED</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CPUSTAT_RESERVED4">7:4</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED4</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CPUSTAT_V_FLAG">3</a>
</TD>
<TD class="cellBitfieldCol2">V_FLAG</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CPUSTAT_C_FLAG">2</a>
</TD>
<TD class="cellBitfieldCol2">C_FLAG</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CPUSTAT_N_FLAG">1</a>
</TD>
<TD class="cellBitfieldCol2">N_FLAG</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CPUSTAT_Z_FLAG">0</a>
</TD>
<TD class="cellBitfieldCol2">Z_FLAG</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="WUSTAT"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AUX_SCE</A>:WUSTAT</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 000C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x580E 100C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x580E 100C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="WUSTAT_RESERVED20">31:19</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED20</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="WUSTAT_EXC_VECTOR">18:16</a>
</TD>
<TD class="cellBitfieldCol2">EXC_VECTOR</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="WUSTAT_RESERVED9">15:9</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED9</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="WUSTAT_WU_SIGNAL">8</a>
</TD>
<TD class="cellBitfieldCol2">WU_SIGNAL</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="WUSTAT_EV_SIGNALS">7:0</a>
</TD>
<TD class="cellBitfieldCol2">EV_SIGNALS</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">AUX_PROG_DLY_IDLE</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">AUX_COMPA</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">AUX_COMPB</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x8</TD>
<TD class="cellEnumTableCol2">AUX_TDC_DONE</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x10</TD>
<TD class="cellEnumTableCol2">AUX_TIMER0_EV_OR_IDLE</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x20</TD>
<TD class="cellEnumTableCol2">AUX_TIMER1_EV_OR_IDLE</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x40</TD>
<TD class="cellEnumTableCol2">AUX_ADC_FIFO_NOT_EMPTY</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x80</TD>
<TD class="cellEnumTableCol2">SCEWEV_PROG</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="REG1_0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AUX_SCE</A>:REG1_0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0010</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x580E 1010</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x580E 1010</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="REG1_0_REG1">31:16</a>
</TD>
<TD class="cellBitfieldCol2">REG1</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="REG1_0_REG0">15:0</a>
</TD>
<TD class="cellBitfieldCol2">REG0</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="REG3_2"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AUX_SCE</A>:REG3_2</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0014</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x580E 1014</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x580E 1014</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="REG3_2_REG3">31:16</a>
</TD>
<TD class="cellBitfieldCol2">REG3</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="REG3_2_REG2">15:0</a>
</TD>
<TD class="cellBitfieldCol2">REG2</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="REG5_4"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AUX_SCE</A>:REG5_4</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0018</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x580E 1018</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x580E 1018</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="REG5_4_REG5">31:16</a>
</TD>
<TD class="cellBitfieldCol2">REG5</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="REG5_4_REG4">15:0</a>
</TD>
<TD class="cellBitfieldCol2">REG4</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="REG7_6"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AUX_SCE</A>:REG7_6</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 001C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x580E 101C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x580E 101C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="REG7_6_REG7">31:16</a>
</TD>
<TD class="cellBitfieldCol2">REG7</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="REG7_6_REG6">15:0</a>
</TD>
<TD class="cellBitfieldCol2">REG6</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="LOOPADDR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AUX_SCE</A>:LOOPADDR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0020</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x580E 1020</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x580E 1020</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="LOOPADDR_STOP">31:16</a>
</TD>
<TD class="cellBitfieldCol2">STOP</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="LOOPADDR_START">15:0</a>
</TD>
<TD class="cellBitfieldCol2">START</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="LOOPCNT"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AUX_SCE</A>:LOOPCNT</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0024</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x580E 1024</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x580E 1024</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="LOOPCNT_RESERVED8">31:8</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED8</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="LOOPCNT_ITER_LEFT">7:0</a>
</TD>
<TD class="cellBitfieldCol2">ITER_LEFT</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="NONSECDDIACC0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AUX_SCE</A>:NONSECDDIACC0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0028</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x580E 1028</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x580E 1028</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Non-Secure DDI Access 0<BR>
<BR>
When system is in secure state, AUX_SCE is allowed to update a predefined DDI half-word using SET or CLR access. Configuration will determine if AUX_SCE can read the same half-word. An access to a non-allowed register will suspend the AUX_SCE when system state is secure. <BR>
<BR>
If ADDR field in two or more NONSECDDIACC registers are equal, the MASK and RD_EN from the highest numbered register will be used.<BR>
<BR>
Examples:<BR>
<BR>
Half-word with address of 0 corresponds to <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#CTL0">DDI_0_OSC:CTL0</A>  bit range [15:0].<BR>
Half-word with address of 1 corresponds to <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#CTL0">DDI_0_OSC:CTL0</A>  bit range [31:16].<BR>
…<BR>
Half-word with address of 34 corresponds to <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#STAT2">DDI_0_OSC:STAT2</A>  bit range [15:0].<BR>
Half-word with address of 35 corresponds to <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#STAT2">DDI_0_OSC:STAT2</A>  bit range [31:16].</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NONSECDDIACC0_RESERVED23">31:23</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED23</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NONSECDDIACC0_RD_EN">22</a>
</TD>
<TD class="cellBitfieldCol2">RD_EN</TD>
<TD class="cellBitfieldCol3" colspan="3">Read Enable<BR>
<BR>
0: AUX_SCE is not allowed to read DDI half-word given by <A class="xref" href="#NONSECDDIACC0_ADDR">ADDR</A>.<BR>
1: AUX_SCE is allowed to read DDI half-word given by <A class="xref" href="#NONSECDDIACC0_ADDR">ADDR</A>.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NONSECDDIACC0_ADDR">21:16</a>
</TD>
<TD class="cellBitfieldCol2">ADDR</TD>
<TD class="cellBitfieldCol3" colspan="3">Address<BR>
<BR>
AUX_SCE is allowed to update this DDI half-word using SET or CLR access.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NONSECDDIACC0_WR_MASK">15:0</a>
</TD>
<TD class="cellBitfieldCol2">WR_MASK</TD>
<TD class="cellBitfieldCol3" colspan="3">Mask<BR>
<BR>
AUX_SCE is allowed to update bits in half-word given by <A class="xref" href="#NONSECDDIACC0_ADDR">ADDR</A> according to this bit mask.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="NONSECDDIACC1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AUX_SCE</A>:NONSECDDIACC1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 002C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x580E 102C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x580E 102C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Non-Secure DDI Access 1<BR>
<BR>
When system is in secure state, AUX_SCE is allowed to update a predefined DDI half-word using SET or CLR access. Configuration will determine if AUX_SCE can read the same half-word. An access to a non-allowed register will suspend the AUX_SCE when system state is secure. <BR>
<BR>
If ADDR field in two or more NONSECDDIACC registers are equal, the MASK and RD_EN from the highest numbered register will be used.<BR>
<BR>
Examples:<BR>
<BR>
Half-word with address of 0 corresponds to <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#CTL0">DDI_0_OSC:CTL0</A>  bit range [15:0].<BR>
Half-word with address of 1 corresponds to <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#CTL0">DDI_0_OSC:CTL0</A>  bit range [31:16].<BR>
…<BR>
Half-word with address of 34 corresponds to <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#STAT2">DDI_0_OSC:STAT2</A>  bit range [15:0].<BR>
Half-word with address of 35 corresponds to <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#STAT2">DDI_0_OSC:STAT2</A>  bit range [31:16].</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NONSECDDIACC1_RESERVED23">31:23</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED23</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NONSECDDIACC1_RD_EN">22</a>
</TD>
<TD class="cellBitfieldCol2">RD_EN</TD>
<TD class="cellBitfieldCol3" colspan="3">Read Enable<BR>
<BR>
0: AUX_SCE is not allowed to read DDI half-word given by <A class="xref" href="#NONSECDDIACC1_ADDR">ADDR</A>.<BR>
1: AUX_SCE is allowed to read DDI half-word given by <A class="xref" href="#NONSECDDIACC1_ADDR">ADDR</A>.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NONSECDDIACC1_ADDR">21:16</a>
</TD>
<TD class="cellBitfieldCol2">ADDR</TD>
<TD class="cellBitfieldCol3" colspan="3">Address<BR>
<BR>
AUX_SCE is allowed to update this DDI half-word using SET or CLR access.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NONSECDDIACC1_WR_MASK">15:0</a>
</TD>
<TD class="cellBitfieldCol2">WR_MASK</TD>
<TD class="cellBitfieldCol3" colspan="3">Mask<BR>
<BR>
AUX_SCE is allowed to update bits in half-word given by <A class="xref" href="#NONSECDDIACC1_ADDR">ADDR</A> according to this bit mask.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="NONSECDDIACC2"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AUX_SCE</A>:NONSECDDIACC2</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0030</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x580E 1030</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x580E 1030</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Non-Secure DDI Access 2<BR>
<BR>
When system is in secure state, AUX_SCE is allowed to update a predefined DDI half-word using SET or CLR access. Configuration will determine if AUX_SCE can read the same half-word. An access to a non-allowed register will suspend the AUX_SCE when system state is secure. <BR>
<BR>
If ADDR field in two or more NONSECDDIACC registers are equal, the MASK and RD_EN from the highest numbered register will be used.<BR>
<BR>
Examples:<BR>
<BR>
Half-word with address of 0 corresponds to <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#CTL0">DDI_0_OSC:CTL0</A>  bit range [15:0].<BR>
Half-word with address of 1 corresponds to <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#CTL0">DDI_0_OSC:CTL0</A>  bit range [31:16].<BR>
…<BR>
Half-word with address of 34 corresponds to <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#STAT2">DDI_0_OSC:STAT2</A>  bit range [15:0].<BR>
Half-word with address of 35 corresponds to <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#STAT2">DDI_0_OSC:STAT2</A>  bit range [31:16].</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NONSECDDIACC2_RESERVED23">31:23</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED23</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NONSECDDIACC2_RD_EN">22</a>
</TD>
<TD class="cellBitfieldCol2">RD_EN</TD>
<TD class="cellBitfieldCol3" colspan="3">Read Enable<BR>
<BR>
0: AUX_SCE is not allowed to read DDI half-word given by <A class="xref" href="#NONSECDDIACC2_ADDR">ADDR</A>.<BR>
1: AUX_SCE is allowed to read DDI half-word given by <A class="xref" href="#NONSECDDIACC2_ADDR">ADDR</A>.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NONSECDDIACC2_ADDR">21:16</a>
</TD>
<TD class="cellBitfieldCol2">ADDR</TD>
<TD class="cellBitfieldCol3" colspan="3">Address<BR>
<BR>
AUX_SCE is allowed to update this DDI half-word using SET or CLR access.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NONSECDDIACC2_WR_MASK">15:0</a>
</TD>
<TD class="cellBitfieldCol2">WR_MASK</TD>
<TD class="cellBitfieldCol3" colspan="3">Mask<BR>
<BR>
AUX_SCE is allowed to update bits in half-word given by <A class="xref" href="#NONSECDDIACC2_ADDR">ADDR</A> according to this bit mask.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="NONSECDDIACC3"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AUX_SCE</A>:NONSECDDIACC3</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0034</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x580E 1034</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x580E 1034</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Non-Secure DDI Access 3<BR>
<BR>
When system is in secure state, AUX_SCE is allowed to update a predefined DDI half-word using SET or CLR access. Configuration will determine if AUX_SCE can read the same half-word. An access to a non-allowed register will suspend the AUX_SCE when system state is secure. <BR>
<BR>
If ADDR field in two or more NONSECDDIACC registers are equal, the MASK and RD_EN from the highest numbered register will be used.<BR>
<BR>
Examples:<BR>
<BR>
Half-word with address of 0 corresponds to <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#CTL0">DDI_0_OSC:CTL0</A>  bit range [15:0].<BR>
Half-word with address of 1 corresponds to <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#CTL0">DDI_0_OSC:CTL0</A>  bit range [31:16].<BR>
…<BR>
Half-word with address of 34 corresponds to <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#STAT2">DDI_0_OSC:STAT2</A>  bit range [15:0].<BR>
Half-word with address of 35 corresponds to <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#STAT2">DDI_0_OSC:STAT2</A>  bit range [31:16].</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NONSECDDIACC3_RESERVED23">31:23</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED23</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NONSECDDIACC3_RD_EN">22</a>
</TD>
<TD class="cellBitfieldCol2">RD_EN</TD>
<TD class="cellBitfieldCol3" colspan="3">Read Enable<BR>
<BR>
0: AUX_SCE is not allowed to read DDI half-word given by <A class="xref" href="#NONSECDDIACC3_ADDR">ADDR</A>.<BR>
1: AUX_SCE is allowed to read DDI half-word given by <A class="xref" href="#NONSECDDIACC3_ADDR">ADDR</A>.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NONSECDDIACC3_ADDR">21:16</a>
</TD>
<TD class="cellBitfieldCol2">ADDR</TD>
<TD class="cellBitfieldCol3" colspan="3">Address<BR>
<BR>
AUX_SCE is allowed to update this DDI half-word using SET or CLR access.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NONSECDDIACC3_WR_MASK">15:0</a>
</TD>
<TD class="cellBitfieldCol2">WR_MASK</TD>
<TD class="cellBitfieldCol3" colspan="3">Mask<BR>
<BR>
AUX_SCE is allowed to update bits in half-word given by <A class="xref" href="#NONSECDDIACC3_ADDR">ADDR</A> according to this bit mask.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<BR>
<BR>
<hr><table class="footer"><tr><td>&copy; 2015 - 2016. Texas Instruments | All Rights Reserved</td></tr></table>
</BODY>
</HTML>
