module mux(
		input [N-1:0]a, b),
		input [3:0] opCode;
		output [N-1:0] out;);
		
always(*)begin 
case(opCode)
3'b000: andGate andGate_instance(a,b,out);
3'b001:
3'b010:
3'b011:
3'b100:
3'b101:
3'b110:
3'b111:

endcase
end


		
endmodule
