m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Practicas/Verilog_Labs/Full-Adder/simulation/modelsim
vFull_Adder
Z1 !s110 1645839782
!i10b 1
!s100 ;goZ:U1=^;W@S3>gQ3bLV3
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IIYkG[UW9K3EjYEbmBUX`21
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1645834793
8C:/Practicas/Verilog_Labs/Full-Adder/Full_Adder.v
FC:/Practicas/Verilog_Labs/Full-Adder/Full_Adder.v
!i122 0
L0 1 11
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1645839782.000000
!s107 C:/Practicas/Verilog_Labs/Full-Adder/Full_Adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Practicas/Verilog_Labs/Full-Adder|C:/Practicas/Verilog_Labs/Full-Adder/Full_Adder.v|
!i113 1
Z7 o-vlog01compat -work work
Z8 !s92 -vlog01compat -work work +incdir+C:/Practicas/Verilog_Labs/Full-Adder
Z9 tCvgOpt 0
n@full_@adder
vFull_Adder_tb
R1
!i10b 1
!s100 ECEVc]NfM]UK5XSe^BI9T3
R2
Ic=6WoG`6?No?a`azfG8[<0
R3
R0
R4
8C:/Practicas/Verilog_Labs/Full-Adder/Full_Adder_tb.v
FC:/Practicas/Verilog_Labs/Full-Adder/Full_Adder_tb.v
!i122 1
L0 1 51
R5
r1
!s85 0
31
R6
!s107 C:/Practicas/Verilog_Labs/Full-Adder/Full_Adder_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Practicas/Verilog_Labs/Full-Adder|C:/Practicas/Verilog_Labs/Full-Adder/Full_Adder_tb.v|
!i113 1
R7
R8
R9
n@full_@adder_tb
