<HTML>
<HEAD><TITLE>Generate Subsystem RTL Report for interconnect_ip</TITLE></HEAD>
<BODY text="#000000" bgcolor="#FFFFFF">
<table COLS=2 WIDTH="100%" >
  <tr>
   <td><IMG SRC="./synopsys_logo.gif" ALT="Synopsys"></td>
   <td><div align=right>coreAssembler</div></td>
  </tr>
</table>
<HR WIDTH="100%">
<table BORDER=0 CELLSPACING=1 CELLPADDING=1 WIDTH="100%"><b><tr><td>
<H2>Generated Subsystem</H2>
<table BORDER=4 CELLSPACING=1 CELL PADDING=1 WIDTH="100%">
<tr><td>Workspace Name</td><td>coreAssembler_ip</td></tr>
<tr>
<td>Top Design Name</td>
<td>interconnect_ip</td>
</tr>
<tr><td>Language</td> <td>verilog</td>  </tr>
<tr><td>Date</td><td>Mon Nov 30 13:46:05 CST 2015</td></tr>
</table></td>
<td>
<H2><a NAME="Hierarchical Subsystem Reports"></a>
Hierarchical Subsystem Reports</center></H2>
<table BORDER=4 CELLSPACING=1 CELLPADDING=1 WIDTH="100%">
<tr>
<td><a href=".././report/SubsystemSourceCode.html">interconnect_ip</a></td>
</tr>
</table></center><pre>

</pre>
</td>
</tr></table>
<H2>Generated Files</H2>
<TABLE BORDER=1><TR>
<TD><B>Name</B></TD>
<TD><B>Description</B></TD>
<TD><B>Generated</B></TD>
</TR>
<TR>
<TD><A href="/home/warehouse/lbremer/566_project/coreAssembler_ip/src/interconnect_ip.v">src/interconnect_ip.v</A></TD>  
<TD>Verilog top-level subsystem RTL.</TD>  <TD>11/30/2015 13:46:05</TD></TR>
<TR>
<TD><A href="/home/warehouse/lbremer/566_project/coreAssembler_ip/export/interconnect_ip.lst">export/interconnect_ip.lst</A></TD>  
<TD>Simulation file list</TD>  <TD>11/30/2015 13:46:05</TD></TR>
<TR>
<TD><A href="/home/warehouse/lbremer/566_project/coreAssembler_ip/export/interconnect_ip_sim.lst">export/interconnect_ip_sim.lst</A></TD>  
<TD>Simulation file list</TD>  <TD>11/30/2015 13:46:05</TD></TR>
</TABLE>

<HR WIDTH="100%">
<table COLS=2 WIDTH="100%" >
  <tr>
   <td><IMG SRC="./synopsys_logo.gif" ALT="Synopsys"></td>
   <td><div align=right>coreAssembler</div></td>
  </tr>
</table>
</BODY></HTML>

