-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRxDemodulator/rx_demod_optimized_dut.vhd
-- Created: 2024-10-02 09:50:21
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: rx_demod_optimized_dut
-- Source Path: rx_demod_optimized/rx_demod_optimized_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY rx_demod_optimized_dut IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        data_in                           :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En13
        payload_cp_len                    :   IN    std_logic_vector(7 DOWNTO 0);  -- ufix8
        payload_bits_per_subcarrier       :   IN    std_logic_vector(7 DOWNTO 0);  -- ufix8
        psdu_size_0                       :   IN    std_logic;  -- ufix1
        psdu_size_1                       :   IN    std_logic;  -- ufix1
        psdu_size_2                       :   IN    std_logic;  -- ufix1
        psdu_size_3                       :   IN    std_logic;  -- ufix1
        psdu_size_4                       :   IN    std_logic;  -- ufix1
        psdu_size_5                       :   IN    std_logic;  -- ufix1
        psdu_size_6                       :   IN    std_logic;  -- ufix1
        psdu_size_7                       :   IN    std_logic;  -- ufix1
        psdu_size_8                       :   IN    std_logic;  -- ufix1
        psdu_size_9                       :   IN    std_logic;  -- ufix1
        psdu_size_10                      :   IN    std_logic;  -- ufix1
        psdu_size_11                      :   IN    std_logic;  -- ufix1
        psdu_size_12                      :   IN    std_logic;  -- ufix1
        psdu_size_13                      :   IN    std_logic;  -- ufix1
        psdu_size_14                      :   IN    std_logic;  -- ufix1
        psdu_size_15                      :   IN    std_logic;  -- ufix1
        psdu_size_16                      :   IN    std_logic;  -- ufix1
        psdu_size_17                      :   IN    std_logic;  -- ufix1
        psdu_size_18                      :   IN    std_logic;  -- ufix1
        psdu_size_19                      :   IN    std_logic;  -- ufix1
        psdu_size_20                      :   IN    std_logic;  -- ufix1
        psdu_size_21                      :   IN    std_logic;  -- ufix1
        psdu_size_22                      :   IN    std_logic;  -- ufix1
        psdu_size_23                      :   IN    std_logic;  -- ufix1
        header_ready                      :   IN    std_logic;  -- ufix1
        ce_out                            :   OUT   std_logic;  -- ufix1
        data_out_0                        :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En10
        data_out_1                        :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En10
        valid_header                      :   OUT   std_logic;  -- ufix1
        valid_payload                     :   OUT   std_logic;  -- ufix1
        last_frame                        :   OUT   std_logic  -- ufix1
        );
END rx_demod_optimized_dut;


ARCHITECTURE rtl OF rx_demod_optimized_dut IS

  -- Component Declarations
  COMPONENT rx_demod_optimized_src_rx_demodulator_full
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          data_in                         :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En13
          payload_cp_len                  :   IN    std_logic_vector(7 DOWNTO 0);  -- ufix8
          payload_bits_per_subcarrier     :   IN    std_logic_vector(7 DOWNTO 0);  -- ufix8
          psdu_size_0                     :   IN    std_logic;  -- ufix1
          psdu_size_1                     :   IN    std_logic;  -- ufix1
          psdu_size_2                     :   IN    std_logic;  -- ufix1
          psdu_size_3                     :   IN    std_logic;  -- ufix1
          psdu_size_4                     :   IN    std_logic;  -- ufix1
          psdu_size_5                     :   IN    std_logic;  -- ufix1
          psdu_size_6                     :   IN    std_logic;  -- ufix1
          psdu_size_7                     :   IN    std_logic;  -- ufix1
          psdu_size_8                     :   IN    std_logic;  -- ufix1
          psdu_size_9                     :   IN    std_logic;  -- ufix1
          psdu_size_10                    :   IN    std_logic;  -- ufix1
          psdu_size_11                    :   IN    std_logic;  -- ufix1
          psdu_size_12                    :   IN    std_logic;  -- ufix1
          psdu_size_13                    :   IN    std_logic;  -- ufix1
          psdu_size_14                    :   IN    std_logic;  -- ufix1
          psdu_size_15                    :   IN    std_logic;  -- ufix1
          psdu_size_16                    :   IN    std_logic;  -- ufix1
          psdu_size_17                    :   IN    std_logic;  -- ufix1
          psdu_size_18                    :   IN    std_logic;  -- ufix1
          psdu_size_19                    :   IN    std_logic;  -- ufix1
          psdu_size_20                    :   IN    std_logic;  -- ufix1
          psdu_size_21                    :   IN    std_logic;  -- ufix1
          psdu_size_22                    :   IN    std_logic;  -- ufix1
          psdu_size_23                    :   IN    std_logic;  -- ufix1
          header_ready                    :   IN    std_logic;  -- ufix1
          ce_out                          :   OUT   std_logic;  -- ufix1
          data_out_0                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En10
          data_out_1                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En10
          valid_header                    :   OUT   std_logic;  -- ufix1
          valid_payload                   :   OUT   std_logic;  -- ufix1
          last_frame                      :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : rx_demod_optimized_src_rx_demodulator_full
    USE ENTITY work.rx_demod_optimized_src_rx_demodulator_full(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL psdu_size_0_sig                  : std_logic;  -- ufix1
  SIGNAL psdu_size_1_sig                  : std_logic;  -- ufix1
  SIGNAL psdu_size_2_sig                  : std_logic;  -- ufix1
  SIGNAL psdu_size_3_sig                  : std_logic;  -- ufix1
  SIGNAL psdu_size_4_sig                  : std_logic;  -- ufix1
  SIGNAL psdu_size_5_sig                  : std_logic;  -- ufix1
  SIGNAL psdu_size_6_sig                  : std_logic;  -- ufix1
  SIGNAL psdu_size_7_sig                  : std_logic;  -- ufix1
  SIGNAL psdu_size_8_sig                  : std_logic;  -- ufix1
  SIGNAL psdu_size_9_sig                  : std_logic;  -- ufix1
  SIGNAL psdu_size_10_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_11_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_12_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_13_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_14_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_15_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_16_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_17_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_18_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_19_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_20_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_21_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_22_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_23_sig                 : std_logic;  -- ufix1
  SIGNAL header_ready_sig                 : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL data_out_0_sig                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL data_out_1_sig                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL valid_header_sig                 : std_logic;  -- ufix1
  SIGNAL valid_payload_sig                : std_logic;  -- ufix1
  SIGNAL last_frame_sig                   : std_logic;  -- ufix1

BEGIN
  u_rx_demod_optimized_src_rx_demodulator_full : rx_demod_optimized_src_rx_demodulator_full
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset_x => reset_x,
              data_in => data_in,  -- sfix14_En13
              payload_cp_len => payload_cp_len,  -- ufix8
              payload_bits_per_subcarrier => payload_bits_per_subcarrier,  -- ufix8
              psdu_size_0 => psdu_size_0_sig,  -- ufix1
              psdu_size_1 => psdu_size_1_sig,  -- ufix1
              psdu_size_2 => psdu_size_2_sig,  -- ufix1
              psdu_size_3 => psdu_size_3_sig,  -- ufix1
              psdu_size_4 => psdu_size_4_sig,  -- ufix1
              psdu_size_5 => psdu_size_5_sig,  -- ufix1
              psdu_size_6 => psdu_size_6_sig,  -- ufix1
              psdu_size_7 => psdu_size_7_sig,  -- ufix1
              psdu_size_8 => psdu_size_8_sig,  -- ufix1
              psdu_size_9 => psdu_size_9_sig,  -- ufix1
              psdu_size_10 => psdu_size_10_sig,  -- ufix1
              psdu_size_11 => psdu_size_11_sig,  -- ufix1
              psdu_size_12 => psdu_size_12_sig,  -- ufix1
              psdu_size_13 => psdu_size_13_sig,  -- ufix1
              psdu_size_14 => psdu_size_14_sig,  -- ufix1
              psdu_size_15 => psdu_size_15_sig,  -- ufix1
              psdu_size_16 => psdu_size_16_sig,  -- ufix1
              psdu_size_17 => psdu_size_17_sig,  -- ufix1
              psdu_size_18 => psdu_size_18_sig,  -- ufix1
              psdu_size_19 => psdu_size_19_sig,  -- ufix1
              psdu_size_20 => psdu_size_20_sig,  -- ufix1
              psdu_size_21 => psdu_size_21_sig,  -- ufix1
              psdu_size_22 => psdu_size_22_sig,  -- ufix1
              psdu_size_23 => psdu_size_23_sig,  -- ufix1
              header_ready => header_ready_sig,  -- ufix1
              ce_out => ce_out_sig,  -- ufix1
              data_out_0 => data_out_0_sig,  -- sfix16_En10
              data_out_1 => data_out_1_sig,  -- sfix16_En10
              valid_header => valid_header_sig,  -- ufix1
              valid_payload => valid_payload_sig,  -- ufix1
              last_frame => last_frame_sig  -- ufix1
              );

  psdu_size_0_sig <= psdu_size_0;

  psdu_size_1_sig <= psdu_size_1;

  psdu_size_2_sig <= psdu_size_2;

  psdu_size_3_sig <= psdu_size_3;

  psdu_size_4_sig <= psdu_size_4;

  psdu_size_5_sig <= psdu_size_5;

  psdu_size_6_sig <= psdu_size_6;

  psdu_size_7_sig <= psdu_size_7;

  psdu_size_8_sig <= psdu_size_8;

  psdu_size_9_sig <= psdu_size_9;

  psdu_size_10_sig <= psdu_size_10;

  psdu_size_11_sig <= psdu_size_11;

  psdu_size_12_sig <= psdu_size_12;

  psdu_size_13_sig <= psdu_size_13;

  psdu_size_14_sig <= psdu_size_14;

  psdu_size_15_sig <= psdu_size_15;

  psdu_size_16_sig <= psdu_size_16;

  psdu_size_17_sig <= psdu_size_17;

  psdu_size_18_sig <= psdu_size_18;

  psdu_size_19_sig <= psdu_size_19;

  psdu_size_20_sig <= psdu_size_20;

  psdu_size_21_sig <= psdu_size_21;

  psdu_size_22_sig <= psdu_size_22;

  psdu_size_23_sig <= psdu_size_23;

  header_ready_sig <= header_ready;

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  data_out_0 <= data_out_0_sig;

  data_out_1 <= data_out_1_sig;

  valid_header <= valid_header_sig;

  valid_payload <= valid_payload_sig;

  last_frame <= last_frame_sig;

END rtl;

