Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Dec 12 21:24:50 2024
| Host         : PC running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     889         
LUTAR-1    Warning           LUT drives async reset alert    20          
TIMING-20  Warning           Non-clocked latch               53          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1423)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2170)
5. checking no_input_delay (8)
6. checking no_output_delay (39)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1423)
---------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: P15 (HIGH)

 There are 350 register/latch pins with no clock driven by root clock pin: P17 (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: P4 (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: P5 (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: button_touch_length_checker_1/whether_long_touch_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: button_touch_length_checker_1/whether_short_touch_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_2/button_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_4/button_out_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/Clock_generator_uart_1/standard_clock_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/left_right_signal_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/process_begin_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/state_in_edit_state_next_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/state_in_edit_state_next_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/state_in_edit_state_next_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/current_time_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/current_time_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/current_time_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/current_time_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/current_time_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/current_time_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/left_right_signal_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/process_begin_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/scan_seg_1/clkout_reg/Q (HIGH)

 There are 148 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/standard_clock_generator_edit_1/standard_clock_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_in_edit_state_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_in_edit_state_reg[1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_in_edit_state_reg[2]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[0]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[10]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[11]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[1]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[3]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[5]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[7]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[8]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[9]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/uart_tx_1/Clock_Creator_50hz_1/standard_clock_reg/Q (HIGH)

 There are 297 register/latch pins with no clock driven by root clock pin: standard_clock_generator_60_1/nolabel_line31/standard_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2170)
---------------------------------------------------
 There are 2170 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (39)
--------------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 2209          inf        0.000                      0                 2209           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2209 Endpoints
Min Delay          2209 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_state_switcher_1/level_3_timer_standard_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            main_state_switcher_1/content_4_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.842ns  (logic 10.656ns (35.708%)  route 19.186ns (64.292%))
  Logic Levels:           36  (CARRY4=22 FDPE=1 LUT1=2 LUT2=2 LUT3=1 LUT4=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDPE                         0.000     0.000 r  main_state_switcher_1/level_3_timer_standard_reg[2]/C
    SLICE_X32Y33         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  main_state_switcher_1/level_3_timer_standard_reg[2]/Q
                         net (fo=44, routed)          3.944     4.400    main_state_switcher_1/second_time_switcher_for_level_3/Q[2]
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.524 r  main_state_switcher_1/second_time_switcher_for_level_3/content_7[0]_i_29/O
                         net (fo=1, routed)           0.000     4.524    main_state_switcher_1/second_time_switcher_for_level_3/content_7[0]_i_29_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.922 r  main_state_switcher_1/second_time_switcher_for_level_3/content_7_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.922    main_state_switcher_1/second_time_switcher_for_level_3/content_7_reg[0]_i_9_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.036 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000     5.036    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_117_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.150 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     5.150    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_48_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.264 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_295/CO[3]
                         net (fo=1, routed)           0.000     5.264    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_295_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.486 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_291/O[0]
                         net (fo=28, routed)          3.334     8.821    main_state_switcher_1/second_time_switcher_for_level_3/total_seconds02_out[16]
    SLICE_X33Y60         LUT6 (Prop_lut6_I5_O)        0.299     9.120 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_787/O
                         net (fo=1, routed)           0.000     9.120    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_787_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.670 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_645/CO[3]
                         net (fo=1, routed)           0.000     9.670    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_645_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.004 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_494/O[1]
                         net (fo=3, routed)           1.003    11.007    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_494_n_6
    SLICE_X30Y61         LUT3 (Prop_lut3_I2_O)        0.303    11.310 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_486/O
                         net (fo=1, routed)           0.466    11.775    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_486_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.160 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_361/CO[3]
                         net (fo=1, routed)           0.000    12.160    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_361_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.274 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_281/CO[3]
                         net (fo=1, routed)           0.000    12.274    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_281_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.388 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    12.388    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_211_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.722 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_127/O[1]
                         net (fo=3, routed)           0.852    13.575    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_127_n_6
    SLICE_X35Y64         LUT4 (Prop_lut4_I1_O)        0.303    13.878 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_216/O
                         net (fo=1, routed)           0.000    13.878    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_216_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.458 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_126/O[2]
                         net (fo=1, routed)           0.826    15.283    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_126_n_5
    SLICE_X36Y64         LUT2 (Prop_lut2_I1_O)        0.302    15.585 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_49/O
                         net (fo=1, routed)           0.000    15.585    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_49_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.986 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.986    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_14_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.208 f  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_128/O[0]
                         net (fo=1, routed)           0.746    16.954    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_128_n_7
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.299    17.253 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_53/O
                         net (fo=1, routed)           0.000    17.253    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_53_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    17.617 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_15/CO[0]
                         net (fo=44, routed)          1.573    19.190    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_15_n_3
    SLICE_X38Y61         LUT4 (Prop_lut4_I1_O)        0.373    19.563 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_137/O
                         net (fo=1, routed)           0.000    19.563    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_137_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.096 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.096    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_56_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.213 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.213    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_17_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.536 f  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_13/O[1]
                         net (fo=8, routed)           0.816    21.352    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_13_n_6
    SLICE_X37Y62         LUT1 (Prop_lut1_I0_O)        0.306    21.658 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_205/O
                         net (fo=1, routed)           0.000    21.658    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_205_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.056 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_112/CO[3]
                         net (fo=1, routed)           0.000    22.056    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_112_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.390 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_44/O[1]
                         net (fo=3, routed)           0.995    23.385    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_44_n_6
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.303    23.688 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_106/O
                         net (fo=1, routed)           0.523    24.212    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_106_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.719 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.719    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_41_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.990 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_12/CO[0]
                         net (fo=3, routed)           1.202    26.192    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_12_n_3
    SLICE_X36Y66         LUT6 (Prop_lut6_I0_O)        0.373    26.565 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[0]_i_15/O
                         net (fo=5, routed)           0.685    27.250    main_state_switcher_1/second_time_switcher_for_level_3/content_3[0]_i_15_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I5_O)        0.124    27.374 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[0]_i_4/O
                         net (fo=2, routed)           0.823    28.197    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_5[0]
    SLICE_X36Y66         LUT6 (Prop_lut6_I3_O)        0.124    28.321 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_2/O
                         net (fo=1, routed)           1.397    29.718    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_2_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I0_O)        0.124    29.842 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_1/O
                         net (fo=1, routed)           0.000    29.842    main_state_switcher_1/content_4[1]
    SLICE_X49Y60         FDRE                                         r  main_state_switcher_1/content_4_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/level_3_timer_standard_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            main_state_switcher_1/content_4_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.801ns  (logic 10.656ns (35.758%)  route 19.145ns (64.242%))
  Logic Levels:           36  (CARRY4=22 FDPE=1 LUT1=2 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDPE                         0.000     0.000 r  main_state_switcher_1/level_3_timer_standard_reg[2]/C
    SLICE_X32Y33         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  main_state_switcher_1/level_3_timer_standard_reg[2]/Q
                         net (fo=44, routed)          3.944     4.400    main_state_switcher_1/second_time_switcher_for_level_3/Q[2]
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.524 r  main_state_switcher_1/second_time_switcher_for_level_3/content_7[0]_i_29/O
                         net (fo=1, routed)           0.000     4.524    main_state_switcher_1/second_time_switcher_for_level_3/content_7[0]_i_29_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.922 r  main_state_switcher_1/second_time_switcher_for_level_3/content_7_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.922    main_state_switcher_1/second_time_switcher_for_level_3/content_7_reg[0]_i_9_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.036 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000     5.036    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_117_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.150 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     5.150    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_48_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.264 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_295/CO[3]
                         net (fo=1, routed)           0.000     5.264    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_295_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.486 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_291/O[0]
                         net (fo=28, routed)          3.334     8.821    main_state_switcher_1/second_time_switcher_for_level_3/total_seconds02_out[16]
    SLICE_X33Y60         LUT6 (Prop_lut6_I5_O)        0.299     9.120 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_787/O
                         net (fo=1, routed)           0.000     9.120    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_787_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.670 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_645/CO[3]
                         net (fo=1, routed)           0.000     9.670    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_645_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.004 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_494/O[1]
                         net (fo=3, routed)           1.003    11.007    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_494_n_6
    SLICE_X30Y61         LUT3 (Prop_lut3_I2_O)        0.303    11.310 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_486/O
                         net (fo=1, routed)           0.466    11.775    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_486_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.160 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_361/CO[3]
                         net (fo=1, routed)           0.000    12.160    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_361_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.274 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_281/CO[3]
                         net (fo=1, routed)           0.000    12.274    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_281_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.388 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    12.388    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_211_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.722 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_127/O[1]
                         net (fo=3, routed)           0.852    13.575    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_127_n_6
    SLICE_X35Y64         LUT4 (Prop_lut4_I1_O)        0.303    13.878 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_216/O
                         net (fo=1, routed)           0.000    13.878    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_216_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.458 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_126/O[2]
                         net (fo=1, routed)           0.826    15.283    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_126_n_5
    SLICE_X36Y64         LUT2 (Prop_lut2_I1_O)        0.302    15.585 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_49/O
                         net (fo=1, routed)           0.000    15.585    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_49_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.986 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.986    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_14_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.208 f  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_128/O[0]
                         net (fo=1, routed)           0.746    16.954    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_128_n_7
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.299    17.253 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_53/O
                         net (fo=1, routed)           0.000    17.253    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_53_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    17.617 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_15/CO[0]
                         net (fo=44, routed)          1.573    19.190    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_15_n_3
    SLICE_X38Y61         LUT4 (Prop_lut4_I1_O)        0.373    19.563 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_137/O
                         net (fo=1, routed)           0.000    19.563    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_137_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.096 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.096    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_56_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.213 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.213    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_17_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.536 f  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_13/O[1]
                         net (fo=8, routed)           0.816    21.352    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_13_n_6
    SLICE_X37Y62         LUT1 (Prop_lut1_I0_O)        0.306    21.658 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_205/O
                         net (fo=1, routed)           0.000    21.658    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_205_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.056 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_112/CO[3]
                         net (fo=1, routed)           0.000    22.056    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_112_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.390 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_44/O[1]
                         net (fo=3, routed)           0.995    23.385    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_44_n_6
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.303    23.688 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_106/O
                         net (fo=1, routed)           0.523    24.212    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_106_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.719 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.719    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_41_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.990 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_12/CO[0]
                         net (fo=3, routed)           1.202    26.192    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_12_n_3
    SLICE_X36Y66         LUT6 (Prop_lut6_I0_O)        0.373    26.565 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[0]_i_15/O
                         net (fo=5, routed)           0.845    27.410    main_state_switcher_1/second_time_switcher_for_level_3/content_3[0]_i_15_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I4_O)        0.124    27.534 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[3]_i_6/O
                         net (fo=1, routed)           1.246    28.780    main_state_switcher_1/second_time_switcher_for_level_3/level_3_minute_1[3]
    SLICE_X51Y65         LUT6 (Prop_lut6_I1_O)        0.124    28.904 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[3]_i_2/O
                         net (fo=1, routed)           0.773    29.677    main_state_switcher_1/second_time_switcher_for_level_3/content_4[3]_i_2_n_0
    SLICE_X48Y61         LUT5 (Prop_lut5_I0_O)        0.124    29.801 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[3]_i_1/O
                         net (fo=1, routed)           0.000    29.801    main_state_switcher_1/content_4[3]
    SLICE_X48Y61         FDRE                                         r  main_state_switcher_1/content_4_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/level_3_timer_standard_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            main_state_switcher_1/content_3_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.637ns  (logic 10.656ns (35.955%)  route 18.981ns (64.045%))
  Logic Levels:           36  (CARRY4=22 FDPE=1 LUT1=2 LUT2=2 LUT3=1 LUT4=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDPE                         0.000     0.000 r  main_state_switcher_1/level_3_timer_standard_reg[2]/C
    SLICE_X32Y33         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  main_state_switcher_1/level_3_timer_standard_reg[2]/Q
                         net (fo=44, routed)          3.944     4.400    main_state_switcher_1/second_time_switcher_for_level_3/Q[2]
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.524 r  main_state_switcher_1/second_time_switcher_for_level_3/content_7[0]_i_29/O
                         net (fo=1, routed)           0.000     4.524    main_state_switcher_1/second_time_switcher_for_level_3/content_7[0]_i_29_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.922 r  main_state_switcher_1/second_time_switcher_for_level_3/content_7_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.922    main_state_switcher_1/second_time_switcher_for_level_3/content_7_reg[0]_i_9_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.036 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000     5.036    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_117_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.150 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     5.150    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_48_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.264 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_295/CO[3]
                         net (fo=1, routed)           0.000     5.264    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_295_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.486 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_291/O[0]
                         net (fo=28, routed)          3.334     8.821    main_state_switcher_1/second_time_switcher_for_level_3/total_seconds02_out[16]
    SLICE_X33Y60         LUT6 (Prop_lut6_I5_O)        0.299     9.120 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_787/O
                         net (fo=1, routed)           0.000     9.120    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_787_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.670 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_645/CO[3]
                         net (fo=1, routed)           0.000     9.670    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_645_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.004 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_494/O[1]
                         net (fo=3, routed)           1.003    11.007    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_494_n_6
    SLICE_X30Y61         LUT3 (Prop_lut3_I2_O)        0.303    11.310 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_486/O
                         net (fo=1, routed)           0.466    11.775    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_486_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.160 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_361/CO[3]
                         net (fo=1, routed)           0.000    12.160    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_361_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.274 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_281/CO[3]
                         net (fo=1, routed)           0.000    12.274    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_281_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.388 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    12.388    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_211_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.722 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_127/O[1]
                         net (fo=3, routed)           0.852    13.575    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_127_n_6
    SLICE_X35Y64         LUT4 (Prop_lut4_I1_O)        0.303    13.878 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_216/O
                         net (fo=1, routed)           0.000    13.878    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_216_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.458 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_126/O[2]
                         net (fo=1, routed)           0.826    15.283    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_126_n_5
    SLICE_X36Y64         LUT2 (Prop_lut2_I1_O)        0.302    15.585 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_49/O
                         net (fo=1, routed)           0.000    15.585    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_49_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.986 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.986    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_14_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.208 f  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_128/O[0]
                         net (fo=1, routed)           0.746    16.954    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_128_n_7
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.299    17.253 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_53/O
                         net (fo=1, routed)           0.000    17.253    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_53_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    17.617 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_15/CO[0]
                         net (fo=44, routed)          1.573    19.190    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_15_n_3
    SLICE_X38Y61         LUT4 (Prop_lut4_I1_O)        0.373    19.563 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_137/O
                         net (fo=1, routed)           0.000    19.563    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_137_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.096 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.096    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_56_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.213 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.213    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_17_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.536 f  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_13/O[1]
                         net (fo=8, routed)           0.816    21.352    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_13_n_6
    SLICE_X37Y62         LUT1 (Prop_lut1_I0_O)        0.306    21.658 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_205/O
                         net (fo=1, routed)           0.000    21.658    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_205_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.056 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_112/CO[3]
                         net (fo=1, routed)           0.000    22.056    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_112_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.390 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_44/O[1]
                         net (fo=3, routed)           0.995    23.385    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_44_n_6
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.303    23.688 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_106/O
                         net (fo=1, routed)           0.523    24.212    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_106_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.719 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.719    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_41_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.990 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_12/CO[0]
                         net (fo=3, routed)           1.202    26.192    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_12_n_3
    SLICE_X36Y66         LUT6 (Prop_lut6_I0_O)        0.373    26.565 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[0]_i_15/O
                         net (fo=5, routed)           0.672    27.237    main_state_switcher_1/second_time_switcher_for_level_3/content_3[0]_i_15_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I4_O)        0.124    27.361 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[1]_i_7/O
                         net (fo=1, routed)           0.796    28.157    main_state_switcher_1/second_time_switcher_for_level_3/level_3_minute_0[1]
    SLICE_X37Y66         LUT6 (Prop_lut6_I1_O)        0.124    28.281 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[1]_i_2/O
                         net (fo=1, routed)           1.232    29.513    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_3_reg[1]
    SLICE_X45Y56         LUT6 (Prop_lut6_I0_O)        0.124    29.637 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_3[1]_i_1/O
                         net (fo=1, routed)           0.000    29.637    main_state_switcher_1/content_3[1]
    SLICE_X45Y56         FDRE                                         r  main_state_switcher_1/content_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/level_3_timer_standard_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            main_state_switcher_1/content_3_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.301ns  (logic 10.656ns (36.367%)  route 18.645ns (63.633%))
  Logic Levels:           36  (CARRY4=22 FDPE=1 LUT1=2 LUT2=2 LUT3=1 LUT4=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDPE                         0.000     0.000 r  main_state_switcher_1/level_3_timer_standard_reg[2]/C
    SLICE_X32Y33         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  main_state_switcher_1/level_3_timer_standard_reg[2]/Q
                         net (fo=44, routed)          3.944     4.400    main_state_switcher_1/second_time_switcher_for_level_3/Q[2]
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.524 r  main_state_switcher_1/second_time_switcher_for_level_3/content_7[0]_i_29/O
                         net (fo=1, routed)           0.000     4.524    main_state_switcher_1/second_time_switcher_for_level_3/content_7[0]_i_29_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.922 r  main_state_switcher_1/second_time_switcher_for_level_3/content_7_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.922    main_state_switcher_1/second_time_switcher_for_level_3/content_7_reg[0]_i_9_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.036 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000     5.036    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_117_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.150 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     5.150    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_48_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.264 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_295/CO[3]
                         net (fo=1, routed)           0.000     5.264    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_295_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.486 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_291/O[0]
                         net (fo=28, routed)          3.334     8.821    main_state_switcher_1/second_time_switcher_for_level_3/total_seconds02_out[16]
    SLICE_X33Y60         LUT6 (Prop_lut6_I5_O)        0.299     9.120 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_787/O
                         net (fo=1, routed)           0.000     9.120    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_787_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.670 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_645/CO[3]
                         net (fo=1, routed)           0.000     9.670    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_645_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.004 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_494/O[1]
                         net (fo=3, routed)           1.003    11.007    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_494_n_6
    SLICE_X30Y61         LUT3 (Prop_lut3_I2_O)        0.303    11.310 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_486/O
                         net (fo=1, routed)           0.466    11.775    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_486_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.160 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_361/CO[3]
                         net (fo=1, routed)           0.000    12.160    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_361_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.274 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_281/CO[3]
                         net (fo=1, routed)           0.000    12.274    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_281_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.388 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    12.388    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_211_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.722 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_127/O[1]
                         net (fo=3, routed)           0.852    13.575    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_127_n_6
    SLICE_X35Y64         LUT4 (Prop_lut4_I1_O)        0.303    13.878 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_216/O
                         net (fo=1, routed)           0.000    13.878    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_216_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.458 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_126/O[2]
                         net (fo=1, routed)           0.826    15.283    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_126_n_5
    SLICE_X36Y64         LUT2 (Prop_lut2_I1_O)        0.302    15.585 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_49/O
                         net (fo=1, routed)           0.000    15.585    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_49_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.986 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.986    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_14_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.208 f  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_128/O[0]
                         net (fo=1, routed)           0.746    16.954    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_128_n_7
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.299    17.253 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_53/O
                         net (fo=1, routed)           0.000    17.253    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_53_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    17.617 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_15/CO[0]
                         net (fo=44, routed)          1.573    19.190    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_15_n_3
    SLICE_X38Y61         LUT4 (Prop_lut4_I1_O)        0.373    19.563 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_137/O
                         net (fo=1, routed)           0.000    19.563    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_137_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.096 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.096    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_56_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.213 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.213    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_17_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.536 f  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_13/O[1]
                         net (fo=8, routed)           0.816    21.352    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_13_n_6
    SLICE_X37Y62         LUT1 (Prop_lut1_I0_O)        0.306    21.658 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_205/O
                         net (fo=1, routed)           0.000    21.658    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_205_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.056 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_112/CO[3]
                         net (fo=1, routed)           0.000    22.056    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_112_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.390 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_44/O[1]
                         net (fo=3, routed)           0.995    23.385    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_44_n_6
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.303    23.688 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_106/O
                         net (fo=1, routed)           0.523    24.212    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_106_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.719 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.719    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_41_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.990 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_12/CO[0]
                         net (fo=3, routed)           1.202    26.192    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_12_n_3
    SLICE_X36Y66         LUT6 (Prop_lut6_I0_O)        0.373    26.565 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[0]_i_15/O
                         net (fo=5, routed)           0.677    27.242    main_state_switcher_1/second_time_switcher_for_level_3/content_3[0]_i_15_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I3_O)        0.124    27.366 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[2]_i_11/O
                         net (fo=1, routed)           0.596    27.962    main_state_switcher_1/second_time_switcher_for_level_3/level_3_minute_0[2]
    SLICE_X38Y68         LUT4 (Prop_lut4_I1_O)        0.124    28.086 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[2]_i_3/O
                         net (fo=1, routed)           1.091    29.177    main_state_switcher_1/second_time_switcher_for_clock/content_3_reg[2]
    SLICE_X48Y59         LUT6 (Prop_lut6_I2_O)        0.124    29.301 r  main_state_switcher_1/second_time_switcher_for_clock/content_3[2]_i_1/O
                         net (fo=1, routed)           0.000    29.301    main_state_switcher_1/content_3[2]
    SLICE_X48Y59         FDRE                                         r  main_state_switcher_1/content_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/self_clean_timer_standard_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_3_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.167ns  (logic 10.438ns (35.787%)  route 18.729ns (64.213%))
  Logic Levels:           34  (CARRY4=21 FDCE=1 LUT1=1 LUT2=2 LUT3=2 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDCE                         0.000     0.000 r  main_state_switcher_1/self_clean_timer_standard_reg[3]/C
    SLICE_X31Y37         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/self_clean_timer_standard_reg[3]/Q
                         net (fo=46, routed)          3.019     3.475    main_state_switcher_1/second_time_switcher_for_self_clean/Q[3]
    SLICE_X31Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.860 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_7_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     3.860    main_state_switcher_1/second_time_switcher_for_self_clean/content_7_reg[0]_i_14_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.194 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_6_reg[2]_i_67/O[1]
                         net (fo=40, routed)          2.756     6.950    main_state_switcher_1/second_time_switcher_for_self_clean/total_seconds04_out[5]
    SLICE_X10Y60         LUT3 (Prop_lut3_I2_O)        0.303     7.253 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_1080/O
                         net (fo=2, routed)           0.583     7.837    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_1080_n_0
    SLICE_X11Y60         LUT4 (Prop_lut4_I3_O)        0.124     7.961 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_1082/O
                         net (fo=1, routed)           0.000     7.961    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_1082_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.362 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_975/CO[3]
                         net (fo=1, routed)           0.000     8.362    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_975_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.476 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_869/CO[3]
                         net (fo=1, routed)           0.000     8.476    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_869_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.590 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_868/CO[3]
                         net (fo=1, routed)           0.000     8.590    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_868_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.704 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_751/CO[3]
                         net (fo=1, routed)           0.000     8.704    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_751_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.818 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_613/CO[3]
                         net (fo=1, routed)           0.000     8.818    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_613_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.131 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_454/O[3]
                         net (fo=3, routed)           1.124    10.255    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_454_n_4
    SLICE_X14Y66         LUT3 (Prop_lut3_I2_O)        0.306    10.561 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_348/O
                         net (fo=1, routed)           0.725    11.286    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_348_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.806 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    11.806    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_263_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.129 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_187/O[1]
                         net (fo=3, routed)           0.668    12.798    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_187_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306    13.104 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_269/O
                         net (fo=1, routed)           0.000    13.104    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_269_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.356 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_186/O[0]
                         net (fo=1, routed)           0.996    14.351    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_186_n_7
    SLICE_X30Y68         LUT2 (Prop_lut2_I1_O)        0.295    14.646 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_98/O
                         net (fo=1, routed)           0.000    14.646    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_98_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.224 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_38/O[2]
                         net (fo=7, routed)           0.821    16.045    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_38_n_5
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.699    16.744 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.744    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_40_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.015 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_39/CO[0]
                         net (fo=44, routed)          2.174    19.190    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_39_n_3
    SLICE_X31Y66         LUT4 (Prop_lut4_I1_O)        0.373    19.563 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_137/O
                         net (fo=1, routed)           0.000    19.563    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_137_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.961 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.961    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_43_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.075 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.075    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_18_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.297 f  main_state_switcher_1/second_time_switcher_for_self_clean/content_3_reg[2]_i_28/O[0]
                         net (fo=9, routed)           1.310    21.607    main_state_switcher_1/second_time_switcher_for_self_clean/content_3_reg[2]_i_28_n_7
    SLICE_X32Y70         LUT1 (Prop_lut1_I0_O)        0.299    21.906 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_255/O
                         net (fo=1, routed)           0.000    21.906    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_255_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.456 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_139/CO[3]
                         net (fo=1, routed)           0.000    22.456    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_139_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.790 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_52/O[1]
                         net (fo=3, routed)           1.003    23.793    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_52_n_6
    SLICE_X34Y71         LUT4 (Prop_lut4_I0_O)        0.303    24.096 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_147/O
                         net (fo=1, routed)           0.556    24.652    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_147_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.159 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.159    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_55_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.430 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_21/CO[0]
                         net (fo=3, routed)           0.490    25.920    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_21_n_3
    SLICE_X34Y70         LUT6 (Prop_lut6_I0_O)        0.373    26.293 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_3[2]_i_29/O
                         net (fo=5, routed)           0.436    26.729    main_state_switcher_1/second_time_switcher_for_self_clean/content_3[2]_i_29_n_0
    SLICE_X34Y69         LUT6 (Prop_lut6_I5_O)        0.124    26.853 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_3[0]_i_10/O
                         net (fo=2, routed)           1.132    27.985    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/self_clean_minute_0[0]
    SLICE_X41Y70         LUT5 (Prop_lut5_I1_O)        0.124    28.109 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_3[0]_i_3/O
                         net (fo=1, routed)           0.935    29.043    main_state_switcher_1/second_time_switcher_for_self_clean_edit/content_3_reg[0]
    SLICE_X48Y60         LUT6 (Prop_lut6_I1_O)        0.124    29.167 r  main_state_switcher_1/second_time_switcher_for_self_clean_edit/content_3[0]_i_1/O
                         net (fo=1, routed)           0.000    29.167    main_state_switcher_1/content_3[0]
    SLICE_X48Y60         FDRE                                         r  main_state_switcher_1/content_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/self_clean_timer_standard_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_4_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.857ns  (logic 10.438ns (36.172%)  route 18.419ns (63.828%))
  Logic Levels:           34  (CARRY4=21 FDCE=1 LUT1=1 LUT2=2 LUT3=2 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDCE                         0.000     0.000 r  main_state_switcher_1/self_clean_timer_standard_reg[3]/C
    SLICE_X31Y37         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/self_clean_timer_standard_reg[3]/Q
                         net (fo=46, routed)          3.019     3.475    main_state_switcher_1/second_time_switcher_for_self_clean/Q[3]
    SLICE_X31Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.860 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_7_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     3.860    main_state_switcher_1/second_time_switcher_for_self_clean/content_7_reg[0]_i_14_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.194 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_6_reg[2]_i_67/O[1]
                         net (fo=40, routed)          2.756     6.950    main_state_switcher_1/second_time_switcher_for_self_clean/total_seconds04_out[5]
    SLICE_X10Y60         LUT3 (Prop_lut3_I2_O)        0.303     7.253 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_1080/O
                         net (fo=2, routed)           0.583     7.837    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_1080_n_0
    SLICE_X11Y60         LUT4 (Prop_lut4_I3_O)        0.124     7.961 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_1082/O
                         net (fo=1, routed)           0.000     7.961    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_1082_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.362 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_975/CO[3]
                         net (fo=1, routed)           0.000     8.362    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_975_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.476 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_869/CO[3]
                         net (fo=1, routed)           0.000     8.476    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_869_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.590 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_868/CO[3]
                         net (fo=1, routed)           0.000     8.590    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_868_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.704 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_751/CO[3]
                         net (fo=1, routed)           0.000     8.704    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_751_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.818 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_613/CO[3]
                         net (fo=1, routed)           0.000     8.818    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_613_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.131 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_454/O[3]
                         net (fo=3, routed)           1.124    10.255    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_454_n_4
    SLICE_X14Y66         LUT3 (Prop_lut3_I2_O)        0.306    10.561 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_348/O
                         net (fo=1, routed)           0.725    11.286    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_348_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.806 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    11.806    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_263_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.129 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_187/O[1]
                         net (fo=3, routed)           0.668    12.798    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_187_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306    13.104 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_269/O
                         net (fo=1, routed)           0.000    13.104    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_269_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.356 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_186/O[0]
                         net (fo=1, routed)           0.996    14.351    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_186_n_7
    SLICE_X30Y68         LUT2 (Prop_lut2_I1_O)        0.295    14.646 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_98/O
                         net (fo=1, routed)           0.000    14.646    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_98_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.224 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_38/O[2]
                         net (fo=7, routed)           0.821    16.045    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_38_n_5
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.699    16.744 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.744    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_40_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.015 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_39/CO[0]
                         net (fo=44, routed)          2.174    19.190    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_39_n_3
    SLICE_X31Y66         LUT4 (Prop_lut4_I1_O)        0.373    19.563 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_137/O
                         net (fo=1, routed)           0.000    19.563    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_137_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.961 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.961    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_43_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.075 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.075    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_18_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.297 f  main_state_switcher_1/second_time_switcher_for_self_clean/content_3_reg[2]_i_28/O[0]
                         net (fo=9, routed)           1.310    21.607    main_state_switcher_1/second_time_switcher_for_self_clean/content_3_reg[2]_i_28_n_7
    SLICE_X32Y70         LUT1 (Prop_lut1_I0_O)        0.299    21.906 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_255/O
                         net (fo=1, routed)           0.000    21.906    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_255_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.456 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_139/CO[3]
                         net (fo=1, routed)           0.000    22.456    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_139_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.790 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_52/O[1]
                         net (fo=3, routed)           1.003    23.793    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_52_n_6
    SLICE_X34Y71         LUT4 (Prop_lut4_I0_O)        0.303    24.096 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_147/O
                         net (fo=1, routed)           0.556    24.652    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_147_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.159 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.159    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_55_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.430 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_21/CO[0]
                         net (fo=3, routed)           0.490    25.920    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_21_n_3
    SLICE_X34Y70         LUT6 (Prop_lut6_I0_O)        0.373    26.293 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_3[2]_i_29/O
                         net (fo=5, routed)           0.472    26.765    main_state_switcher_1/second_time_switcher_for_self_clean/content_3[2]_i_29_n_0
    SLICE_X34Y68         LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[2]_i_9/O
                         net (fo=1, routed)           0.940    27.829    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/self_clean_minute_1[1]
    SLICE_X39Y68         LUT5 (Prop_lut5_I1_O)        0.124    27.953 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_4[2]_i_3/O
                         net (fo=1, routed)           0.780    28.733    main_state_switcher_1/second_time_switcher_for_self_clean_edit/content_4_reg[2]
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124    28.857 r  main_state_switcher_1/second_time_switcher_for_self_clean_edit/content_4[2]_i_1/O
                         net (fo=1, routed)           0.000    28.857    main_state_switcher_1/content_4[2]
    SLICE_X39Y60         FDRE                                         r  main_state_switcher_1/content_4_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/self_clean_timer_standard_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_4_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.429ns  (logic 10.314ns (36.280%)  route 18.115ns (63.720%))
  Logic Levels:           33  (CARRY4=21 FDCE=1 LUT1=1 LUT2=2 LUT3=2 LUT4=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDCE                         0.000     0.000 r  main_state_switcher_1/self_clean_timer_standard_reg[3]/C
    SLICE_X31Y37         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/self_clean_timer_standard_reg[3]/Q
                         net (fo=46, routed)          3.019     3.475    main_state_switcher_1/second_time_switcher_for_self_clean/Q[3]
    SLICE_X31Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.860 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_7_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     3.860    main_state_switcher_1/second_time_switcher_for_self_clean/content_7_reg[0]_i_14_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.194 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_6_reg[2]_i_67/O[1]
                         net (fo=40, routed)          2.756     6.950    main_state_switcher_1/second_time_switcher_for_self_clean/total_seconds04_out[5]
    SLICE_X10Y60         LUT3 (Prop_lut3_I2_O)        0.303     7.253 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_1080/O
                         net (fo=2, routed)           0.583     7.837    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_1080_n_0
    SLICE_X11Y60         LUT4 (Prop_lut4_I3_O)        0.124     7.961 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_1082/O
                         net (fo=1, routed)           0.000     7.961    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_1082_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.362 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_975/CO[3]
                         net (fo=1, routed)           0.000     8.362    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_975_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.476 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_869/CO[3]
                         net (fo=1, routed)           0.000     8.476    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_869_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.590 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_868/CO[3]
                         net (fo=1, routed)           0.000     8.590    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_868_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.704 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_751/CO[3]
                         net (fo=1, routed)           0.000     8.704    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_751_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.818 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_613/CO[3]
                         net (fo=1, routed)           0.000     8.818    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_613_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.131 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_454/O[3]
                         net (fo=3, routed)           1.124    10.255    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_454_n_4
    SLICE_X14Y66         LUT3 (Prop_lut3_I2_O)        0.306    10.561 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_348/O
                         net (fo=1, routed)           0.725    11.286    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_348_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.806 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    11.806    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_263_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.129 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_187/O[1]
                         net (fo=3, routed)           0.668    12.798    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_187_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306    13.104 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_269/O
                         net (fo=1, routed)           0.000    13.104    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_269_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.356 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_186/O[0]
                         net (fo=1, routed)           0.996    14.351    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_186_n_7
    SLICE_X30Y68         LUT2 (Prop_lut2_I1_O)        0.295    14.646 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_98/O
                         net (fo=1, routed)           0.000    14.646    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_98_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.224 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_38/O[2]
                         net (fo=7, routed)           0.821    16.045    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_38_n_5
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.699    16.744 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.744    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_40_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.015 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_39/CO[0]
                         net (fo=44, routed)          2.174    19.190    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_39_n_3
    SLICE_X31Y66         LUT4 (Prop_lut4_I1_O)        0.373    19.563 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_137/O
                         net (fo=1, routed)           0.000    19.563    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_137_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.961 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.961    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_43_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.075 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.075    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_18_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.297 f  main_state_switcher_1/second_time_switcher_for_self_clean/content_3_reg[2]_i_28/O[0]
                         net (fo=9, routed)           1.310    21.607    main_state_switcher_1/second_time_switcher_for_self_clean/content_3_reg[2]_i_28_n_7
    SLICE_X32Y70         LUT1 (Prop_lut1_I0_O)        0.299    21.906 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_255/O
                         net (fo=1, routed)           0.000    21.906    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_255_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.456 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_139/CO[3]
                         net (fo=1, routed)           0.000    22.456    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_139_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.790 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_52/O[1]
                         net (fo=3, routed)           1.003    23.793    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_52_n_6
    SLICE_X34Y71         LUT4 (Prop_lut4_I0_O)        0.303    24.096 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_147/O
                         net (fo=1, routed)           0.556    24.652    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_147_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.159 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.159    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_55_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.430 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_21/CO[0]
                         net (fo=3, routed)           0.487    25.917    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_21_n_3
    SLICE_X34Y70         LUT6 (Prop_lut6_I0_O)        0.373    26.290 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_11/O
                         net (fo=1, routed)           0.451    26.741    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/self_clean_minute_1[0]
    SLICE_X41Y70         LUT6 (Prop_lut6_I1_O)        0.124    26.865 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_4[0]_i_3/O
                         net (fo=1, routed)           1.440    28.305    main_state_switcher_1/second_time_switcher_for_strong_standby_standard/content_4_reg[0]
    SLICE_X50Y60         LUT6 (Prop_lut6_I1_O)        0.124    28.429 r  main_state_switcher_1/second_time_switcher_for_strong_standby_standard/content_4[0]_i_1/O
                         net (fo=1, routed)           0.000    28.429    main_state_switcher_1/content_4[0]
    SLICE_X50Y60         FDRE                                         r  main_state_switcher_1/content_4_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/total_working_time_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/data_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.112ns  (logic 9.623ns (35.493%)  route 17.489ns (64.507%))
  Logic Levels:           33  (CARRY4=18 FDCE=1 LUT1=2 LUT2=1 LUT3=2 LUT4=5 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDCE                         0.000     0.000 r  main_state_switcher_1/total_working_time_reg[5]/C
    SLICE_X47Y71         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/total_working_time_reg[5]/Q
                         net (fo=60, routed)          3.676     4.132    main_state_switcher_1/second_time_switcher_for_total_working_time/Q[5]
    SLICE_X58Y64         LUT3 (Prop_lut3_I2_O)        0.124     4.256 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_0[1]_i_455/O
                         net (fo=4, routed)           0.972     5.227    main_state_switcher_1/second_time_switcher_for_total_working_time/content_0[1]_i_455_n_0
    SLICE_X55Y63         LUT4 (Prop_lut4_I3_O)        0.124     5.351 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_1103/O
                         net (fo=1, routed)           0.000     5.351    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_1103_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.752 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_1032/CO[3]
                         net (fo=1, routed)           0.000     5.752    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_1032_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.866 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_937/CO[3]
                         net (fo=1, routed)           0.000     5.866    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_937_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.980 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_936/CO[3]
                         net (fo=1, routed)           0.000     5.980    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_936_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.293 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_825/O[3]
                         net (fo=2, routed)           0.971     7.264    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_825_n_4
    SLICE_X52Y67         LUT3 (Prop_lut3_I2_O)        0.306     7.570 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_692/O
                         net (fo=2, routed)           0.952     8.522    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_692_n_0
    SLICE_X54Y67         LUT4 (Prop_lut4_I3_O)        0.124     8.646 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_696/O
                         net (fo=1, routed)           0.000     8.646    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_696_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.179 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_541/CO[3]
                         net (fo=1, routed)           0.000     9.179    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_541_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.296 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_415/CO[3]
                         net (fo=1, routed)           0.000     9.296    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_415_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.619 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_313/O[1]
                         net (fo=4, routed)           1.172    10.791    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_313_n_6
    SLICE_X52Y68         LUT4 (Prop_lut4_I2_O)        0.306    11.097 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_318/O
                         net (fo=1, routed)           0.000    11.097    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_318_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.675 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_241/O[2]
                         net (fo=1, routed)           0.840    12.515    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_241_n_5
    SLICE_X50Y67         LUT2 (Prop_lut2_I1_O)        0.301    12.816 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_147/O
                         net (fo=1, routed)           0.000    12.816    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_147_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.192 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000    13.192    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_68_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.411 f  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_243/O[0]
                         net (fo=1, routed)           0.685    14.097    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_243_n_7
    SLICE_X51Y68         LUT1 (Prop_lut1_I0_O)        0.295    14.392 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_151/O
                         net (fo=1, routed)           0.000    14.392    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_151_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    14.756 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_69/CO[0]
                         net (fo=44, routed)          1.515    16.270    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_69_n_3
    SLICE_X48Y66         LUT4 (Prop_lut4_I1_O)        0.373    16.643 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[1]_i_198/O
                         net (fo=1, routed)           0.000    16.643    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[1]_i_198_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.193 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.193    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_88_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.307 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.307    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_31_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.641 f  main_state_switcher_1/second_time_switcher_for_total_working_time/content_3_reg[2]_i_22/O[1]
                         net (fo=9, routed)           1.065    18.706    main_state_switcher_1/second_time_switcher_for_total_working_time/content_3_reg[2]_i_22_n_6
    SLICE_X45Y67         LUT1 (Prop_lut1_I0_O)        0.303    19.009 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[1]_i_299/O
                         net (fo=1, routed)           0.000    19.009    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[1]_i_299_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.407 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_199/CO[3]
                         net (fo=1, routed)           0.000    19.407    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_199_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.629 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_97/O[0]
                         net (fo=3, routed)           1.237    20.867    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_97_n_7
    SLICE_X50Y69         LUT4 (Prop_lut4_I0_O)        0.299    21.166 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[1]_i_208/O
                         net (fo=1, routed)           0.497    21.663    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[1]_i_208_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.189 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000    22.189    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_100_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.460 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_34/CO[0]
                         net (fo=3, routed)           0.966    23.425    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_34_n_3
    SLICE_X51Y69         LUT6 (Prop_lut6_I0_O)        0.373    23.798 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_3[2]_i_23/O
                         net (fo=6, routed)           1.202    25.001    main_state_switcher_1/second_time_switcher_for_total_working_time/content_3[2]_i_23_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I4_O)        0.124    25.125 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[3]_i_15/O
                         net (fo=2, routed)           1.072    26.197    main_state_switcher_1/second_time_switcher_for_total_working_time/content_3_reg[2]_i_22_0[2]
    SLICE_X58Y63         LUT6 (Prop_lut6_I0_O)        0.124    26.321 r  main_state_switcher_1/second_time_switcher_for_total_working_time/data_next[3]_i_3/O
                         net (fo=1, routed)           0.667    26.988    main_state_switcher_1/second_time_switcher_for_total_working_time/data_next[3]_i_3_n_0
    SLICE_X58Y63         LUT5 (Prop_lut5_I1_O)        0.124    27.112 r  main_state_switcher_1/second_time_switcher_for_total_working_time/data_next[3]_i_1/O
                         net (fo=1, routed)           0.000    27.112    main_state_switcher_1/second_time_switcher_for_total_working_time_n_0
    SLICE_X58Y63         FDRE                                         r  main_state_switcher_1/data_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/total_working_time_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/data_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.977ns  (logic 9.623ns (35.672%)  route 17.354ns (64.328%))
  Logic Levels:           33  (CARRY4=18 FDCE=1 LUT1=2 LUT2=1 LUT3=2 LUT4=5 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDCE                         0.000     0.000 r  main_state_switcher_1/total_working_time_reg[5]/C
    SLICE_X47Y71         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/total_working_time_reg[5]/Q
                         net (fo=60, routed)          3.676     4.132    main_state_switcher_1/second_time_switcher_for_total_working_time/Q[5]
    SLICE_X58Y64         LUT3 (Prop_lut3_I2_O)        0.124     4.256 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_0[1]_i_455/O
                         net (fo=4, routed)           0.972     5.227    main_state_switcher_1/second_time_switcher_for_total_working_time/content_0[1]_i_455_n_0
    SLICE_X55Y63         LUT4 (Prop_lut4_I3_O)        0.124     5.351 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_1103/O
                         net (fo=1, routed)           0.000     5.351    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_1103_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.752 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_1032/CO[3]
                         net (fo=1, routed)           0.000     5.752    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_1032_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.866 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_937/CO[3]
                         net (fo=1, routed)           0.000     5.866    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_937_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.980 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_936/CO[3]
                         net (fo=1, routed)           0.000     5.980    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_936_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.293 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_825/O[3]
                         net (fo=2, routed)           0.971     7.264    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_825_n_4
    SLICE_X52Y67         LUT3 (Prop_lut3_I2_O)        0.306     7.570 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_692/O
                         net (fo=2, routed)           0.952     8.522    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_692_n_0
    SLICE_X54Y67         LUT4 (Prop_lut4_I3_O)        0.124     8.646 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_696/O
                         net (fo=1, routed)           0.000     8.646    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_696_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.179 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_541/CO[3]
                         net (fo=1, routed)           0.000     9.179    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_541_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.296 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_415/CO[3]
                         net (fo=1, routed)           0.000     9.296    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_415_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.619 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_313/O[1]
                         net (fo=4, routed)           1.172    10.791    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_313_n_6
    SLICE_X52Y68         LUT4 (Prop_lut4_I2_O)        0.306    11.097 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_318/O
                         net (fo=1, routed)           0.000    11.097    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_318_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.675 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_241/O[2]
                         net (fo=1, routed)           0.840    12.515    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_241_n_5
    SLICE_X50Y67         LUT2 (Prop_lut2_I1_O)        0.301    12.816 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_147/O
                         net (fo=1, routed)           0.000    12.816    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_147_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.192 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000    13.192    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_68_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.411 f  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_243/O[0]
                         net (fo=1, routed)           0.685    14.097    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_243_n_7
    SLICE_X51Y68         LUT1 (Prop_lut1_I0_O)        0.295    14.392 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_151/O
                         net (fo=1, routed)           0.000    14.392    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_151_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    14.756 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_69/CO[0]
                         net (fo=44, routed)          1.515    16.270    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_69_n_3
    SLICE_X48Y66         LUT4 (Prop_lut4_I1_O)        0.373    16.643 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[1]_i_198/O
                         net (fo=1, routed)           0.000    16.643    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[1]_i_198_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.193 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.193    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_88_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.307 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.307    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_31_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.641 f  main_state_switcher_1/second_time_switcher_for_total_working_time/content_3_reg[2]_i_22/O[1]
                         net (fo=9, routed)           1.065    18.706    main_state_switcher_1/second_time_switcher_for_total_working_time/content_3_reg[2]_i_22_n_6
    SLICE_X45Y67         LUT1 (Prop_lut1_I0_O)        0.303    19.009 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[1]_i_299/O
                         net (fo=1, routed)           0.000    19.009    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[1]_i_299_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.407 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_199/CO[3]
                         net (fo=1, routed)           0.000    19.407    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_199_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.629 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_97/O[0]
                         net (fo=3, routed)           1.237    20.867    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_97_n_7
    SLICE_X50Y69         LUT4 (Prop_lut4_I0_O)        0.299    21.166 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[1]_i_208/O
                         net (fo=1, routed)           0.497    21.663    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[1]_i_208_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.189 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000    22.189    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_100_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.460 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_34/CO[0]
                         net (fo=3, routed)           0.966    23.425    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_34_n_3
    SLICE_X51Y69         LUT6 (Prop_lut6_I0_O)        0.373    23.798 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_3[2]_i_23/O
                         net (fo=6, routed)           0.796    24.595    main_state_switcher_1/second_time_switcher_for_total_working_time/content_3[2]_i_23_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.124    24.719 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_3[0]_i_17/O
                         net (fo=3, routed)           1.376    26.095    main_state_switcher_1/second_time_switcher_for_total_working_time/total_working_time_minute_0[0]
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.124    26.219 r  main_state_switcher_1/second_time_switcher_for_total_working_time/data_next[0]_i_2/O
                         net (fo=1, routed)           0.633    26.853    main_state_switcher_1/second_time_switcher_for_clock/data_next_reg[0]
    SLICE_X59Y63         LUT6 (Prop_lut6_I0_O)        0.124    26.977 r  main_state_switcher_1/second_time_switcher_for_clock/data_next[0]_i_1/O
                         net (fo=1, routed)           0.000    26.977    main_state_switcher_1/second_time_switcher_for_clock_n_9
    SLICE_X59Y63         FDRE                                         r  main_state_switcher_1/data_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/total_working_time_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/data_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.758ns  (logic 9.623ns (35.963%)  route 17.135ns (64.037%))
  Logic Levels:           33  (CARRY4=18 FDCE=1 LUT1=2 LUT2=1 LUT3=2 LUT4=5 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDCE                         0.000     0.000 r  main_state_switcher_1/total_working_time_reg[5]/C
    SLICE_X47Y71         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/total_working_time_reg[5]/Q
                         net (fo=60, routed)          3.676     4.132    main_state_switcher_1/second_time_switcher_for_total_working_time/Q[5]
    SLICE_X58Y64         LUT3 (Prop_lut3_I2_O)        0.124     4.256 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_0[1]_i_455/O
                         net (fo=4, routed)           0.972     5.227    main_state_switcher_1/second_time_switcher_for_total_working_time/content_0[1]_i_455_n_0
    SLICE_X55Y63         LUT4 (Prop_lut4_I3_O)        0.124     5.351 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_1103/O
                         net (fo=1, routed)           0.000     5.351    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_1103_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.752 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_1032/CO[3]
                         net (fo=1, routed)           0.000     5.752    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_1032_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.866 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_937/CO[3]
                         net (fo=1, routed)           0.000     5.866    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_937_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.980 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_936/CO[3]
                         net (fo=1, routed)           0.000     5.980    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_936_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.293 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_825/O[3]
                         net (fo=2, routed)           0.971     7.264    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_825_n_4
    SLICE_X52Y67         LUT3 (Prop_lut3_I2_O)        0.306     7.570 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_692/O
                         net (fo=2, routed)           0.952     8.522    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_692_n_0
    SLICE_X54Y67         LUT4 (Prop_lut4_I3_O)        0.124     8.646 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_696/O
                         net (fo=1, routed)           0.000     8.646    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_696_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.179 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_541/CO[3]
                         net (fo=1, routed)           0.000     9.179    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_541_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.296 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_415/CO[3]
                         net (fo=1, routed)           0.000     9.296    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_415_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.619 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_313/O[1]
                         net (fo=4, routed)           1.172    10.791    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_313_n_6
    SLICE_X52Y68         LUT4 (Prop_lut4_I2_O)        0.306    11.097 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_318/O
                         net (fo=1, routed)           0.000    11.097    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_318_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.675 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_241/O[2]
                         net (fo=1, routed)           0.840    12.515    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_241_n_5
    SLICE_X50Y67         LUT2 (Prop_lut2_I1_O)        0.301    12.816 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_147/O
                         net (fo=1, routed)           0.000    12.816    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_147_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.192 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000    13.192    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_68_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.411 f  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_243/O[0]
                         net (fo=1, routed)           0.685    14.097    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_243_n_7
    SLICE_X51Y68         LUT1 (Prop_lut1_I0_O)        0.295    14.392 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_151/O
                         net (fo=1, routed)           0.000    14.392    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[0]_i_151_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    14.756 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_69/CO[0]
                         net (fo=44, routed)          1.515    16.270    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[0]_i_69_n_3
    SLICE_X48Y66         LUT4 (Prop_lut4_I1_O)        0.373    16.643 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[1]_i_198/O
                         net (fo=1, routed)           0.000    16.643    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[1]_i_198_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.193 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.193    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_88_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.307 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.307    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_31_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.641 f  main_state_switcher_1/second_time_switcher_for_total_working_time/content_3_reg[2]_i_22/O[1]
                         net (fo=9, routed)           1.065    18.706    main_state_switcher_1/second_time_switcher_for_total_working_time/content_3_reg[2]_i_22_n_6
    SLICE_X45Y67         LUT1 (Prop_lut1_I0_O)        0.303    19.009 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[1]_i_299/O
                         net (fo=1, routed)           0.000    19.009    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[1]_i_299_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.407 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_199/CO[3]
                         net (fo=1, routed)           0.000    19.407    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_199_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.629 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_97/O[0]
                         net (fo=3, routed)           1.237    20.867    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_97_n_7
    SLICE_X50Y69         LUT4 (Prop_lut4_I0_O)        0.299    21.166 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[1]_i_208/O
                         net (fo=1, routed)           0.497    21.663    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[1]_i_208_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.189 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000    22.189    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_100_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.460 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_34/CO[0]
                         net (fo=3, routed)           0.966    23.425    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_i_34_n_3
    SLICE_X51Y69         LUT6 (Prop_lut6_I0_O)        0.373    23.798 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_3[2]_i_23/O
                         net (fo=6, routed)           1.197    24.996    main_state_switcher_1/second_time_switcher_for_total_working_time/content_3[2]_i_23_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I4_O)        0.124    25.120 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_3[1]_i_20/O
                         net (fo=2, routed)           0.502    25.622    main_state_switcher_1/second_time_switcher_for_total_working_time/total_working_time_minute_0[1]
    SLICE_X57Y61         LUT6 (Prop_lut6_I0_O)        0.124    25.746 r  main_state_switcher_1/second_time_switcher_for_total_working_time/data_next[1]_i_4/O
                         net (fo=1, routed)           0.888    26.634    main_state_switcher_1/second_time_switcher_for_clock/data_next_reg[1]
    SLICE_X58Y61         LUT6 (Prop_lut6_I2_O)        0.124    26.758 r  main_state_switcher_1/second_time_switcher_for_clock/data_next[1]_i_1/O
                         net (fo=1, routed)           0.000    26.758    main_state_switcher_1/second_time_switcher_for_clock_n_8
    SLICE_X58Y61         FDRE                                         r  main_state_switcher_1/data_next_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_state_switcher_1/FSM_sequential_state_in_transfer_next_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_state_switcher_1/FSM_sequential_state_in_transfer_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE                         0.000     0.000 r  main_state_switcher_1/FSM_sequential_state_in_transfer_next_reg[3]/C
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  main_state_switcher_1/FSM_sequential_state_in_transfer_next_reg[3]/Q
                         net (fo=1, routed)           0.059     0.187    main_state_switcher_1/state_in_transfer_next[3]
    SLICE_X63Y66         FDCE                                         r  main_state_switcher_1/FSM_sequential_state_in_transfer_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_machine_for_edit_1/total_working_time_standard_next_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            main_state_switcher_1/total_working_time_standard_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.715%)  route 0.103ns (42.285%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDPE                         0.000     0.000 r  main_state_switcher_1/next_state_machine_for_edit_1/total_working_time_standard_next_reg[5]/C
    SLICE_X61Y55         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  main_state_switcher_1/next_state_machine_for_edit_1/total_working_time_standard_next_reg[5]/Q
                         net (fo=2, routed)           0.103     0.244    main_state_switcher_1/total_working_time_standard_next[5]
    SLICE_X60Y55         FDPE                                         r  main_state_switcher_1/total_working_time_standard_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/uart_tx_1/counter_next_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_state_switcher_1/uart_tx_1/counter_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.175%)  route 0.110ns (43.825%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE                         0.000     0.000 r  main_state_switcher_1/uart_tx_1/counter_next_reg[17]/C
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_state_switcher_1/uart_tx_1/counter_next_reg[17]/Q
                         net (fo=2, routed)           0.110     0.251    main_state_switcher_1/uart_tx_1/counter_next_reg_n_0_[17]
    SLICE_X58Y27         FDCE                                         r  main_state_switcher_1/uart_tx_1/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_machine_for_edit_1/left_right_standard_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/left_right_standard_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.753%)  route 0.112ns (44.247%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDCE                         0.000     0.000 r  main_state_switcher_1/next_state_machine_for_edit_1/left_right_standard_next_reg[5]/C
    SLICE_X65Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/next_state_machine_for_edit_1/left_right_standard_next_reg[5]/Q
                         net (fo=2, routed)           0.112     0.253    main_state_switcher_1/left_right_standard_next[5]
    SLICE_X63Y55         FDCE                                         r  main_state_switcher_1/left_right_standard_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/uart_tx_1/counter_next_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_state_switcher_1/uart_tx_1/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.753%)  route 0.112ns (44.247%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE                         0.000     0.000 r  main_state_switcher_1/uart_tx_1/counter_next_reg[15]/C
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_state_switcher_1/uart_tx_1/counter_next_reg[15]/Q
                         net (fo=2, routed)           0.112     0.253    main_state_switcher_1/uart_tx_1/counter_next_reg_n_0_[15]
    SLICE_X60Y26         FDCE                                         r  main_state_switcher_1/uart_tx_1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/uart_tx_1/counter_next_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_state_switcher_1/uart_tx_1/counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.488%)  route 0.113ns (44.512%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE                         0.000     0.000 r  main_state_switcher_1/uart_tx_1/counter_next_reg[14]/C
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_state_switcher_1/uart_tx_1/counter_next_reg[14]/Q
                         net (fo=2, routed)           0.113     0.254    main_state_switcher_1/uart_tx_1/counter_next_reg_n_0_[14]
    SLICE_X61Y26         FDCE                                         r  main_state_switcher_1/uart_tx_1/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_machine_for_edit_1/strong_standby_timer_standard_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/strong_standby_timer_standard_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDCE                         0.000     0.000 r  main_state_switcher_1/next_state_machine_for_edit_1/strong_standby_timer_standard_next_reg[9]/C
    SLICE_X51Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/next_state_machine_for_edit_1/strong_standby_timer_standard_next_reg[9]/Q
                         net (fo=2, routed)           0.113     0.254    main_state_switcher_1/strong_standby_timer_standard_next[9]
    SLICE_X52Y34         FDCE                                         r  main_state_switcher_1/strong_standby_timer_standard_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/uart_tx_1/counter_next_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_state_switcher_1/uart_tx_1/counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE                         0.000     0.000 r  main_state_switcher_1/uart_tx_1/counter_next_reg[12]/C
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_state_switcher_1/uart_tx_1/counter_next_reg[12]/Q
                         net (fo=2, routed)           0.114     0.255    main_state_switcher_1/uart_tx_1/counter_next_reg_n_0_[12]
    SLICE_X61Y26         FDCE                                         r  main_state_switcher_1/uart_tx_1/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_machine_for_edit_1/level_3_timer_standard_next_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/level_3_timer_standard_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.164ns (63.507%)  route 0.094ns (36.493%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE                         0.000     0.000 r  main_state_switcher_1/next_state_machine_for_edit_1/level_3_timer_standard_next_reg[11]/C
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  main_state_switcher_1/next_state_machine_for_edit_1/level_3_timer_standard_next_reg[11]/Q
                         net (fo=2, routed)           0.094     0.258    main_state_switcher_1/level_3_timer_standard_next[11]
    SLICE_X35Y33         FDCE                                         r  main_state_switcher_1/level_3_timer_standard_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/uart_tx_1/counter_next_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_state_switcher_1/uart_tx_1/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.451%)  route 0.118ns (45.549%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE                         0.000     0.000 r  main_state_switcher_1/uart_tx_1/counter_next_reg[0]/C
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_state_switcher_1/uart_tx_1/counter_next_reg[0]/Q
                         net (fo=2, routed)           0.118     0.259    main_state_switcher_1/uart_tx_1/counter_next_reg_n_0_[0]
    SLICE_X60Y24         FDCE                                         r  main_state_switcher_1/uart_tx_1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------





