// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_42 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
input  [17:0] p_read22;
input  [17:0] p_read23;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_404_p2;
reg   [0:0] icmp_ln86_reg_1340;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1340_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1340_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1104_fu_410_p2;
reg   [0:0] icmp_ln86_1104_reg_1351;
wire   [0:0] icmp_ln86_1105_fu_416_p2;
reg   [0:0] icmp_ln86_1105_reg_1356;
reg   [0:0] icmp_ln86_1105_reg_1356_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1106_fu_422_p2;
reg   [0:0] icmp_ln86_1106_reg_1362;
wire   [0:0] icmp_ln86_1107_fu_428_p2;
reg   [0:0] icmp_ln86_1107_reg_1368;
wire   [0:0] icmp_ln86_1108_fu_434_p2;
reg   [0:0] icmp_ln86_1108_reg_1374;
reg   [0:0] icmp_ln86_1108_reg_1374_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1108_reg_1374_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1109_fu_440_p2;
reg   [0:0] icmp_ln86_1109_reg_1380;
reg   [0:0] icmp_ln86_1109_reg_1380_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1109_reg_1380_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1109_reg_1380_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1110_fu_446_p2;
reg   [0:0] icmp_ln86_1110_reg_1386;
reg   [0:0] icmp_ln86_1110_reg_1386_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1111_fu_452_p2;
reg   [0:0] icmp_ln86_1111_reg_1392;
reg   [0:0] icmp_ln86_1111_reg_1392_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1112_fu_458_p2;
reg   [0:0] icmp_ln86_1112_reg_1398;
reg   [0:0] icmp_ln86_1112_reg_1398_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1112_reg_1398_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1113_fu_464_p2;
reg   [0:0] icmp_ln86_1113_reg_1404;
wire   [0:0] icmp_ln86_1114_fu_470_p2;
reg   [0:0] icmp_ln86_1114_reg_1409;
reg   [0:0] icmp_ln86_1114_reg_1409_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1114_reg_1409_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1114_reg_1409_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1115_fu_476_p2;
reg   [0:0] icmp_ln86_1115_reg_1415;
reg   [0:0] icmp_ln86_1115_reg_1415_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1115_reg_1415_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1115_reg_1415_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1116_fu_482_p2;
reg   [0:0] icmp_ln86_1116_reg_1421;
reg   [0:0] icmp_ln86_1116_reg_1421_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1116_reg_1421_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1116_reg_1421_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1116_reg_1421_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1117_fu_488_p2;
reg   [0:0] icmp_ln86_1117_reg_1427;
reg   [0:0] icmp_ln86_1117_reg_1427_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1117_reg_1427_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1117_reg_1427_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1117_reg_1427_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1117_reg_1427_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1118_fu_494_p2;
reg   [0:0] icmp_ln86_1118_reg_1433;
wire   [0:0] icmp_ln86_1119_fu_500_p2;
reg   [0:0] icmp_ln86_1119_reg_1438;
reg   [0:0] icmp_ln86_1119_reg_1438_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1120_fu_506_p2;
reg   [0:0] icmp_ln86_1120_reg_1443;
reg   [0:0] icmp_ln86_1120_reg_1443_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1121_fu_512_p2;
reg   [0:0] icmp_ln86_1121_reg_1448;
reg   [0:0] icmp_ln86_1121_reg_1448_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1122_fu_518_p2;
reg   [0:0] icmp_ln86_1122_reg_1453;
reg   [0:0] icmp_ln86_1122_reg_1453_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1122_reg_1453_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1123_fu_524_p2;
reg   [0:0] icmp_ln86_1123_reg_1458;
reg   [0:0] icmp_ln86_1123_reg_1458_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1123_reg_1458_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1124_fu_530_p2;
reg   [0:0] icmp_ln86_1124_reg_1463;
reg   [0:0] icmp_ln86_1124_reg_1463_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1124_reg_1463_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1125_fu_536_p2;
reg   [0:0] icmp_ln86_1125_reg_1468;
reg   [0:0] icmp_ln86_1125_reg_1468_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1125_reg_1468_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1125_reg_1468_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1126_fu_542_p2;
reg   [0:0] icmp_ln86_1126_reg_1473;
reg   [0:0] icmp_ln86_1126_reg_1473_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1126_reg_1473_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1126_reg_1473_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1127_fu_548_p2;
reg   [0:0] icmp_ln86_1127_reg_1478;
reg   [0:0] icmp_ln86_1127_reg_1478_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1127_reg_1478_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1127_reg_1478_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1128_fu_554_p2;
reg   [0:0] icmp_ln86_1128_reg_1483;
reg   [0:0] icmp_ln86_1128_reg_1483_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1128_reg_1483_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1128_reg_1483_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1128_reg_1483_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1129_fu_560_p2;
reg   [0:0] icmp_ln86_1129_reg_1488;
reg   [0:0] icmp_ln86_1129_reg_1488_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1129_reg_1488_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1129_reg_1488_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1129_reg_1488_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1130_fu_566_p2;
reg   [0:0] icmp_ln86_1130_reg_1493;
reg   [0:0] icmp_ln86_1130_reg_1493_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1130_reg_1493_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1130_reg_1493_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1130_reg_1493_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1131_fu_572_p2;
reg   [0:0] icmp_ln86_1131_reg_1498;
reg   [0:0] icmp_ln86_1131_reg_1498_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1131_reg_1498_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1131_reg_1498_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1131_reg_1498_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1131_reg_1498_pp0_iter5_reg;
wire   [0:0] and_ln102_fu_578_p2;
reg   [0:0] and_ln102_reg_1503;
wire   [0:0] and_ln102_1063_fu_594_p2;
reg   [0:0] and_ln102_1063_reg_1510;
wire   [0:0] and_ln104_215_fu_603_p2;
reg   [0:0] and_ln104_215_reg_1515;
wire   [0:0] and_ln102_1064_fu_608_p2;
reg   [0:0] and_ln102_1064_reg_1520;
reg   [0:0] and_ln102_1064_reg_1520_pp0_iter2_reg;
wire   [0:0] and_ln102_1068_fu_629_p2;
reg   [0:0] and_ln102_1068_reg_1526;
wire   [0:0] or_ln117_1004_fu_668_p2;
reg   [0:0] or_ln117_1004_reg_1532;
wire   [1:0] select_ln117_1069_fu_674_p3;
reg   [1:0] select_ln117_1069_reg_1538;
wire   [0:0] or_ln117_1006_fu_682_p2;
reg   [0:0] or_ln117_1006_reg_1543;
wire   [0:0] or_ln117_1010_fu_688_p2;
reg   [0:0] or_ln117_1010_reg_1550;
reg   [0:0] or_ln117_1010_reg_1550_pp0_iter2_reg;
wire   [0:0] and_ln102_1062_fu_698_p2;
reg   [0:0] and_ln102_1062_reg_1557;
wire   [0:0] and_ln104_214_fu_708_p2;
reg   [0:0] and_ln104_214_reg_1563;
reg   [0:0] and_ln104_214_reg_1563_pp0_iter3_reg;
wire   [0:0] and_ln102_1065_fu_714_p2;
reg   [0:0] and_ln102_1065_reg_1569;
reg   [0:0] and_ln102_1065_reg_1569_pp0_iter3_reg;
wire   [0:0] and_ln102_1069_fu_729_p2;
reg   [0:0] and_ln102_1069_reg_1576;
wire   [3:0] select_ln117_1076_fu_830_p3;
reg   [3:0] select_ln117_1076_reg_1581;
wire   [0:0] or_ln117_1012_fu_837_p2;
reg   [0:0] or_ln117_1012_reg_1586;
wire   [0:0] and_ln104_217_fu_847_p2;
reg   [0:0] and_ln104_217_reg_1592;
wire   [0:0] and_ln102_1072_fu_861_p2;
reg   [0:0] and_ln102_1072_reg_1597;
wire   [0:0] or_ln117_1015_fu_929_p2;
reg   [0:0] or_ln117_1015_reg_1603;
wire   [4:0] select_ln117_1082_fu_946_p3;
reg   [4:0] select_ln117_1082_reg_1608;
wire   [0:0] or_ln117_1017_fu_954_p2;
reg   [0:0] or_ln117_1017_reg_1613;
wire   [0:0] or_ln117_1021_fu_958_p2;
reg   [0:0] or_ln117_1021_reg_1620;
reg   [0:0] or_ln117_1021_reg_1620_pp0_iter4_reg;
wire   [0:0] and_ln102_1066_fu_962_p2;
reg   [0:0] and_ln102_1066_reg_1628;
wire   [0:0] and_ln104_218_fu_971_p2;
reg   [0:0] and_ln104_218_reg_1634;
reg   [0:0] and_ln104_218_reg_1634_pp0_iter5_reg;
wire   [0:0] and_ln102_1073_fu_986_p2;
reg   [0:0] and_ln102_1073_reg_1640;
wire   [4:0] select_ln117_1088_fu_1073_p3;
reg   [4:0] select_ln117_1088_reg_1645;
wire   [0:0] or_ln117_1023_fu_1080_p2;
reg   [0:0] or_ln117_1023_reg_1650;
wire   [0:0] or_ln117_1027_fu_1163_p2;
reg   [0:0] or_ln117_1027_reg_1656;
wire   [4:0] select_ln117_1094_fu_1177_p3;
reg   [4:0] select_ln117_1094_reg_1661;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_529_fu_584_p2;
wire   [0:0] xor_ln104_531_fu_598_p2;
wire   [0:0] and_ln104_fu_589_p2;
wire   [0:0] xor_ln104_532_fu_613_p2;
wire   [0:0] and_ln104_216_fu_618_p2;
wire   [0:0] and_ln102_1067_fu_624_p2;
wire   [0:0] and_ln102_1070_fu_634_p2;
wire   [0:0] xor_ln117_fu_644_p2;
wire   [0:0] and_ln102_1075_fu_639_p2;
wire   [1:0] zext_ln117_fu_650_p1;
wire   [0:0] or_ln117_fu_654_p2;
wire   [1:0] select_ln117_fu_660_p3;
wire   [0:0] xor_ln104_fu_693_p2;
wire   [0:0] xor_ln104_530_fu_703_p2;
wire   [0:0] xor_ln104_535_fu_719_p2;
wire   [0:0] and_ln102_1089_fu_733_p2;
wire   [0:0] xor_ln104_536_fu_724_p2;
wire   [0:0] and_ln102_1090_fu_747_p2;
wire   [0:0] and_ln102_1076_fu_738_p2;
wire   [2:0] zext_ln117_123_fu_757_p1;
wire   [0:0] or_ln117_1005_fu_760_p2;
wire   [2:0] select_ln117_1070_fu_765_p3;
wire   [0:0] and_ln102_1077_fu_743_p2;
wire   [2:0] select_ln117_1071_fu_772_p3;
wire   [0:0] or_ln117_1007_fu_780_p2;
wire   [2:0] select_ln117_1072_fu_785_p3;
wire   [2:0] select_ln117_1073_fu_796_p3;
wire   [0:0] or_ln117_1008_fu_792_p2;
wire   [0:0] and_ln102_1078_fu_752_p2;
wire   [3:0] zext_ln117_124_fu_804_p1;
wire   [0:0] or_ln117_1009_fu_808_p2;
wire   [3:0] select_ln117_1074_fu_814_p3;
wire   [3:0] select_ln117_1075_fu_822_p3;
wire   [0:0] xor_ln104_533_fu_842_p2;
wire   [0:0] xor_ln104_537_fu_852_p2;
wire   [0:0] and_ln102_1091_fu_870_p2;
wire   [0:0] and_ln102_1071_fu_857_p2;
wire   [0:0] and_ln102_1079_fu_866_p2;
wire   [0:0] or_ln117_1011_fu_885_p2;
wire   [0:0] and_ln102_1080_fu_875_p2;
wire   [3:0] select_ln117_1077_fu_890_p3;
wire   [0:0] or_ln117_1013_fu_897_p2;
wire   [3:0] select_ln117_1078_fu_902_p3;
wire   [0:0] and_ln102_1081_fu_880_p2;
wire   [3:0] select_ln117_1079_fu_909_p3;
wire   [0:0] or_ln117_1014_fu_917_p2;
wire   [3:0] select_ln117_1080_fu_922_p3;
wire   [3:0] select_ln117_1081_fu_934_p3;
wire   [4:0] zext_ln117_125_fu_942_p1;
wire   [0:0] xor_ln104_534_fu_966_p2;
wire   [0:0] xor_ln104_538_fu_976_p2;
wire   [0:0] and_ln102_1092_fu_991_p2;
wire   [0:0] xor_ln104_539_fu_981_p2;
wire   [0:0] and_ln102_1093_fu_1005_p2;
wire   [0:0] and_ln102_1082_fu_996_p2;
wire   [0:0] or_ln117_1016_fu_1015_p2;
wire   [0:0] and_ln102_1083_fu_1001_p2;
wire   [4:0] select_ln117_1083_fu_1020_p3;
wire   [0:0] or_ln117_1018_fu_1027_p2;
wire   [4:0] select_ln117_1084_fu_1032_p3;
wire   [0:0] or_ln117_1019_fu_1039_p2;
wire   [0:0] and_ln102_1084_fu_1010_p2;
wire   [4:0] select_ln117_1085_fu_1043_p3;
wire   [0:0] or_ln117_1020_fu_1051_p2;
wire   [4:0] select_ln117_1086_fu_1057_p3;
wire   [4:0] select_ln117_1087_fu_1065_p3;
wire   [0:0] xor_ln104_540_fu_1085_p2;
wire   [0:0] and_ln102_1094_fu_1098_p2;
wire   [0:0] and_ln102_1074_fu_1090_p2;
wire   [0:0] and_ln102_1085_fu_1094_p2;
wire   [0:0] or_ln117_1022_fu_1113_p2;
wire   [0:0] and_ln102_1086_fu_1103_p2;
wire   [4:0] select_ln117_1089_fu_1118_p3;
wire   [0:0] or_ln117_1024_fu_1125_p2;
wire   [4:0] select_ln117_1090_fu_1130_p3;
wire   [0:0] or_ln117_1025_fu_1137_p2;
wire   [0:0] and_ln102_1087_fu_1108_p2;
wire   [4:0] select_ln117_1091_fu_1141_p3;
wire   [0:0] or_ln117_1026_fu_1149_p2;
wire   [4:0] select_ln117_1092_fu_1155_p3;
wire   [4:0] select_ln117_1093_fu_1169_p3;
wire   [0:0] xor_ln104_541_fu_1185_p2;
wire   [0:0] and_ln102_1095_fu_1190_p2;
wire   [0:0] and_ln102_1088_fu_1195_p2;
wire   [0:0] or_ln117_1028_fu_1200_p2;
wire   [12:0] agg_result_fu_1212_p61;
wire   [4:0] agg_result_fu_1212_p62;
wire   [12:0] agg_result_fu_1212_p63;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
reg   [17:0] p_read21_int_reg;
reg   [17:0] p_read22_int_reg;
reg   [17:0] p_read23_int_reg;
wire   [4:0] agg_result_fu_1212_p1;
wire   [4:0] agg_result_fu_1212_p3;
wire   [4:0] agg_result_fu_1212_p5;
wire   [4:0] agg_result_fu_1212_p7;
wire   [4:0] agg_result_fu_1212_p9;
wire   [4:0] agg_result_fu_1212_p11;
wire   [4:0] agg_result_fu_1212_p13;
wire   [4:0] agg_result_fu_1212_p15;
wire   [4:0] agg_result_fu_1212_p17;
wire   [4:0] agg_result_fu_1212_p19;
wire   [4:0] agg_result_fu_1212_p21;
wire   [4:0] agg_result_fu_1212_p23;
wire   [4:0] agg_result_fu_1212_p25;
wire   [4:0] agg_result_fu_1212_p27;
wire   [4:0] agg_result_fu_1212_p29;
wire   [4:0] agg_result_fu_1212_p31;
wire  signed [4:0] agg_result_fu_1212_p33;
wire  signed [4:0] agg_result_fu_1212_p35;
wire  signed [4:0] agg_result_fu_1212_p37;
wire  signed [4:0] agg_result_fu_1212_p39;
wire  signed [4:0] agg_result_fu_1212_p41;
wire  signed [4:0] agg_result_fu_1212_p43;
wire  signed [4:0] agg_result_fu_1212_p45;
wire  signed [4:0] agg_result_fu_1212_p47;
wire  signed [4:0] agg_result_fu_1212_p49;
wire  signed [4:0] agg_result_fu_1212_p51;
wire  signed [4:0] agg_result_fu_1212_p53;
wire  signed [4:0] agg_result_fu_1212_p55;
wire  signed [4:0] agg_result_fu_1212_p57;
wire  signed [4:0] agg_result_fu_1212_p59;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_61_5_13_1_1_x2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_61_5_13_1_1_x2_U1423(
    .din0(13'd2728),
    .din1(13'd695),
    .din2(13'd8182),
    .din3(13'd101),
    .din4(13'd8096),
    .din5(13'd8187),
    .din6(13'd7945),
    .din7(13'd85),
    .din8(13'd7923),
    .din9(13'd621),
    .din10(13'd7738),
    .din11(13'd398),
    .din12(13'd7497),
    .din13(13'd269),
    .din14(13'd12),
    .din15(13'd7962),
    .din16(13'd150),
    .din17(13'd7775),
    .din18(13'd269),
    .din19(13'd7412),
    .din20(13'd7996),
    .din21(13'd995),
    .din22(13'd7802),
    .din23(13'd6390),
    .din24(13'd7729),
    .din25(13'd98),
    .din26(13'd80),
    .din27(13'd362),
    .din28(13'd243),
    .din29(13'd11),
    .def(agg_result_fu_1212_p61),
    .sel(agg_result_fu_1212_p62),
    .dout(agg_result_fu_1212_p63)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1062_reg_1557 <= and_ln102_1062_fu_698_p2;
        and_ln102_1063_reg_1510 <= and_ln102_1063_fu_594_p2;
        and_ln102_1064_reg_1520 <= and_ln102_1064_fu_608_p2;
        and_ln102_1064_reg_1520_pp0_iter2_reg <= and_ln102_1064_reg_1520;
        and_ln102_1065_reg_1569 <= and_ln102_1065_fu_714_p2;
        and_ln102_1065_reg_1569_pp0_iter3_reg <= and_ln102_1065_reg_1569;
        and_ln102_1066_reg_1628 <= and_ln102_1066_fu_962_p2;
        and_ln102_1068_reg_1526 <= and_ln102_1068_fu_629_p2;
        and_ln102_1069_reg_1576 <= and_ln102_1069_fu_729_p2;
        and_ln102_1072_reg_1597 <= and_ln102_1072_fu_861_p2;
        and_ln102_1073_reg_1640 <= and_ln102_1073_fu_986_p2;
        and_ln102_reg_1503 <= and_ln102_fu_578_p2;
        and_ln104_214_reg_1563 <= and_ln104_214_fu_708_p2;
        and_ln104_214_reg_1563_pp0_iter3_reg <= and_ln104_214_reg_1563;
        and_ln104_215_reg_1515 <= and_ln104_215_fu_603_p2;
        and_ln104_217_reg_1592 <= and_ln104_217_fu_847_p2;
        and_ln104_218_reg_1634 <= and_ln104_218_fu_971_p2;
        and_ln104_218_reg_1634_pp0_iter5_reg <= and_ln104_218_reg_1634;
        icmp_ln86_1104_reg_1351 <= icmp_ln86_1104_fu_410_p2;
        icmp_ln86_1105_reg_1356 <= icmp_ln86_1105_fu_416_p2;
        icmp_ln86_1105_reg_1356_pp0_iter1_reg <= icmp_ln86_1105_reg_1356;
        icmp_ln86_1106_reg_1362 <= icmp_ln86_1106_fu_422_p2;
        icmp_ln86_1107_reg_1368 <= icmp_ln86_1107_fu_428_p2;
        icmp_ln86_1108_reg_1374 <= icmp_ln86_1108_fu_434_p2;
        icmp_ln86_1108_reg_1374_pp0_iter1_reg <= icmp_ln86_1108_reg_1374;
        icmp_ln86_1108_reg_1374_pp0_iter2_reg <= icmp_ln86_1108_reg_1374_pp0_iter1_reg;
        icmp_ln86_1109_reg_1380 <= icmp_ln86_1109_fu_440_p2;
        icmp_ln86_1109_reg_1380_pp0_iter1_reg <= icmp_ln86_1109_reg_1380;
        icmp_ln86_1109_reg_1380_pp0_iter2_reg <= icmp_ln86_1109_reg_1380_pp0_iter1_reg;
        icmp_ln86_1109_reg_1380_pp0_iter3_reg <= icmp_ln86_1109_reg_1380_pp0_iter2_reg;
        icmp_ln86_1110_reg_1386 <= icmp_ln86_1110_fu_446_p2;
        icmp_ln86_1110_reg_1386_pp0_iter1_reg <= icmp_ln86_1110_reg_1386;
        icmp_ln86_1111_reg_1392 <= icmp_ln86_1111_fu_452_p2;
        icmp_ln86_1111_reg_1392_pp0_iter1_reg <= icmp_ln86_1111_reg_1392;
        icmp_ln86_1112_reg_1398 <= icmp_ln86_1112_fu_458_p2;
        icmp_ln86_1112_reg_1398_pp0_iter1_reg <= icmp_ln86_1112_reg_1398;
        icmp_ln86_1112_reg_1398_pp0_iter2_reg <= icmp_ln86_1112_reg_1398_pp0_iter1_reg;
        icmp_ln86_1113_reg_1404 <= icmp_ln86_1113_fu_464_p2;
        icmp_ln86_1114_reg_1409 <= icmp_ln86_1114_fu_470_p2;
        icmp_ln86_1114_reg_1409_pp0_iter1_reg <= icmp_ln86_1114_reg_1409;
        icmp_ln86_1114_reg_1409_pp0_iter2_reg <= icmp_ln86_1114_reg_1409_pp0_iter1_reg;
        icmp_ln86_1114_reg_1409_pp0_iter3_reg <= icmp_ln86_1114_reg_1409_pp0_iter2_reg;
        icmp_ln86_1115_reg_1415 <= icmp_ln86_1115_fu_476_p2;
        icmp_ln86_1115_reg_1415_pp0_iter1_reg <= icmp_ln86_1115_reg_1415;
        icmp_ln86_1115_reg_1415_pp0_iter2_reg <= icmp_ln86_1115_reg_1415_pp0_iter1_reg;
        icmp_ln86_1115_reg_1415_pp0_iter3_reg <= icmp_ln86_1115_reg_1415_pp0_iter2_reg;
        icmp_ln86_1116_reg_1421 <= icmp_ln86_1116_fu_482_p2;
        icmp_ln86_1116_reg_1421_pp0_iter1_reg <= icmp_ln86_1116_reg_1421;
        icmp_ln86_1116_reg_1421_pp0_iter2_reg <= icmp_ln86_1116_reg_1421_pp0_iter1_reg;
        icmp_ln86_1116_reg_1421_pp0_iter3_reg <= icmp_ln86_1116_reg_1421_pp0_iter2_reg;
        icmp_ln86_1116_reg_1421_pp0_iter4_reg <= icmp_ln86_1116_reg_1421_pp0_iter3_reg;
        icmp_ln86_1117_reg_1427 <= icmp_ln86_1117_fu_488_p2;
        icmp_ln86_1117_reg_1427_pp0_iter1_reg <= icmp_ln86_1117_reg_1427;
        icmp_ln86_1117_reg_1427_pp0_iter2_reg <= icmp_ln86_1117_reg_1427_pp0_iter1_reg;
        icmp_ln86_1117_reg_1427_pp0_iter3_reg <= icmp_ln86_1117_reg_1427_pp0_iter2_reg;
        icmp_ln86_1117_reg_1427_pp0_iter4_reg <= icmp_ln86_1117_reg_1427_pp0_iter3_reg;
        icmp_ln86_1117_reg_1427_pp0_iter5_reg <= icmp_ln86_1117_reg_1427_pp0_iter4_reg;
        icmp_ln86_1118_reg_1433 <= icmp_ln86_1118_fu_494_p2;
        icmp_ln86_1119_reg_1438 <= icmp_ln86_1119_fu_500_p2;
        icmp_ln86_1119_reg_1438_pp0_iter1_reg <= icmp_ln86_1119_reg_1438;
        icmp_ln86_1120_reg_1443 <= icmp_ln86_1120_fu_506_p2;
        icmp_ln86_1120_reg_1443_pp0_iter1_reg <= icmp_ln86_1120_reg_1443;
        icmp_ln86_1121_reg_1448 <= icmp_ln86_1121_fu_512_p2;
        icmp_ln86_1121_reg_1448_pp0_iter1_reg <= icmp_ln86_1121_reg_1448;
        icmp_ln86_1122_reg_1453 <= icmp_ln86_1122_fu_518_p2;
        icmp_ln86_1122_reg_1453_pp0_iter1_reg <= icmp_ln86_1122_reg_1453;
        icmp_ln86_1122_reg_1453_pp0_iter2_reg <= icmp_ln86_1122_reg_1453_pp0_iter1_reg;
        icmp_ln86_1123_reg_1458 <= icmp_ln86_1123_fu_524_p2;
        icmp_ln86_1123_reg_1458_pp0_iter1_reg <= icmp_ln86_1123_reg_1458;
        icmp_ln86_1123_reg_1458_pp0_iter2_reg <= icmp_ln86_1123_reg_1458_pp0_iter1_reg;
        icmp_ln86_1124_reg_1463 <= icmp_ln86_1124_fu_530_p2;
        icmp_ln86_1124_reg_1463_pp0_iter1_reg <= icmp_ln86_1124_reg_1463;
        icmp_ln86_1124_reg_1463_pp0_iter2_reg <= icmp_ln86_1124_reg_1463_pp0_iter1_reg;
        icmp_ln86_1125_reg_1468 <= icmp_ln86_1125_fu_536_p2;
        icmp_ln86_1125_reg_1468_pp0_iter1_reg <= icmp_ln86_1125_reg_1468;
        icmp_ln86_1125_reg_1468_pp0_iter2_reg <= icmp_ln86_1125_reg_1468_pp0_iter1_reg;
        icmp_ln86_1125_reg_1468_pp0_iter3_reg <= icmp_ln86_1125_reg_1468_pp0_iter2_reg;
        icmp_ln86_1126_reg_1473 <= icmp_ln86_1126_fu_542_p2;
        icmp_ln86_1126_reg_1473_pp0_iter1_reg <= icmp_ln86_1126_reg_1473;
        icmp_ln86_1126_reg_1473_pp0_iter2_reg <= icmp_ln86_1126_reg_1473_pp0_iter1_reg;
        icmp_ln86_1126_reg_1473_pp0_iter3_reg <= icmp_ln86_1126_reg_1473_pp0_iter2_reg;
        icmp_ln86_1127_reg_1478 <= icmp_ln86_1127_fu_548_p2;
        icmp_ln86_1127_reg_1478_pp0_iter1_reg <= icmp_ln86_1127_reg_1478;
        icmp_ln86_1127_reg_1478_pp0_iter2_reg <= icmp_ln86_1127_reg_1478_pp0_iter1_reg;
        icmp_ln86_1127_reg_1478_pp0_iter3_reg <= icmp_ln86_1127_reg_1478_pp0_iter2_reg;
        icmp_ln86_1128_reg_1483 <= icmp_ln86_1128_fu_554_p2;
        icmp_ln86_1128_reg_1483_pp0_iter1_reg <= icmp_ln86_1128_reg_1483;
        icmp_ln86_1128_reg_1483_pp0_iter2_reg <= icmp_ln86_1128_reg_1483_pp0_iter1_reg;
        icmp_ln86_1128_reg_1483_pp0_iter3_reg <= icmp_ln86_1128_reg_1483_pp0_iter2_reg;
        icmp_ln86_1128_reg_1483_pp0_iter4_reg <= icmp_ln86_1128_reg_1483_pp0_iter3_reg;
        icmp_ln86_1129_reg_1488 <= icmp_ln86_1129_fu_560_p2;
        icmp_ln86_1129_reg_1488_pp0_iter1_reg <= icmp_ln86_1129_reg_1488;
        icmp_ln86_1129_reg_1488_pp0_iter2_reg <= icmp_ln86_1129_reg_1488_pp0_iter1_reg;
        icmp_ln86_1129_reg_1488_pp0_iter3_reg <= icmp_ln86_1129_reg_1488_pp0_iter2_reg;
        icmp_ln86_1129_reg_1488_pp0_iter4_reg <= icmp_ln86_1129_reg_1488_pp0_iter3_reg;
        icmp_ln86_1130_reg_1493 <= icmp_ln86_1130_fu_566_p2;
        icmp_ln86_1130_reg_1493_pp0_iter1_reg <= icmp_ln86_1130_reg_1493;
        icmp_ln86_1130_reg_1493_pp0_iter2_reg <= icmp_ln86_1130_reg_1493_pp0_iter1_reg;
        icmp_ln86_1130_reg_1493_pp0_iter3_reg <= icmp_ln86_1130_reg_1493_pp0_iter2_reg;
        icmp_ln86_1130_reg_1493_pp0_iter4_reg <= icmp_ln86_1130_reg_1493_pp0_iter3_reg;
        icmp_ln86_1131_reg_1498 <= icmp_ln86_1131_fu_572_p2;
        icmp_ln86_1131_reg_1498_pp0_iter1_reg <= icmp_ln86_1131_reg_1498;
        icmp_ln86_1131_reg_1498_pp0_iter2_reg <= icmp_ln86_1131_reg_1498_pp0_iter1_reg;
        icmp_ln86_1131_reg_1498_pp0_iter3_reg <= icmp_ln86_1131_reg_1498_pp0_iter2_reg;
        icmp_ln86_1131_reg_1498_pp0_iter4_reg <= icmp_ln86_1131_reg_1498_pp0_iter3_reg;
        icmp_ln86_1131_reg_1498_pp0_iter5_reg <= icmp_ln86_1131_reg_1498_pp0_iter4_reg;
        icmp_ln86_reg_1340 <= icmp_ln86_fu_404_p2;
        icmp_ln86_reg_1340_pp0_iter1_reg <= icmp_ln86_reg_1340;
        icmp_ln86_reg_1340_pp0_iter2_reg <= icmp_ln86_reg_1340_pp0_iter1_reg;
        or_ln117_1004_reg_1532 <= or_ln117_1004_fu_668_p2;
        or_ln117_1006_reg_1543 <= or_ln117_1006_fu_682_p2;
        or_ln117_1010_reg_1550 <= or_ln117_1010_fu_688_p2;
        or_ln117_1010_reg_1550_pp0_iter2_reg <= or_ln117_1010_reg_1550;
        or_ln117_1012_reg_1586 <= or_ln117_1012_fu_837_p2;
        or_ln117_1015_reg_1603 <= or_ln117_1015_fu_929_p2;
        or_ln117_1017_reg_1613 <= or_ln117_1017_fu_954_p2;
        or_ln117_1021_reg_1620 <= or_ln117_1021_fu_958_p2;
        or_ln117_1021_reg_1620_pp0_iter4_reg <= or_ln117_1021_reg_1620;
        or_ln117_1023_reg_1650 <= or_ln117_1023_fu_1080_p2;
        or_ln117_1027_reg_1656 <= or_ln117_1027_fu_1163_p2;
        select_ln117_1069_reg_1538 <= select_ln117_1069_fu_674_p3;
        select_ln117_1076_reg_1581 <= select_ln117_1076_fu_830_p3;
        select_ln117_1082_reg_1608 <= select_ln117_1082_fu_946_p3;
        select_ln117_1088_reg_1645 <= select_ln117_1088_fu_1073_p3;
        select_ln117_1094_reg_1661 <= select_ln117_1094_fu_1177_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read22_int_reg <= p_read22;
        p_read23_int_reg <= p_read23;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1212_p61 = 'bx;

assign agg_result_fu_1212_p62 = ((or_ln117_1028_fu_1200_p2[0:0] == 1'b1) ? select_ln117_1094_reg_1661 : 5'd29);

assign and_ln102_1062_fu_698_p2 = (xor_ln104_fu_693_p2 & icmp_ln86_1105_reg_1356_pp0_iter1_reg);

assign and_ln102_1063_fu_594_p2 = (icmp_ln86_1106_reg_1362 & and_ln102_reg_1503);

assign and_ln102_1064_fu_608_p2 = (icmp_ln86_1107_reg_1368 & and_ln104_fu_589_p2);

assign and_ln102_1065_fu_714_p2 = (icmp_ln86_1108_reg_1374_pp0_iter1_reg & and_ln102_1062_fu_698_p2);

assign and_ln102_1066_fu_962_p2 = (icmp_ln86_1109_reg_1380_pp0_iter3_reg & and_ln104_214_reg_1563_pp0_iter3_reg);

assign and_ln102_1067_fu_624_p2 = (icmp_ln86_1110_reg_1386 & and_ln102_1063_fu_594_p2);

assign and_ln102_1068_fu_629_p2 = (icmp_ln86_1111_reg_1392 & and_ln104_215_fu_603_p2);

assign and_ln102_1069_fu_729_p2 = (icmp_ln86_1112_reg_1398_pp0_iter1_reg & and_ln102_1064_reg_1520);

assign and_ln102_1070_fu_634_p2 = (icmp_ln86_1113_reg_1404 & and_ln104_216_fu_618_p2);

assign and_ln102_1071_fu_857_p2 = (icmp_ln86_1114_reg_1409_pp0_iter2_reg & and_ln102_1065_reg_1569);

assign and_ln102_1072_fu_861_p2 = (icmp_ln86_1115_reg_1415_pp0_iter2_reg & and_ln104_217_fu_847_p2);

assign and_ln102_1073_fu_986_p2 = (icmp_ln86_1116_reg_1421_pp0_iter3_reg & and_ln102_1066_fu_962_p2);

assign and_ln102_1074_fu_1090_p2 = (icmp_ln86_1117_reg_1427_pp0_iter4_reg & and_ln104_218_reg_1634);

assign and_ln102_1075_fu_639_p2 = (icmp_ln86_1118_reg_1433 & and_ln102_1067_fu_624_p2);

assign and_ln102_1076_fu_738_p2 = (and_ln102_1089_fu_733_p2 & and_ln102_1063_reg_1510);

assign and_ln102_1077_fu_743_p2 = (icmp_ln86_1120_reg_1443_pp0_iter1_reg & and_ln102_1068_reg_1526);

assign and_ln102_1078_fu_752_p2 = (and_ln104_215_reg_1515 & and_ln102_1090_fu_747_p2);

assign and_ln102_1079_fu_866_p2 = (icmp_ln86_1122_reg_1453_pp0_iter2_reg & and_ln102_1069_reg_1576);

assign and_ln102_1080_fu_875_p2 = (and_ln102_1091_fu_870_p2 & and_ln102_1064_reg_1520_pp0_iter2_reg);

assign and_ln102_1081_fu_880_p2 = (icmp_ln86_1124_reg_1463_pp0_iter2_reg & and_ln102_1071_fu_857_p2);

assign and_ln102_1082_fu_996_p2 = (and_ln102_1092_fu_991_p2 & and_ln102_1065_reg_1569_pp0_iter3_reg);

assign and_ln102_1083_fu_1001_p2 = (icmp_ln86_1126_reg_1473_pp0_iter3_reg & and_ln102_1072_reg_1597);

assign and_ln102_1084_fu_1010_p2 = (and_ln104_217_reg_1592 & and_ln102_1093_fu_1005_p2);

assign and_ln102_1085_fu_1094_p2 = (icmp_ln86_1128_reg_1483_pp0_iter4_reg & and_ln102_1073_reg_1640);

assign and_ln102_1086_fu_1103_p2 = (and_ln102_1094_fu_1098_p2 & and_ln102_1066_reg_1628);

assign and_ln102_1087_fu_1108_p2 = (icmp_ln86_1130_reg_1493_pp0_iter4_reg & and_ln102_1074_fu_1090_p2);

assign and_ln102_1088_fu_1195_p2 = (and_ln104_218_reg_1634_pp0_iter5_reg & and_ln102_1095_fu_1190_p2);

assign and_ln102_1089_fu_733_p2 = (xor_ln104_535_fu_719_p2 & icmp_ln86_1119_reg_1438_pp0_iter1_reg);

assign and_ln102_1090_fu_747_p2 = (xor_ln104_536_fu_724_p2 & icmp_ln86_1121_reg_1448_pp0_iter1_reg);

assign and_ln102_1091_fu_870_p2 = (xor_ln104_537_fu_852_p2 & icmp_ln86_1123_reg_1458_pp0_iter2_reg);

assign and_ln102_1092_fu_991_p2 = (xor_ln104_538_fu_976_p2 & icmp_ln86_1125_reg_1468_pp0_iter3_reg);

assign and_ln102_1093_fu_1005_p2 = (xor_ln104_539_fu_981_p2 & icmp_ln86_1127_reg_1478_pp0_iter3_reg);

assign and_ln102_1094_fu_1098_p2 = (xor_ln104_540_fu_1085_p2 & icmp_ln86_1129_reg_1488_pp0_iter4_reg);

assign and_ln102_1095_fu_1190_p2 = (xor_ln104_541_fu_1185_p2 & icmp_ln86_1131_reg_1498_pp0_iter5_reg);

assign and_ln102_fu_578_p2 = (icmp_ln86_fu_404_p2 & icmp_ln86_1104_fu_410_p2);

assign and_ln104_214_fu_708_p2 = (xor_ln104_fu_693_p2 & xor_ln104_530_fu_703_p2);

assign and_ln104_215_fu_603_p2 = (xor_ln104_531_fu_598_p2 & and_ln102_reg_1503);

assign and_ln104_216_fu_618_p2 = (xor_ln104_532_fu_613_p2 & and_ln104_fu_589_p2);

assign and_ln104_217_fu_847_p2 = (xor_ln104_533_fu_842_p2 & and_ln102_1062_reg_1557);

assign and_ln104_218_fu_971_p2 = (xor_ln104_534_fu_966_p2 & and_ln104_214_reg_1563_pp0_iter3_reg);

assign and_ln104_fu_589_p2 = (xor_ln104_529_fu_584_p2 & icmp_ln86_reg_1340);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1212_p63;

assign icmp_ln86_1104_fu_410_p2 = (($signed(p_read10_int_reg) < $signed(18'd466)) ? 1'b1 : 1'b0);

assign icmp_ln86_1105_fu_416_p2 = (($signed(p_read16_int_reg) < $signed(18'd461)) ? 1'b1 : 1'b0);

assign icmp_ln86_1106_fu_422_p2 = (($signed(p_read4_int_reg) < $signed(18'd989)) ? 1'b1 : 1'b0);

assign icmp_ln86_1107_fu_428_p2 = (($signed(p_read5_int_reg) < $signed(18'd259867)) ? 1'b1 : 1'b0);

assign icmp_ln86_1108_fu_434_p2 = (($signed(p_read17_int_reg) < $signed(18'd93)) ? 1'b1 : 1'b0);

assign icmp_ln86_1109_fu_440_p2 = (($signed(p_read3_int_reg) < $signed(18'd465)) ? 1'b1 : 1'b0);

assign icmp_ln86_1110_fu_446_p2 = (($signed(p_read13_int_reg) < $signed(18'd3462)) ? 1'b1 : 1'b0);

assign icmp_ln86_1111_fu_452_p2 = (($signed(p_read12_int_reg) < $signed(18'd3500)) ? 1'b1 : 1'b0);

assign icmp_ln86_1112_fu_458_p2 = (($signed(p_read22_int_reg) < $signed(18'd20502)) ? 1'b1 : 1'b0);

assign icmp_ln86_1113_fu_464_p2 = (($signed(p_read2_int_reg) < $signed(18'd1013)) ? 1'b1 : 1'b0);

assign icmp_ln86_1114_fu_470_p2 = (($signed(p_read8_int_reg) < $signed(18'd6927)) ? 1'b1 : 1'b0);

assign icmp_ln86_1115_fu_476_p2 = (($signed(p_read10_int_reg) < $signed(18'd271)) ? 1'b1 : 1'b0);

assign icmp_ln86_1116_fu_482_p2 = (($signed(p_read5_int_reg) < $signed(18'd258559)) ? 1'b1 : 1'b0);

assign icmp_ln86_1117_fu_488_p2 = (($signed(p_read9_int_reg) < $signed(18'd27)) ? 1'b1 : 1'b0);

assign icmp_ln86_1118_fu_494_p2 = (($signed(p_read20_int_reg) < $signed(18'd5609)) ? 1'b1 : 1'b0);

assign icmp_ln86_1119_fu_500_p2 = (($signed(p_read21_int_reg) < $signed(18'd18044)) ? 1'b1 : 1'b0);

assign icmp_ln86_1120_fu_506_p2 = (($signed(p_read14_int_reg) < $signed(18'd7)) ? 1'b1 : 1'b0);

assign icmp_ln86_1121_fu_512_p2 = (($signed(p_read23_int_reg) < $signed(18'd963)) ? 1'b1 : 1'b0);

assign icmp_ln86_1122_fu_518_p2 = (($signed(p_read18_int_reg) < $signed(18'd1757)) ? 1'b1 : 1'b0);

assign icmp_ln86_1123_fu_524_p2 = (($signed(p_read1_int_reg) < $signed(18'd34657)) ? 1'b1 : 1'b0);

assign icmp_ln86_1124_fu_530_p2 = (($signed(p_read19_int_reg) < $signed(18'd67)) ? 1'b1 : 1'b0);

assign icmp_ln86_1125_fu_536_p2 = (($signed(p_read16_int_reg) < $signed(18'd458)) ? 1'b1 : 1'b0);

assign icmp_ln86_1126_fu_542_p2 = (($signed(p_read23_int_reg) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1127_fu_548_p2 = (($signed(p_read2_int_reg) < $signed(18'd8323)) ? 1'b1 : 1'b0);

assign icmp_ln86_1128_fu_554_p2 = (($signed(p_read11_int_reg) < $signed(18'd218)) ? 1'b1 : 1'b0);

assign icmp_ln86_1129_fu_560_p2 = (($signed(p_read6_int_reg) < $signed(18'd484)) ? 1'b1 : 1'b0);

assign icmp_ln86_1130_fu_566_p2 = (($signed(p_read7_int_reg) < $signed(18'd69)) ? 1'b1 : 1'b0);

assign icmp_ln86_1131_fu_572_p2 = (($signed(p_read5_int_reg) < $signed(18'd258526)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_404_p2 = (($signed(p_read15_int_reg) < $signed(18'd899)) ? 1'b1 : 1'b0);

assign or_ln117_1004_fu_668_p2 = (and_ln104_216_fu_618_p2 | and_ln102_1067_fu_624_p2);

assign or_ln117_1005_fu_760_p2 = (or_ln117_1004_reg_1532 | and_ln102_1076_fu_738_p2);

assign or_ln117_1006_fu_682_p2 = (and_ln104_216_fu_618_p2 | and_ln102_1063_fu_594_p2);

assign or_ln117_1007_fu_780_p2 = (or_ln117_1006_reg_1543 | and_ln102_1077_fu_743_p2);

assign or_ln117_1008_fu_792_p2 = (or_ln117_1006_reg_1543 | and_ln102_1068_reg_1526);

assign or_ln117_1009_fu_808_p2 = (or_ln117_1008_fu_792_p2 | and_ln102_1078_fu_752_p2);

assign or_ln117_1010_fu_688_p2 = (and_ln104_216_fu_618_p2 | and_ln102_reg_1503);

assign or_ln117_1011_fu_885_p2 = (or_ln117_1010_reg_1550_pp0_iter2_reg | and_ln102_1079_fu_866_p2);

assign or_ln117_1012_fu_837_p2 = (or_ln117_1010_reg_1550 | and_ln102_1069_fu_729_p2);

assign or_ln117_1013_fu_897_p2 = (or_ln117_1012_reg_1586 | and_ln102_1080_fu_875_p2);

assign or_ln117_1014_fu_917_p2 = (icmp_ln86_reg_1340_pp0_iter2_reg | and_ln102_1081_fu_880_p2);

assign or_ln117_1015_fu_929_p2 = (icmp_ln86_reg_1340_pp0_iter2_reg | and_ln102_1071_fu_857_p2);

assign or_ln117_1016_fu_1015_p2 = (or_ln117_1015_reg_1603 | and_ln102_1082_fu_996_p2);

assign or_ln117_1017_fu_954_p2 = (icmp_ln86_reg_1340_pp0_iter2_reg | and_ln102_1065_reg_1569);

assign or_ln117_1018_fu_1027_p2 = (or_ln117_1017_reg_1613 | and_ln102_1083_fu_1001_p2);

assign or_ln117_1019_fu_1039_p2 = (or_ln117_1017_reg_1613 | and_ln102_1072_reg_1597);

assign or_ln117_1020_fu_1051_p2 = (or_ln117_1019_fu_1039_p2 | and_ln102_1084_fu_1010_p2);

assign or_ln117_1021_fu_958_p2 = (icmp_ln86_reg_1340_pp0_iter2_reg | and_ln102_1062_reg_1557);

assign or_ln117_1022_fu_1113_p2 = (or_ln117_1021_reg_1620_pp0_iter4_reg | and_ln102_1085_fu_1094_p2);

assign or_ln117_1023_fu_1080_p2 = (or_ln117_1021_reg_1620 | and_ln102_1073_fu_986_p2);

assign or_ln117_1024_fu_1125_p2 = (or_ln117_1023_reg_1650 | and_ln102_1086_fu_1103_p2);

assign or_ln117_1025_fu_1137_p2 = (or_ln117_1021_reg_1620_pp0_iter4_reg | and_ln102_1066_reg_1628);

assign or_ln117_1026_fu_1149_p2 = (or_ln117_1025_fu_1137_p2 | and_ln102_1087_fu_1108_p2);

assign or_ln117_1027_fu_1163_p2 = (or_ln117_1025_fu_1137_p2 | and_ln102_1074_fu_1090_p2);

assign or_ln117_1028_fu_1200_p2 = (or_ln117_1027_reg_1656 | and_ln102_1088_fu_1195_p2);

assign or_ln117_fu_654_p2 = (and_ln104_216_fu_618_p2 | and_ln102_1075_fu_639_p2);

assign select_ln117_1069_fu_674_p3 = ((or_ln117_fu_654_p2[0:0] == 1'b1) ? select_ln117_fu_660_p3 : 2'd3);

assign select_ln117_1070_fu_765_p3 = ((or_ln117_1004_reg_1532[0:0] == 1'b1) ? zext_ln117_123_fu_757_p1 : 3'd4);

assign select_ln117_1071_fu_772_p3 = ((or_ln117_1005_fu_760_p2[0:0] == 1'b1) ? select_ln117_1070_fu_765_p3 : 3'd5);

assign select_ln117_1072_fu_785_p3 = ((or_ln117_1006_reg_1543[0:0] == 1'b1) ? select_ln117_1071_fu_772_p3 : 3'd6);

assign select_ln117_1073_fu_796_p3 = ((or_ln117_1007_fu_780_p2[0:0] == 1'b1) ? select_ln117_1072_fu_785_p3 : 3'd7);

assign select_ln117_1074_fu_814_p3 = ((or_ln117_1008_fu_792_p2[0:0] == 1'b1) ? zext_ln117_124_fu_804_p1 : 4'd8);

assign select_ln117_1075_fu_822_p3 = ((or_ln117_1009_fu_808_p2[0:0] == 1'b1) ? select_ln117_1074_fu_814_p3 : 4'd9);

assign select_ln117_1076_fu_830_p3 = ((or_ln117_1010_reg_1550[0:0] == 1'b1) ? select_ln117_1075_fu_822_p3 : 4'd10);

assign select_ln117_1077_fu_890_p3 = ((or_ln117_1011_fu_885_p2[0:0] == 1'b1) ? select_ln117_1076_reg_1581 : 4'd11);

assign select_ln117_1078_fu_902_p3 = ((or_ln117_1012_reg_1586[0:0] == 1'b1) ? select_ln117_1077_fu_890_p3 : 4'd12);

assign select_ln117_1079_fu_909_p3 = ((or_ln117_1013_fu_897_p2[0:0] == 1'b1) ? select_ln117_1078_fu_902_p3 : 4'd13);

assign select_ln117_1080_fu_922_p3 = ((icmp_ln86_reg_1340_pp0_iter2_reg[0:0] == 1'b1) ? select_ln117_1079_fu_909_p3 : 4'd14);

assign select_ln117_1081_fu_934_p3 = ((or_ln117_1014_fu_917_p2[0:0] == 1'b1) ? select_ln117_1080_fu_922_p3 : 4'd15);

assign select_ln117_1082_fu_946_p3 = ((or_ln117_1015_fu_929_p2[0:0] == 1'b1) ? zext_ln117_125_fu_942_p1 : 5'd16);

assign select_ln117_1083_fu_1020_p3 = ((or_ln117_1016_fu_1015_p2[0:0] == 1'b1) ? select_ln117_1082_reg_1608 : 5'd17);

assign select_ln117_1084_fu_1032_p3 = ((or_ln117_1017_reg_1613[0:0] == 1'b1) ? select_ln117_1083_fu_1020_p3 : 5'd18);

assign select_ln117_1085_fu_1043_p3 = ((or_ln117_1018_fu_1027_p2[0:0] == 1'b1) ? select_ln117_1084_fu_1032_p3 : 5'd19);

assign select_ln117_1086_fu_1057_p3 = ((or_ln117_1019_fu_1039_p2[0:0] == 1'b1) ? select_ln117_1085_fu_1043_p3 : 5'd20);

assign select_ln117_1087_fu_1065_p3 = ((or_ln117_1020_fu_1051_p2[0:0] == 1'b1) ? select_ln117_1086_fu_1057_p3 : 5'd21);

assign select_ln117_1088_fu_1073_p3 = ((or_ln117_1021_reg_1620[0:0] == 1'b1) ? select_ln117_1087_fu_1065_p3 : 5'd22);

assign select_ln117_1089_fu_1118_p3 = ((or_ln117_1022_fu_1113_p2[0:0] == 1'b1) ? select_ln117_1088_reg_1645 : 5'd23);

assign select_ln117_1090_fu_1130_p3 = ((or_ln117_1023_reg_1650[0:0] == 1'b1) ? select_ln117_1089_fu_1118_p3 : 5'd24);

assign select_ln117_1091_fu_1141_p3 = ((or_ln117_1024_fu_1125_p2[0:0] == 1'b1) ? select_ln117_1090_fu_1130_p3 : 5'd25);

assign select_ln117_1092_fu_1155_p3 = ((or_ln117_1025_fu_1137_p2[0:0] == 1'b1) ? select_ln117_1091_fu_1141_p3 : 5'd26);

assign select_ln117_1093_fu_1169_p3 = ((or_ln117_1026_fu_1149_p2[0:0] == 1'b1) ? select_ln117_1092_fu_1155_p3 : 5'd27);

assign select_ln117_1094_fu_1177_p3 = ((or_ln117_1027_fu_1163_p2[0:0] == 1'b1) ? select_ln117_1093_fu_1169_p3 : 5'd28);

assign select_ln117_fu_660_p3 = ((and_ln104_216_fu_618_p2[0:0] == 1'b1) ? zext_ln117_fu_650_p1 : 2'd2);

assign xor_ln104_529_fu_584_p2 = (icmp_ln86_1104_reg_1351 ^ 1'd1);

assign xor_ln104_530_fu_703_p2 = (icmp_ln86_1105_reg_1356_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_531_fu_598_p2 = (icmp_ln86_1106_reg_1362 ^ 1'd1);

assign xor_ln104_532_fu_613_p2 = (icmp_ln86_1107_reg_1368 ^ 1'd1);

assign xor_ln104_533_fu_842_p2 = (icmp_ln86_1108_reg_1374_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_534_fu_966_p2 = (icmp_ln86_1109_reg_1380_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_535_fu_719_p2 = (icmp_ln86_1110_reg_1386_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_536_fu_724_p2 = (icmp_ln86_1111_reg_1392_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_537_fu_852_p2 = (icmp_ln86_1112_reg_1398_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_538_fu_976_p2 = (icmp_ln86_1114_reg_1409_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_539_fu_981_p2 = (icmp_ln86_1115_reg_1415_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_540_fu_1085_p2 = (icmp_ln86_1116_reg_1421_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_541_fu_1185_p2 = (icmp_ln86_1117_reg_1427_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_fu_693_p2 = (icmp_ln86_reg_1340_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_644_p2 = (1'd1 ^ and_ln102_1070_fu_634_p2);

assign zext_ln117_123_fu_757_p1 = select_ln117_1069_reg_1538;

assign zext_ln117_124_fu_804_p1 = select_ln117_1073_fu_796_p3;

assign zext_ln117_125_fu_942_p1 = select_ln117_1081_fu_934_p3;

assign zext_ln117_fu_650_p1 = xor_ln117_fu_644_p2;

endmodule //conifer_jettag_accelerator_decision_function_42
