\begin{description}
\item[Account and directory where all of the files are located:] \hfill mg56/ECE337/Project \\
 \begin{description}\itemsep0pt \parskip0pt \parsep0pt
   \item[Top level structural VHDL code] \hfill source/sniffer\_top.vhd \\
   \item[Computer Interceptor sub-component] \hfill source/computerInterceptor.vhd \\
   \item[Overall Controller] \hfill source/controller.vhd \\
   \item[Top Level Decoder] \hfill source/decoder.vhd \\
   \item[Fifo Ram sub-component] \hfill source/FifoRam.vhd \\
   \item[Fifo Read Pointer sub-component] \hfill source/FifoRead.vhd \\
   \item[Top Level Fifo] \hfill source/FifoTop.vhd \\
   \item[Fifo Write Pointer sub-component] \hfill source/FifoWrite.vhd \\
   \item[Top Level Interceptor] \hfill source/interceptor.vhd \\
   \item[Locking Detector sub-component]  \hfill source/lockingDetector.vhd \\
   \item[NRZI decoder sub-component] -\hfill source/NRZIdecode.vhd \\
   \item[SD Controller] \hfill source/sd\_control.vhd \\
   \item[Edge detector sub-component] \hfill source/SEE\_det.vhd \\
   \item[Shift Register sub-component] \hfill source/shift\_greg.vhd \\
   \item[Spi Clock Divider] \hfill source/SpiClkDivide.vhd \\
   \item[Spi Shift Register] \hfill source/SpiXmitSR.vhd \\
   \item[Timer sub-component] \hfill source/timer.vhd \\
   \item[Tristate sub-component] \hfill source/tristate.vhd \\
   \item[USB Interceptor sub-component] \hfill source/usbInterceptor.vhd \\
\end{description}


\item[Test Benches] \hfill \\
 \begin{description}\itemsep0pt \parskip0pt \parsep0pt

   \item[Sniffer Top Level test bench] \hfill source/tb\_sniffer\_top.vhd \\
   \item[Computer Interceptor test bench] \hfill source/tb\_computerInterceptor.vhd \\
   \item[Overall Controller test bench] \hfill source/tb\_controller.vhd \\
   \item[Fifo test bench] \hfill source/tb\_FifoTop.vhd \\
   \item[Interceptor test bench] \hfill source/tb\_interceptor.vhd \\
   \item[SD Controller test bench] \hfill source/tb\_sd\_control.vhd \\
   \item[Spi Clock Divide test bench] \hfill source/tb\_SpiClkDivide.vhd \\
   \item[Spi Transmit Shift Register test bench] \hfill source/tb\_SpiXmitSR.vhd \\
   \item[Tristate test bench] \hfill source/tb\_tristate.vhd \\
   \item[USB Interceptor test bench] \hfill source/tb\_usbInterceptor.vhd \\
\end{description}

\item[Report Files] \hfill
 \begin{description}\itemsep0pt \parskip0pt \parsep0pt

   \item[Sniffer Top Level Design Compiler Report] \hfill reports/sniffer\_top.rep \\    \item[Sniffer Top Level Encounter Report] timingReports/sniffer\_top\_postRoute\_all.tarpt \\
\end{description}

\item[Scripts] \hfill
 \begin{description}\itemsep0pt \parskip0pt \parsep0pt

   \item[Sniffer Top Level Script] \hfill scripts/sniffer\_top.fcr \\
\end{description}

\item[Presentation] \hfill
 \begin{description}\itemsep0pt \parskip0pt \parsep0pt

   \item[ECE 337 Final Presentation] \hfill docs/337FinalPresentation.pdf \\
\end{description}
\pagebreak
\item[Final Report] \hfill
 \begin{description}\itemsep0pt \parskip0pt \parsep0pt
  \item[Final Report Document] \hfill docs/finalReport/finalReport.pdf \\
  \item[Final Report LaTeX File] \hfill docs/finalReport/finalReport.tex \\
  \item[Title Page LaTeX File] \hfill docs/finalReport/titlePage.tex \\
  \item[Appendix A LaTeX File] \hfill docs/finalReport/appendixa.tex \\
  \item[Table of Contents] \hfill docs/finalReport/finalReport.toc \\
  \item[LaTeX Log File] \hfill docs/finalReport/finalReport.log \\
  \item[LaTeX Aux File] \hfill docs/finalReport/finalReport.aux \\
  \item[Controller Transition Diagram] \hfill docs/finalReport/controllerTrans.png \\
  \item[Decoder Block Diagram] \hfill docs/finalReport/decoderBlock.png \\
  \item[Decoder Transition Diagram] \hfill docs/finalReport/decoderTrans.png \\
  \item[Encounter-generated Layout] \hfill docs/finalReport/encounter.png \\
  \item[Interceptor Block Diagram] \hfill docs/finalReport/interceptorBlock.png \\
  \item[Interceptor Transition Diagram] \hfill docs/finalReport/interceptorTrans.png \\
  \item[Operational Timeline] \hfill docs/finalReport/OperationalTimeline.png \\
  \item[microSD Output Testbench Diagram] \hfill docs/finalReport/outputToMicroSD.png \\
  \item[microSD Controller Block Diagram] \hfill docs/finalReport/sdBlock.png \\
  \item[microSD Controller Transition Diagram] \hfill docs/finalReport/sdTrans.png \\
  \item[Token Recognition Testbench Diagram] \hfill docs/finalReport/tokenRecognition.png \\
  \item[Design Architecture Diagram] \hfill docs/finalReport/topLevel.png \\
  \item[Transparency Testbench Diagram] \hfill docs/finalReport/transparency.png \\
  \item[System Usage Diagram] \hfill docs/finalReport/usageDiagram.png \\
  \item[USB 2.0 to USB 1.1 Testbench Diagram] \hfill docs/finalReport/usb2.png \\
  \item[USB 3.0 to USB 1.1 Testbench Diagram] \hfill docs/finalReport/usb3.png \\
  \item[Virtuoso and Encounter layout] \hfill docs/finalReport/virtuoso.png \\ 
\end{description}


\item[Datasheets] \hfill
 \begin{description}\itemsep0pt \parskip0pt \parsep0pt

   \item[ECE 337 USB Lab Manual] \hfill doc/lab6\_sp09.pdf \\
   \item[ECE 337 USB Slides] \hfill doc/Lab6\_USB.pdf \\
   \item[microSD datasheet 1] \hfill doc/Lattice\_microSD\_specs.pdf \\
   \item[microSD datasheet 2] \hfill doc/sandisk\_secure\_digital\_card.pdf \\
   \item[SPI Protocol datasheet] \hfill doc/SPI\_Protocol.pdf \\
   \item[USB Protocol datasheet] \hfill doc/USBProtocol.pdf \\
\end{description}

\end{description}
