

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Mon Apr  6 16:46:38 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        HLS_Convolution
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.625 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |      145|  2088025| 1.450 us | 20.880 ms |  145|  2088025|   none  |
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |               |  Latency (cycles) | Iteration |  Initiation Interval  |    Trip   |          |
        |   Loop Name   |   min   |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |- loop_height  |      144|  2088024| 16 ~ 1928 |          -|          -|  9 ~ 1083 |    no    |
        | + loop_width  |       13|     1925|          5|          1|          1| 10 ~ 1922 |    yes   |
        +---------------+---------+---------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1141|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     75|    -|
|Memory           |        3|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    126|    -|
|Register         |        0|      -|     604|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      0|     604|   1406|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-------------------+---------+-------+---+----+-----+
    |        Instance       |       Module      | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-----------------------+-------------------+---------+-------+---+----+-----+
    |conv_mux_32_8_1_1_U9   |conv_mux_32_8_1_1  |        0|      0|  0|  15|    0|
    |conv_mux_32_8_1_1_U10  |conv_mux_32_8_1_1  |        0|      0|  0|  15|    0|
    |conv_mux_32_8_1_1_U11  |conv_mux_32_8_1_1  |        0|      0|  0|  15|    0|
    |conv_mux_32_8_1_1_U12  |conv_mux_32_8_1_1  |        0|      0|  0|  15|    0|
    |conv_mux_32_8_1_1_U13  |conv_mux_32_8_1_1  |        0|      0|  0|  15|    0|
    +-----------------------+-------------------+---------+-------+---+----+-----+
    |Total                  |                   |        0|      0|  0|  75|    0|
    +-----------------------+-------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|    0|  1920|    8|     1|        15360|
    |k_buf_0_val_4_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|    0|  1920|    8|     1|        15360|
    |k_buf_0_val_5_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|    0|  1920|    8|     1|        15360|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                      |        3|  0|   0|    0|  5760|   24|     3|        46080|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |ImagLoc_x_fu_638_p2                |     +    |      0|  0|  39|           2|          32|
    |add_ln118_1_fu_592_p2              |     +    |      0|  0|  10|           1|           2|
    |add_ln118_fu_560_p2                |     +    |      0|  0|  10|           2|           2|
    |add_ln147_fu_348_p2                |     +    |      0|  0|  19|           3|          14|
    |add_ln443_1_fu_294_p2              |     +    |      0|  0|  17|           2|          13|
    |add_ln443_fu_284_p2                |     +    |      0|  0|  17|           2|          13|
    |add_ln458_fu_358_p2                |     +    |      0|  0|  10|           2|           2|
    |add_ln506_1_fu_485_p2              |     +    |      0|  0|  39|           3|          32|
    |add_ln506_fu_423_p2                |     +    |      0|  0|  39|           2|          32|
    |add_ln507_fu_312_p2                |     +    |      0|  0|  10|           2|           2|
    |add_ln703_1_fu_960_p2              |     +    |      0|  0|  14|          10|          10|
    |add_ln703_2_fu_1000_p2             |     +    |      0|  0|  14|          10|          10|
    |add_ln703_4_fu_1024_p2             |     +    |      0|  0|   8|           8|           8|
    |add_ln703_5_fu_1075_p2             |     +    |      0|  0|   8|           8|           8|
    |add_ln703_fu_950_p2                |     +    |      0|  0|  15|           9|           9|
    |i_V_fu_369_p2                      |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_616_p2                      |     +    |      0|  0|  39|          32|           1|
    |p_Val2_1_fu_1080_p2                |     +    |      0|  0|   8|           8|           8|
    |p_Val2_s_fu_1010_p2                |     +    |      0|  0|   8|          11|          11|
    |sub_ln142_1_fu_524_p2              |     -    |      0|  0|  39|           2|          32|
    |sub_ln142_2_fu_677_p2              |     -    |      0|  0|  39|           1|          32|
    |sub_ln142_fu_462_p2                |     -    |      0|  0|  39|           1|          32|
    |sub_ln144_1_fu_579_p2              |     -    |      0|  0|  10|           2|           2|
    |sub_ln144_fu_547_p2                |     -    |      0|  0|  10|           2|           2|
    |sub_ln147_fu_696_p2                |     -    |      0|  0|  39|          32|          32|
    |sub_ln493_1_fu_758_p2              |     -    |      0|  0|  10|           2|           2|
    |sub_ln493_2_fu_606_p2              |     -    |      0|  0|  10|           2|           2|
    |sub_ln493_fu_574_p2                |     -    |      0|  0|  10|           2|           2|
    |sub_ln703_1_fu_944_p2              |     -    |      0|  0|   8|           8|           8|
    |sub_ln703_2_fu_974_p2              |     -    |      0|  0|   8|           8|           8|
    |sub_ln703_3_fu_979_p2              |     -    |      0|  0|   8|          11|          11|
    |sub_ln703_fu_935_p2                |     -    |      0|  0|   8|           1|           8|
    |and_ln118_1_fu_510_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln118_2_fu_663_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln118_fu_448_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln144_fu_721_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln512_fu_744_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter4   |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter2_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op138_load_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op139_read_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op140_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op142_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op146_read_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op168_store_state5    |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_1090_p2                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln118_1_fu_505_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln118_2_fu_658_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln118_fu_443_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln144_1_fu_538_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln144_2_fu_691_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln144_fu_476_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln443_fu_364_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln444_fu_611_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln785_fu_1040_p2              |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln879_1_fu_408_p2             |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln879_fu_402_p2               |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln887_fu_375_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln891_fu_632_p2               |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln899_1_fu_414_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln899_fu_396_p2               |   icmp   |      0|  0|  18|          31|           1|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    or    |      0|  0|   2|           1|           1|
    |or_ln118_fu_715_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_1103_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln457_fu_739_p2                 |    or    |      0|  0|   2|           1|           1|
    |col_buf_0_val_0_0_fu_788_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_806_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_823_p3        |  select  |      0|  0|   8|           1|           8|
    |p_dst_data_stream_V_din            |  select  |      0|  0|   8|           1|           8|
    |select_ln118_1_fu_598_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln118_2_fu_701_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln118_fu_566_p3             |  select  |      0|  0|   2|           1|           2|
    |select_ln139_1_fu_530_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln139_2_fu_683_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln139_fu_468_p3             |  select  |      0|  0|  32|           1|          32|
    |select_ln144_1_fu_584_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln144_fu_552_p3             |  select  |      0|  0|   2|           1|           2|
    |select_ln340_fu_1095_p3            |  select  |      0|  0|   2|           1|           2|
    |src_kernel_win_0_va_4_fu_876_p3    |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_5_fu_894_p3    |  select  |      0|  0|   8|           1|           8|
    |x_fu_727_p3                        |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln118_1_fu_437_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln118_2_fu_499_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln118_3_fu_652_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln118_4_fu_709_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln147_fu_330_p2                |    xor   |      0|  0|   3|           2|           3|
    |xor_ln457_fu_380_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_fu_1085_p2               |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1141|         719|         965|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  27|          5|    1|          5|
    |ap_done                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                |   9|          2|    1|          2|
    |ap_sig_allocacmp_right_border_buf_0_6  |   9|          2|    8|         16|
    |p_dst_data_stream_V_blk_n              |   9|          2|    1|          2|
    |p_src_cols_V_blk_n                     |   9|          2|    1|          2|
    |p_src_data_stream_V_blk_n              |   9|          2|    1|          2|
    |p_src_rows_V_blk_n                     |   9|          2|    1|          2|
    |real_start                             |   9|          2|    1|          2|
    |t_V_2_reg_257                          |   9|          2|   32|         64|
    |t_V_reg_246                            |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 126|         27|   81|        165|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |add_ln458_reg_1224                            |   2|   0|    2|          0|
    |add_ln507_reg_1207                            |   2|   0|    2|          0|
    |add_ln703_4_reg_1365                          |   8|   0|    8|          0|
    |and_ln118_2_reg_1285                          |   1|   0|    1|          0|
    |and_ln118_2_reg_1285_pp0_iter1_reg            |   1|   0|    1|          0|
    |and_ln512_reg_1306                            |   1|   0|    1|          0|
    |ap_CS_fsm                                     |   4|   0|    4|          0|
    |ap_done_reg                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                       |   1|   0|    1|          0|
    |cols_reg_1191                                 |  32|   0|   32|          0|
    |i_V_reg_1233                                  |  32|   0|   32|          0|
    |icmp_ln444_reg_1276                           |   1|   0|    1|          0|
    |icmp_ln785_reg_1370                           |   1|   0|    1|          0|
    |icmp_ln879_1_reg_1256                         |   1|   0|    1|          0|
    |icmp_ln879_reg_1252                           |   1|   0|    1|          0|
    |icmp_ln887_reg_1238                           |   1|   0|    1|          0|
    |icmp_ln899_1_reg_1260                         |   1|   0|    1|          0|
    |icmp_ln899_reg_1247                           |   1|   0|    1|          0|
    |k_buf_0_val_4_addr_reg_1328                   |  11|   0|   11|          0|
    |k_buf_0_val_5_addr_reg_1334                   |  11|   0|   11|          0|
    |or_ln457_reg_1299                             |   1|   0|    1|          0|
    |or_ln457_reg_1299_pp0_iter1_reg               |   1|   0|    1|          0|
    |p_Result_s_reg_1359                           |   1|   0|    1|          0|
    |right_border_buf_0_1_fu_134                   |   8|   0|    8|          0|
    |right_border_buf_0_2_fu_138                   |   8|   0|    8|          0|
    |right_border_buf_0_3_fu_142                   |   8|   0|    8|          0|
    |right_border_buf_0_4_fu_146                   |   8|   0|    8|          0|
    |right_border_buf_0_5_fu_150                   |   8|   0|    8|          0|
    |right_border_buf_0_6_reg_1310                 |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_130                   |   8|   0|    8|          0|
    |sext_ln147_1_reg_1219                         |  31|   0|   32|          1|
    |sext_ln443_1_reg_1202                         |  32|   0|   32|          0|
    |sext_ln443_reg_1197                           |  32|   0|   32|          0|
    |src_kernel_win_0_va_1_fu_118                  |   8|   0|    8|          0|
    |src_kernel_win_0_va_2_fu_122                  |   8|   0|    8|          0|
    |src_kernel_win_0_va_3_fu_126                  |   8|   0|    8|          0|
    |src_kernel_win_0_va_4_reg_1340                |   8|   0|    8|          0|
    |src_kernel_win_0_va_4_reg_1340_pp0_iter3_reg  |   8|   0|    8|          0|
    |src_kernel_win_0_va_5_reg_1347                |   8|   0|    8|          0|
    |src_kernel_win_0_va_6_reg_1354                |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_114                    |   8|   0|    8|          0|
    |start_once_reg                                |   1|   0|    1|          0|
    |stop_row_reg_1181                             |  32|   0|   32|          0|
    |sub_ln493_1_reg_1321                          |   2|   0|    2|          0|
    |sub_ln493_2_reg_1271                          |   2|   0|    2|          0|
    |sub_ln493_reg_1266                            |   2|   0|    2|          0|
    |t_V_2_reg_257                                 |  32|   0|   32|          0|
    |t_V_reg_246                                   |  32|   0|   32|          0|
    |trunc_ln458_1_reg_1294                        |   2|   0|    2|          0|
    |x_reg_1289                                    |  32|   0|   32|          0|
    |xor_ln147_reg_1213                            |   2|   0|    2|          0|
    |xor_ln457_reg_1242                            |   1|   0|    1|          0|
    |and_ln512_reg_1306                            |  64|  32|    1|          0|
    |icmp_ln444_reg_1276                           |  64|  32|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 604|  64|  479|          1|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|start_full_n                 |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|start_out                    | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|start_write                  | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|p_src_rows_V_dout            |  in |   12|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_rows_V_empty_n         |  in |    1|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_rows_V_read            | out |    1|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_cols_V_dout            |  in |   12|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_cols_V_empty_n         |  in |    1|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_cols_V_read            | out |    1|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

