// Seed: 1108650675
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  reg id_5;
  localparam id_6 = 1;
  final id_5 = id_3;
endmodule
module module_1 #(
    parameter id_0 = 32'd7,
    parameter id_1 = 32'd96,
    parameter id_2 = 32'd98
) (
    input  wor  _id_0,
    input  tri0 _id_1,
    input  tri0 _id_2,
    output wor  id_3
);
  wire [1 : id_0] id_5;
  logic [{  -1 'b0 ,  id_2  ,  id_2  ,  1 'b0 -  1  } : id_1] id_6;
  assign id_6 = 1'b0;
  wire id_7;
  logic [id_1 : 1 'b0] id_8;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_8,
      id_7
  );
  assign id_3 = 1;
endmodule
