Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Mar 11 21:40:49 2019
| Host         : tayler-arch running 64-bit Arch Linux
| Command      : report_methodology -file board_methodology_drc_routed.rpt -pb board_methodology_drc_routed.pb -rpx board_methodology_drc_routed.rpx
| Design       : board
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 22
+--------+----------+------------------------------------------+------------+
| Rule   | Severity | Description                              | Violations |
+--------+----------+------------------------------------------+------------+
| XDCH-2 | Warning  | Same min and max delay values on IO port | 22         |
+--------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'op' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] 0.000 [get_ports op]
/home/mtayler/Documents/ceng441/cordic/cordic.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 307)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'reset' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] 0.000 [get_ports reset]
/home/mtayler/Documents/ceng441/cordic/cordic.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 309)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sel_out[0]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] 0.000 [get_ports {sel_out[*]}]
/home/mtayler/Documents/ceng441/cordic/cordic.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 313)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sel_out[1]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] 0.000 [get_ports {sel_out[*]}]
/home/mtayler/Documents/ceng441/cordic/cordic.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 313)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sel_xyz_init[0]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] 0.000 [get_ports {sel_xyz_init[*]}]
/home/mtayler/Documents/ceng441/cordic/cordic.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 311)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sel_xyz_init[1]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] 0.000 [get_ports {sel_xyz_init[*]}]
/home/mtayler/Documents/ceng441/cordic/cordic.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 311)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'show_x' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] 0.000 [get_ports show_x]
/home/mtayler/Documents/ceng441/cordic/cordic.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 315)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'show_y' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] 0.000 [get_ports show_y]
/home/mtayler/Documents/ceng441/cordic/cordic.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 317)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'show_z' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] 0.000 [get_ports show_z]
/home/mtayler/Documents/ceng441/cordic/cordic.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 319)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'start' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] 0.000 [get_ports start]
/home/mtayler/Documents/ceng441/cordic/cordic.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 321)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'an[0]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] 0.000 [get_ports {an[*]}]
/home/mtayler/Documents/ceng441/cordic/cordic.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 324)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'an[1]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] 0.000 [get_ports {an[*]}]
/home/mtayler/Documents/ceng441/cordic/cordic.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 324)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'an[2]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] 0.000 [get_ports {an[*]}]
/home/mtayler/Documents/ceng441/cordic/cordic.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 324)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'an[3]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] 0.000 [get_ports {an[*]}]
/home/mtayler/Documents/ceng441/cordic/cordic.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 324)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'done' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] 0.000 [get_ports done]
/home/mtayler/Documents/ceng441/cordic/cordic.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 326)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'seg[0]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] 0.000 [get_ports {seg[*]}]
/home/mtayler/Documents/ceng441/cordic/cordic.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 328)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'seg[1]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] 0.000 [get_ports {seg[*]}]
/home/mtayler/Documents/ceng441/cordic/cordic.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 328)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'seg[2]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] 0.000 [get_ports {seg[*]}]
/home/mtayler/Documents/ceng441/cordic/cordic.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 328)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'seg[3]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] 0.000 [get_ports {seg[*]}]
/home/mtayler/Documents/ceng441/cordic/cordic.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 328)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'seg[4]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] 0.000 [get_ports {seg[*]}]
/home/mtayler/Documents/ceng441/cordic/cordic.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 328)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'seg[5]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] 0.000 [get_ports {seg[*]}]
/home/mtayler/Documents/ceng441/cordic/cordic.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 328)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'seg[6]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] 0.000 [get_ports {seg[*]}]
/home/mtayler/Documents/ceng441/cordic/cordic.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 328)
Related violations: <none>


