-------------------------------------------------------------------------------
-- Title      : Testbench for design "cnt_epp"
-- Project    : 
-------------------------------------------------------------------------------
-- File       : cnt_epp_tb.vhd
-- Author     :   <pedro@PEDRO-PC>
-- Company    : 
-- Created    : 2015-03-14
-- Last update: 2015-03-14
-- Platform   : 
-- Standard   : VHDL'93/02
-------------------------------------------------------------------------------
-- Description: 
-------------------------------------------------------------------------------
-- Copyright (c) 2015 
-------------------------------------------------------------------------------
-- Revisions  :
-- Date        Version  Author  Description
-- 2015-03-14  1.0      pedro	Created
-------------------------------------------------------------------------------

library ieee;
use ieee.std_logic_1164.all;

-------------------------------------------------------------------------------

entity cnt_epp_tb is

end entity cnt_epp_tb;

-------------------------------------------------------------------------------

architecture cnt_epp of cnt_epp_tb is

  -- component ports
  signal CLK      : std_logic;
  signal RST      : std_logic;
  signal ASTRB    : std_logic;
  signal DSTRB    : std_logic;
  signal DATA     : std_logic_vector(7 downto 0);
  signal PWRITE   : std_logic;
  signal PWAIT    : std_logic;
  signal DATO_RD  : std_logic_vector(7 downto 0);
  signal CE_RD    : std_logic;
  signal DIR      : std_logic_vector (7 downto 0);
  signal DIR_VLD  : std_logic;
  signal DATO     : std_logic_vector (7 downto 0);
  signal DATO_VLD : std_logic;

  -- clock
  signal Clk : std_logic := '1';

begin  -- architecture cnt_epp

  -- component instantiation
  DUT: entity work.cnt_epp
    port map (
      CLK      => CLK,
      RST      => RST,
      ASTRB    => ASTRB,
      DSTRB    => DSTRB,
      DATA     => DATA,
      PWRITE   => PWRITE,
      PWAIT    => PWAIT,
      DATO_RD  => DATO_RD,
      CE_RD    => CE_RD,
      DIR      => DIR,
      DIR_VLD  => DIR_VLD,
      DATO     => DATO,
      DATO_VLD => DATO_VLD);

  -- clock generation
  Clk <= not Clk after 10 ns;

  -- waveform generation
  WaveGen_Proc: process
  begin
    -- insert signal assignments here
    
    wait until Clk = '1';
  end process WaveGen_Proc;

  

end architecture cnt_epp;

-------------------------------------------------------------------------------

configuration cnt_epp_tb_cnt_epp_cfg of cnt_epp_tb is
  for cnt_epp
  end for;
end cnt_epp_tb_cnt_epp_cfg;

-------------------------------------------------------------------------------
