Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Mar 22 22:36:21 2023
| Host         : Deez running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7)
------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: uut/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.972        0.000                      0                   65        0.109        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.972        0.000                      0                   65        0.109        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 uut/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.535ns (20.934%)  route 2.021ns (79.066%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.322     4.254    uut/clk_div_reg_0
    SLICE_X0Y98          FDRE                                         r  uut/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  uut/counter_reg[4]/Q
                         net (fo=2, routed)           0.599     5.193    uut/counter[4]
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.097     5.290 r  uut/counter[31]_i_3/O
                         net (fo=1, routed)           0.750     6.040    uut/counter[31]_i_3_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.097     6.137 r  uut/counter[31]_i_1/O
                         net (fo=33, routed)          0.672     6.809    uut/clk_div
    SLICE_X0Y105         FDRE                                         r  uut/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.199    13.977    uut/clk_div_reg_0
    SLICE_X0Y105         FDRE                                         r  uut/counter_reg[29]/C
                         clock pessimism              0.153    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.314    13.781    uut/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                          -6.809    
  -------------------------------------------------------------------
                         slack                                  6.972    

Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 uut/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.535ns (20.934%)  route 2.021ns (79.066%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.322     4.254    uut/clk_div_reg_0
    SLICE_X0Y98          FDRE                                         r  uut/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  uut/counter_reg[4]/Q
                         net (fo=2, routed)           0.599     5.193    uut/counter[4]
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.097     5.290 r  uut/counter[31]_i_3/O
                         net (fo=1, routed)           0.750     6.040    uut/counter[31]_i_3_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.097     6.137 r  uut/counter[31]_i_1/O
                         net (fo=33, routed)          0.672     6.809    uut/clk_div
    SLICE_X0Y105         FDRE                                         r  uut/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.199    13.977    uut/clk_div_reg_0
    SLICE_X0Y105         FDRE                                         r  uut/counter_reg[30]/C
                         clock pessimism              0.153    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.314    13.781    uut/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                          -6.809    
  -------------------------------------------------------------------
                         slack                                  6.972    

Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 uut/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.535ns (20.934%)  route 2.021ns (79.066%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.322     4.254    uut/clk_div_reg_0
    SLICE_X0Y98          FDRE                                         r  uut/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  uut/counter_reg[4]/Q
                         net (fo=2, routed)           0.599     5.193    uut/counter[4]
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.097     5.290 r  uut/counter[31]_i_3/O
                         net (fo=1, routed)           0.750     6.040    uut/counter[31]_i_3_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.097     6.137 r  uut/counter[31]_i_1/O
                         net (fo=33, routed)          0.672     6.809    uut/clk_div
    SLICE_X0Y105         FDRE                                         r  uut/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.199    13.977    uut/clk_div_reg_0
    SLICE_X0Y105         FDRE                                         r  uut/counter_reg[31]/C
                         clock pessimism              0.153    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.314    13.781    uut/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                          -6.809    
  -------------------------------------------------------------------
                         slack                                  6.972    

Slack (MET) :             7.072ns  (required time - arrival time)
  Source:                 uut/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.535ns (21.787%)  route 1.921ns (78.212%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.322     4.254    uut/clk_div_reg_0
    SLICE_X0Y98          FDRE                                         r  uut/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  uut/counter_reg[4]/Q
                         net (fo=2, routed)           0.599     5.193    uut/counter[4]
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.097     5.290 r  uut/counter[31]_i_3/O
                         net (fo=1, routed)           0.750     6.040    uut/counter[31]_i_3_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.097     6.137 r  uut/counter[31]_i_1/O
                         net (fo=33, routed)          0.572     6.709    uut/clk_div
    SLICE_X0Y104         FDRE                                         r  uut/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.199    13.977    uut/clk_div_reg_0
    SLICE_X0Y104         FDRE                                         r  uut/counter_reg[25]/C
                         clock pessimism              0.153    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.314    13.781    uut/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                  7.072    

Slack (MET) :             7.072ns  (required time - arrival time)
  Source:                 uut/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.535ns (21.787%)  route 1.921ns (78.212%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.322     4.254    uut/clk_div_reg_0
    SLICE_X0Y98          FDRE                                         r  uut/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  uut/counter_reg[4]/Q
                         net (fo=2, routed)           0.599     5.193    uut/counter[4]
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.097     5.290 r  uut/counter[31]_i_3/O
                         net (fo=1, routed)           0.750     6.040    uut/counter[31]_i_3_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.097     6.137 r  uut/counter[31]_i_1/O
                         net (fo=33, routed)          0.572     6.709    uut/clk_div
    SLICE_X0Y104         FDRE                                         r  uut/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.199    13.977    uut/clk_div_reg_0
    SLICE_X0Y104         FDRE                                         r  uut/counter_reg[26]/C
                         clock pessimism              0.153    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.314    13.781    uut/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                  7.072    

Slack (MET) :             7.072ns  (required time - arrival time)
  Source:                 uut/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.535ns (21.787%)  route 1.921ns (78.212%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.322     4.254    uut/clk_div_reg_0
    SLICE_X0Y98          FDRE                                         r  uut/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  uut/counter_reg[4]/Q
                         net (fo=2, routed)           0.599     5.193    uut/counter[4]
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.097     5.290 r  uut/counter[31]_i_3/O
                         net (fo=1, routed)           0.750     6.040    uut/counter[31]_i_3_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.097     6.137 r  uut/counter[31]_i_1/O
                         net (fo=33, routed)          0.572     6.709    uut/clk_div
    SLICE_X0Y104         FDRE                                         r  uut/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.199    13.977    uut/clk_div_reg_0
    SLICE_X0Y104         FDRE                                         r  uut/counter_reg[27]/C
                         clock pessimism              0.153    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.314    13.781    uut/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                  7.072    

Slack (MET) :             7.072ns  (required time - arrival time)
  Source:                 uut/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.535ns (21.787%)  route 1.921ns (78.212%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.322     4.254    uut/clk_div_reg_0
    SLICE_X0Y98          FDRE                                         r  uut/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  uut/counter_reg[4]/Q
                         net (fo=2, routed)           0.599     5.193    uut/counter[4]
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.097     5.290 r  uut/counter[31]_i_3/O
                         net (fo=1, routed)           0.750     6.040    uut/counter[31]_i_3_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.097     6.137 r  uut/counter[31]_i_1/O
                         net (fo=33, routed)          0.572     6.709    uut/clk_div
    SLICE_X0Y104         FDRE                                         r  uut/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.199    13.977    uut/clk_div_reg_0
    SLICE_X0Y104         FDRE                                         r  uut/counter_reg[28]/C
                         clock pessimism              0.153    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.314    13.781    uut/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                  7.072    

Slack (MET) :             7.180ns  (required time - arrival time)
  Source:                 uut/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.535ns (22.792%)  route 1.812ns (77.208%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.322     4.254    uut/clk_div_reg_0
    SLICE_X0Y98          FDRE                                         r  uut/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  uut/counter_reg[4]/Q
                         net (fo=2, routed)           0.599     5.193    uut/counter[4]
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.097     5.290 r  uut/counter[31]_i_3/O
                         net (fo=1, routed)           0.750     6.040    uut/counter[31]_i_3_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.097     6.137 r  uut/counter[31]_i_1/O
                         net (fo=33, routed)          0.464     6.601    uut/clk_div
    SLICE_X0Y103         FDRE                                         r  uut/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.199    13.977    uut/clk_div_reg_0
    SLICE_X0Y103         FDRE                                         r  uut/counter_reg[21]/C
                         clock pessimism              0.153    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.314    13.781    uut/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                          -6.601    
  -------------------------------------------------------------------
                         slack                                  7.180    

Slack (MET) :             7.180ns  (required time - arrival time)
  Source:                 uut/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.535ns (22.792%)  route 1.812ns (77.208%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.322     4.254    uut/clk_div_reg_0
    SLICE_X0Y98          FDRE                                         r  uut/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  uut/counter_reg[4]/Q
                         net (fo=2, routed)           0.599     5.193    uut/counter[4]
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.097     5.290 r  uut/counter[31]_i_3/O
                         net (fo=1, routed)           0.750     6.040    uut/counter[31]_i_3_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.097     6.137 r  uut/counter[31]_i_1/O
                         net (fo=33, routed)          0.464     6.601    uut/clk_div
    SLICE_X0Y103         FDRE                                         r  uut/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.199    13.977    uut/clk_div_reg_0
    SLICE_X0Y103         FDRE                                         r  uut/counter_reg[22]/C
                         clock pessimism              0.153    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.314    13.781    uut/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                          -6.601    
  -------------------------------------------------------------------
                         slack                                  7.180    

Slack (MET) :             7.180ns  (required time - arrival time)
  Source:                 uut/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.535ns (22.792%)  route 1.812ns (77.208%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.322     4.254    uut/clk_div_reg_0
    SLICE_X0Y98          FDRE                                         r  uut/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  uut/counter_reg[4]/Q
                         net (fo=2, routed)           0.599     5.193    uut/counter[4]
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.097     5.290 r  uut/counter[31]_i_3/O
                         net (fo=1, routed)           0.750     6.040    uut/counter[31]_i_3_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.097     6.137 r  uut/counter[31]_i_1/O
                         net (fo=33, routed)          0.464     6.601    uut/clk_div
    SLICE_X0Y103         FDRE                                         r  uut/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.199    13.977    uut/clk_div_reg_0
    SLICE_X0Y103         FDRE                                         r  uut/counter_reg[23]/C
                         clock pessimism              0.153    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.314    13.781    uut/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                          -6.601    
  -------------------------------------------------------------------
                         slack                                  7.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 uut/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.355ns (73.860%)  route 0.126ns (26.140%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.524    uut/clk_div_reg_0
    SLICE_X0Y99          FDRE                                         r  uut/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  uut/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.790    uut/counter[7]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.950 r  uut/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.951    uut/counter0_carry__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.005 r  uut/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.005    uut/p_1_in[9]
    SLICE_X0Y100         FDRE                                         r  uut/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    uut/clk_div_reg_0
    SLICE_X0Y100         FDRE                                         r  uut/counter_reg[9]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    uut/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 uut/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.366ns (74.445%)  route 0.126ns (25.555%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.524    uut/clk_div_reg_0
    SLICE_X0Y99          FDRE                                         r  uut/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  uut/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.790    uut/counter[7]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.950 r  uut/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.951    uut/counter0_carry__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.016 r  uut/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.016    uut/p_1_in[11]
    SLICE_X0Y100         FDRE                                         r  uut/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    uut/clk_div_reg_0
    SLICE_X0Y100         FDRE                                         r  uut/counter_reg[11]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    uut/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 uut/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.391ns (75.681%)  route 0.126ns (24.319%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.524    uut/clk_div_reg_0
    SLICE_X0Y99          FDRE                                         r  uut/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  uut/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.790    uut/counter[7]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.950 r  uut/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.951    uut/counter0_carry__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.041 r  uut/counter0_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.041    uut/p_1_in[10]
    SLICE_X0Y100         FDRE                                         r  uut/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    uut/clk_div_reg_0
    SLICE_X0Y100         FDRE                                         r  uut/counter_reg[10]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    uut/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 uut/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.391ns (75.681%)  route 0.126ns (24.319%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.524    uut/clk_div_reg_0
    SLICE_X0Y99          FDRE                                         r  uut/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  uut/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.790    uut/counter[7]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.950 r  uut/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.951    uut/counter0_carry__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.041 r  uut/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.041    uut/p_1_in[12]
    SLICE_X0Y100         FDRE                                         r  uut/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    uut/clk_div_reg_0
    SLICE_X0Y100         FDRE                                         r  uut/counter_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    uut/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 uut/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.394ns (75.822%)  route 0.126ns (24.178%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.524    uut/clk_div_reg_0
    SLICE_X0Y99          FDRE                                         r  uut/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  uut/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.790    uut/counter[7]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.950 r  uut/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.951    uut/counter0_carry__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.990 r  uut/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.990    uut/counter0_carry__1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.044 r  uut/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.044    uut/p_1_in[13]
    SLICE_X0Y101         FDRE                                         r  uut/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    uut/clk_div_reg_0
    SLICE_X0Y101         FDRE                                         r  uut/counter_reg[13]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    uut/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 uut/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.405ns (76.323%)  route 0.126ns (23.677%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.524    uut/clk_div_reg_0
    SLICE_X0Y99          FDRE                                         r  uut/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  uut/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.790    uut/counter[7]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.950 r  uut/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.951    uut/counter0_carry__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.990 r  uut/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.990    uut/counter0_carry__1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.055 r  uut/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     2.055    uut/p_1_in[15]
    SLICE_X0Y101         FDRE                                         r  uut/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    uut/clk_div_reg_0
    SLICE_X0Y101         FDRE                                         r  uut/counter_reg[15]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    uut/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 uut/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.430ns (77.388%)  route 0.126ns (22.612%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.524    uut/clk_div_reg_0
    SLICE_X0Y99          FDRE                                         r  uut/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  uut/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.790    uut/counter[7]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.950 r  uut/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.951    uut/counter0_carry__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.990 r  uut/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.990    uut/counter0_carry__1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.080 r  uut/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.000     2.080    uut/p_1_in[14]
    SLICE_X0Y101         FDRE                                         r  uut/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    uut/clk_div_reg_0
    SLICE_X0Y101         FDRE                                         r  uut/counter_reg[14]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    uut/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 uut/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.430ns (77.388%)  route 0.126ns (22.612%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.524    uut/clk_div_reg_0
    SLICE_X0Y99          FDRE                                         r  uut/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  uut/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.790    uut/counter[7]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.950 r  uut/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.951    uut/counter0_carry__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.990 r  uut/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.990    uut/counter0_carry__1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.080 r  uut/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     2.080    uut/p_1_in[16]
    SLICE_X0Y101         FDRE                                         r  uut/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    uut/clk_div_reg_0
    SLICE_X0Y101         FDRE                                         r  uut/counter_reg[16]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    uut/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 uut/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.433ns (77.510%)  route 0.126ns (22.490%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.524    uut/clk_div_reg_0
    SLICE_X0Y99          FDRE                                         r  uut/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  uut/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.790    uut/counter[7]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.950 r  uut/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.951    uut/counter0_carry__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.990 r  uut/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.990    uut/counter0_carry__1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.029 r  uut/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.029    uut/counter0_carry__2_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.083 r  uut/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.083    uut/p_1_in[17]
    SLICE_X0Y102         FDRE                                         r  uut/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    uut/clk_div_reg_0
    SLICE_X0Y102         FDRE                                         r  uut/counter_reg[17]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105     1.896    uut/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 uut/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.444ns (77.944%)  route 0.126ns (22.056%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.524    uut/clk_div_reg_0
    SLICE_X0Y99          FDRE                                         r  uut/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  uut/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.790    uut/counter[7]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.950 r  uut/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.951    uut/counter0_carry__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.990 r  uut/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.990    uut/counter0_carry__1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.029 r  uut/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.029    uut/counter0_carry__2_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.094 r  uut/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.094    uut/p_1_in[19]
    SLICE_X0Y102         FDRE                                         r  uut/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    uut/clk_div_reg_0
    SLICE_X0Y102         FDRE                                         r  uut/counter_reg[19]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105     1.896    uut/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y103    uut/clk_div_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y99     uut/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100    uut/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100    uut/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100    uut/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    uut/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    uut/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    uut/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    uut/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    uut/clk_div_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    uut/clk_div_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     uut/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     uut/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    uut/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    uut/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    uut/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    uut/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    uut/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    uut/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    uut/clk_div_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    uut/clk_div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     uut/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     uut/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    uut/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    uut/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    uut/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    uut/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    uut/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    uut/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.263ns  (logic 3.604ns (68.477%)  route 1.659ns (31.523%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE                         0.000     0.000 r  led_reg[3]/C
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  led_reg[3]/Q
                         net (fo=1, routed)           1.659     1.972    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.291     5.263 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.263    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.011ns  (logic 3.516ns (70.166%)  route 1.495ns (29.834%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE                         0.000     0.000 r  led_reg[2]_lopt_replica/C
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  led_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.495     1.836    led_reg[2]_lopt_replica_1
    J13                  OBUF (Prop_obuf_I_O)         3.175     5.011 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.011    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.865ns  (logic 3.484ns (71.602%)  route 1.382ns (28.398%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE                         0.000     0.000 r  led_reg[0]_lopt_replica/C
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  led_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.382     1.723    led_reg[0]_lopt_replica_1
    H17                  OBUF (Prop_obuf_I_O)         3.143     4.865 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.865    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.714ns  (logic 3.499ns (74.223%)  route 1.215ns (25.777%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE                         0.000     0.000 r  led_reg[1]_lopt_replica/C
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  led_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.215     1.556    led_reg[1]_lopt_replica_1
    K15                  OBUF (Prop_obuf_I_O)         3.158     4.714 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.714    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.946ns  (logic 0.341ns (36.047%)  route 0.605ns (63.953%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE                         0.000     0.000 r  led_reg[0]/C
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  led_reg[0]/Q
                         net (fo=2, routed)           0.605     0.946    led_OBUF[0]
    SLICE_X1Y101         FDRE                                         r  led_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.826ns  (logic 0.341ns (41.258%)  route 0.485ns (58.742%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE                         0.000     0.000 r  led_reg[0]/C
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  led_reg[0]/Q
                         net (fo=2, routed)           0.485     0.826    led_OBUF[0]
    SLICE_X1Y101         FDRE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.817ns  (logic 0.341ns (41.717%)  route 0.476ns (58.283%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE                         0.000     0.000 r  led_reg[2]/C
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  led_reg[2]/Q
                         net (fo=1, routed)           0.476     0.817    led_OBUF[2]
    SLICE_X1Y101         FDRE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.565ns  (logic 0.341ns (60.302%)  route 0.224ns (39.698%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE                         0.000     0.000 r  led_reg[1]/C
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  led_reg[1]/Q
                         net (fo=2, routed)           0.224     0.565    led_OBUF[1]
    SLICE_X1Y101         FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.565ns  (logic 0.341ns (60.302%)  route 0.224ns (39.698%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE                         0.000     0.000 r  led_reg[1]/C
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  led_reg[1]/Q
                         net (fo=2, routed)           0.224     0.565    led_OBUF[1]
    SLICE_X1Y102         FDRE                                         r  led_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.188%)  route 0.114ns (44.812%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE                         0.000     0.000 r  led_reg[1]/C
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_reg[1]/Q
                         net (fo=2, routed)           0.114     0.255    led_OBUF[1]
    SLICE_X1Y101         FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.188%)  route 0.114ns (44.812%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE                         0.000     0.000 r  led_reg[1]/C
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_reg[1]/Q
                         net (fo=2, routed)           0.114     0.255    led_OBUF[1]
    SLICE_X1Y102         FDRE                                         r  led_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.141ns (32.382%)  route 0.294ns (67.618%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE                         0.000     0.000 r  led_reg[2]/C
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_reg[2]/Q
                         net (fo=1, routed)           0.294     0.435    led_OBUF[2]
    SLICE_X1Y101         FDRE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.141ns (31.229%)  route 0.310ns (68.771%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE                         0.000     0.000 r  led_reg[0]/C
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_reg[0]/Q
                         net (fo=2, routed)           0.310     0.451    led_OBUF[0]
    SLICE_X1Y101         FDRE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.509ns  (logic 0.141ns (27.702%)  route 0.368ns (72.298%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE                         0.000     0.000 r  led_reg[0]/C
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_reg[0]/Q
                         net (fo=2, routed)           0.368     0.509    led_OBUF[0]
    SLICE_X1Y101         FDRE                                         r  led_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.377ns (80.572%)  route 0.332ns (19.428%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE                         0.000     0.000 r  led_reg[1]_lopt_replica/C
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.332     0.473    led_reg[1]_lopt_replica_1
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.709 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.709    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.784ns  (logic 1.362ns (76.362%)  route 0.422ns (23.638%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE                         0.000     0.000 r  led_reg[0]_lopt_replica/C
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.422     0.563    led_reg[0]_lopt_replica_1
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.784 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.784    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.394ns (74.791%)  route 0.470ns (25.209%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE                         0.000     0.000 r  led_reg[2]_lopt_replica/C
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.470     0.611    led_reg[2]_lopt_replica_1
    J13                  OBUF (Prop_obuf_I_O)         1.253     1.864 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.864    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.011ns  (logic 1.433ns (71.260%)  route 0.578ns (28.740%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE                         0.000     0.000 r  led_reg[3]/C
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  led_reg[3]/Q
                         net (fo=1, routed)           0.578     0.706    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.305     2.011 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.011    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





