Timing Analyzer report for Microcomputer
Sat Jun 05 06:35:10 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'cpuClock'
 14. Slow 1200mV 85C Model Setup: 'T80s:cpu1|IORQ_n'
 15. Slow 1200mV 85C Model Setup: 'BRG:brg2|baud_clk'
 16. Slow 1200mV 85C Model Setup: 'BRG:brg1|baud_clk'
 17. Slow 1200mV 85C Model Setup: 'BRG:brg4|baud_clk'
 18. Slow 1200mV 85C Model Setup: 'BRG:brg3|baud_clk'
 19. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Hold: 'T80s:cpu1|IORQ_n'
 21. Slow 1200mV 85C Model Hold: 'BRG:brg3|baud_clk'
 22. Slow 1200mV 85C Model Hold: 'BRG:brg2|baud_clk'
 23. Slow 1200mV 85C Model Hold: 'BRG:brg4|baud_clk'
 24. Slow 1200mV 85C Model Hold: 'BRG:brg1|baud_clk'
 25. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 26. Slow 1200mV 85C Model Hold: 'cpuClock'
 27. Slow 1200mV 85C Model Recovery: 'BRG:brg1|baud_clk'
 28. Slow 1200mV 85C Model Recovery: 'BRG:brg2|baud_clk'
 29. Slow 1200mV 85C Model Recovery: 'BRG:brg3|baud_clk'
 30. Slow 1200mV 85C Model Recovery: 'BRG:brg4|baud_clk'
 31. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 32. Slow 1200mV 85C Model Removal: 'BRG:brg2|baud_clk'
 33. Slow 1200mV 85C Model Removal: 'BRG:brg4|baud_clk'
 34. Slow 1200mV 85C Model Removal: 'BRG:brg1|baud_clk'
 35. Slow 1200mV 85C Model Removal: 'BRG:brg3|baud_clk'
 36. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 37. Slow 1200mV 85C Model Metastability Summary
 38. Slow 1200mV 0C Model Fmax Summary
 39. Slow 1200mV 0C Model Setup Summary
 40. Slow 1200mV 0C Model Hold Summary
 41. Slow 1200mV 0C Model Recovery Summary
 42. Slow 1200mV 0C Model Removal Summary
 43. Slow 1200mV 0C Model Minimum Pulse Width Summary
 44. Slow 1200mV 0C Model Setup: 'cpuClock'
 45. Slow 1200mV 0C Model Setup: 'T80s:cpu1|IORQ_n'
 46. Slow 1200mV 0C Model Setup: 'BRG:brg2|baud_clk'
 47. Slow 1200mV 0C Model Setup: 'BRG:brg1|baud_clk'
 48. Slow 1200mV 0C Model Setup: 'BRG:brg4|baud_clk'
 49. Slow 1200mV 0C Model Setup: 'BRG:brg3|baud_clk'
 50. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 51. Slow 1200mV 0C Model Hold: 'T80s:cpu1|IORQ_n'
 52. Slow 1200mV 0C Model Hold: 'BRG:brg3|baud_clk'
 53. Slow 1200mV 0C Model Hold: 'BRG:brg2|baud_clk'
 54. Slow 1200mV 0C Model Hold: 'cpuClock'
 55. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 56. Slow 1200mV 0C Model Hold: 'BRG:brg1|baud_clk'
 57. Slow 1200mV 0C Model Hold: 'BRG:brg4|baud_clk'
 58. Slow 1200mV 0C Model Recovery: 'BRG:brg1|baud_clk'
 59. Slow 1200mV 0C Model Recovery: 'BRG:brg2|baud_clk'
 60. Slow 1200mV 0C Model Recovery: 'BRG:brg4|baud_clk'
 61. Slow 1200mV 0C Model Recovery: 'BRG:brg3|baud_clk'
 62. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 63. Slow 1200mV 0C Model Removal: 'BRG:brg2|baud_clk'
 64. Slow 1200mV 0C Model Removal: 'BRG:brg4|baud_clk'
 65. Slow 1200mV 0C Model Removal: 'BRG:brg1|baud_clk'
 66. Slow 1200mV 0C Model Removal: 'BRG:brg3|baud_clk'
 67. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 68. Slow 1200mV 0C Model Metastability Summary
 69. Fast 1200mV 0C Model Setup Summary
 70. Fast 1200mV 0C Model Hold Summary
 71. Fast 1200mV 0C Model Recovery Summary
 72. Fast 1200mV 0C Model Removal Summary
 73. Fast 1200mV 0C Model Minimum Pulse Width Summary
 74. Fast 1200mV 0C Model Setup: 'cpuClock'
 75. Fast 1200mV 0C Model Setup: 'T80s:cpu1|IORQ_n'
 76. Fast 1200mV 0C Model Setup: 'BRG:brg2|baud_clk'
 77. Fast 1200mV 0C Model Setup: 'BRG:brg1|baud_clk'
 78. Fast 1200mV 0C Model Setup: 'BRG:brg4|baud_clk'
 79. Fast 1200mV 0C Model Setup: 'BRG:brg3|baud_clk'
 80. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 81. Fast 1200mV 0C Model Hold: 'T80s:cpu1|IORQ_n'
 82. Fast 1200mV 0C Model Hold: 'BRG:brg1|baud_clk'
 83. Fast 1200mV 0C Model Hold: 'BRG:brg3|baud_clk'
 84. Fast 1200mV 0C Model Hold: 'BRG:brg2|baud_clk'
 85. Fast 1200mV 0C Model Hold: 'BRG:brg4|baud_clk'
 86. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 87. Fast 1200mV 0C Model Hold: 'cpuClock'
 88. Fast 1200mV 0C Model Recovery: 'BRG:brg2|baud_clk'
 89. Fast 1200mV 0C Model Recovery: 'BRG:brg4|baud_clk'
 90. Fast 1200mV 0C Model Recovery: 'BRG:brg3|baud_clk'
 91. Fast 1200mV 0C Model Recovery: 'BRG:brg1|baud_clk'
 92. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 93. Fast 1200mV 0C Model Removal: 'BRG:brg2|baud_clk'
 94. Fast 1200mV 0C Model Removal: 'BRG:brg4|baud_clk'
 95. Fast 1200mV 0C Model Removal: 'BRG:brg1|baud_clk'
 96. Fast 1200mV 0C Model Removal: 'BRG:brg3|baud_clk'
 97. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 98. Fast 1200mV 0C Model Metastability Summary
 99. Multicorner Timing Analysis Summary
100. Board Trace Model Assignments
101. Input Transition Times
102. Signal Integrity Metrics (Slow 1200mv 0c Model)
103. Signal Integrity Metrics (Slow 1200mv 85c Model)
104. Signal Integrity Metrics (Fast 1200mv 0c Model)
105. Setup Transfers
106. Hold Transfers
107. Recovery Transfers
108. Removal Transfers
109. Report TCCS
110. Report RSKM
111. Unconstrained Paths Summary
112. Clock Status Summary
113. Unconstrained Input Ports
114. Unconstrained Output Ports
115. Unconstrained Input Ports
116. Unconstrained Output Ports
117. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Microcomputer                                       ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE15F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.26        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.6%      ;
;     Processor 3            ;   7.8%      ;
;     Processor 4            ;   6.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; Microcomputer.sdc ; OK     ; Sat Jun 05 06:35:04 2021 ;
+-------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                     ;
+---------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; BRG:brg1|baud_clk   ; Base ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { BRG:brg1|baud_clk }   ;
; BRG:brg2|baud_clk   ; Base ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { BRG:brg2|baud_clk }   ;
; BRG:brg3|baud_clk   ; Base ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { BRG:brg3|baud_clk }   ;
; BRG:brg4|baud_clk   ; Base ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { BRG:brg4|baud_clk }   ;
; cpuClock            ; Base ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { cpuClock }            ;
; T80s:cpu1|IORQ_n    ; Base ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { T80s:cpu1|IORQ_n }    ;
+---------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                  ;
+------------+-----------------+---------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note                                           ;
+------------+-----------------+---------------------+------------------------------------------------+
; 65.61 MHz  ; 65.61 MHz       ; cpuClock            ;                                                ;
; 115.93 MHz ; 115.93 MHz      ; altera_reserved_tck ;                                                ;
; 120.13 MHz ; 120.13 MHz      ; T80s:cpu1|IORQ_n    ;                                                ;
; 188.04 MHz ; 188.04 MHz      ; BRG:brg1|baud_clk   ;                                                ;
; 211.73 MHz ; 211.73 MHz      ; BRG:brg3|baud_clk   ;                                                ;
; 217.91 MHz ; 217.91 MHz      ; BRG:brg4|baud_clk   ;                                                ;
; 239.92 MHz ; 238.04 MHz      ; BRG:brg2|baud_clk   ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary           ;
+---------------------+---------+---------------+
; Clock               ; Slack   ; End Point TNS ;
+---------------------+---------+---------------+
; cpuClock            ; -14.242 ; -3773.491     ;
; T80s:cpu1|IORQ_n    ; -6.712  ; -546.399      ;
; BRG:brg2|baud_clk   ; -5.708  ; -222.933      ;
; BRG:brg1|baud_clk   ; -5.460  ; -217.738      ;
; BRG:brg4|baud_clk   ; -5.206  ; -221.793      ;
; BRG:brg3|baud_clk   ; -5.059  ; -216.210      ;
; altera_reserved_tck ; 45.687  ; 0.000         ;
+---------------------+---------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Hold Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; T80s:cpu1|IORQ_n    ; -0.876 ; -24.617       ;
; BRG:brg3|baud_clk   ; 0.394  ; 0.000         ;
; BRG:brg2|baud_clk   ; 0.397  ; 0.000         ;
; BRG:brg4|baud_clk   ; 0.448  ; 0.000         ;
; BRG:brg1|baud_clk   ; 0.455  ; 0.000         ;
; altera_reserved_tck ; 0.456  ; 0.000         ;
; cpuClock            ; 0.456  ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; BRG:brg1|baud_clk   ; -4.720 ; -124.880      ;
; BRG:brg2|baud_clk   ; -4.641 ; -120.682      ;
; BRG:brg3|baud_clk   ; -4.499 ; -119.005      ;
; BRG:brg4|baud_clk   ; -4.499 ; -118.973      ;
; altera_reserved_tck ; 96.599 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; BRG:brg2|baud_clk   ; 0.805 ; 0.000         ;
; BRG:brg4|baud_clk   ; 0.993 ; 0.000         ;
; BRG:brg1|baud_clk   ; 1.066 ; 0.000         ;
; BRG:brg3|baud_clk   ; 1.130 ; 0.000         ;
; altera_reserved_tck ; 1.329 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; T80s:cpu1|IORQ_n    ; -3.201 ; -610.817           ;
; BRG:brg1|baud_clk   ; -3.201 ; -83.953            ;
; BRG:brg2|baud_clk   ; -3.201 ; -83.953            ;
; BRG:brg3|baud_clk   ; -3.201 ; -83.953            ;
; BRG:brg4|baud_clk   ; -3.201 ; -83.953            ;
; cpuClock            ; -1.487 ; -524.911           ;
; altera_reserved_tck ; 49.417 ; 0.000              ;
+---------------------+--------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cpuClock'                                                                                                                ;
+---------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                  ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -14.242 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.386      ; 15.629     ;
; -14.185 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|IncDecZ                  ; cpuClock     ; cpuClock    ; 1.000        ; 0.355      ; 15.541     ;
; -14.179 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.404      ; 15.584     ;
; -14.140 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.400      ; 15.541     ;
; -14.110 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.394      ; 15.505     ;
; -14.067 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.386      ; 15.454     ;
; -14.065 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.400      ; 15.466     ;
; -14.063 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.362      ; 15.426     ;
; -14.041 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.366      ; 15.408     ;
; -14.034 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.392      ; 15.427     ;
; -14.027 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.366      ; 15.394     ;
; -14.027 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.386      ; 15.414     ;
; -14.026 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.426      ; 15.453     ;
; -13.997 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.380      ; 15.378     ;
; -13.997 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.385      ; 15.383     ;
; -13.984 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.409      ; 15.394     ;
; -13.980 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.372      ; 15.353     ;
; -13.980 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.404      ; 15.385     ;
; -13.971 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.366      ; 15.338     ;
; -13.970 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|IncDecZ                  ; cpuClock     ; cpuClock    ; 1.000        ; 0.355      ; 15.326     ;
; -13.964 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.404      ; 15.369     ;
; -13.961 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.436      ; 15.398     ;
; -13.947 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.404      ; 15.352     ;
; -13.942 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.411      ; 15.354     ;
; -13.942 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.357      ; 15.300     ;
; -13.940 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.444      ; 15.385     ;
; -13.940 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|IncDecZ                  ; cpuClock     ; cpuClock    ; 1.000        ; 0.354      ; 15.295     ;
; -13.934 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.403      ; 15.338     ;
; -13.933 ; T80s:cpu1|T80:u0|IR[3]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.385      ; 15.319     ;
; -13.932 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.409      ; 15.342     ;
; -13.930 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; cpuClock     ; cpuClock    ; 1.000        ; 0.361      ; 15.292     ;
; -13.928 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.362      ; 15.291     ;
; -13.927 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.366      ; 15.294     ;
; -13.925 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.400      ; 15.326     ;
; -13.908 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|A[6]                     ; cpuClock     ; cpuClock    ; 1.000        ; -2.485     ; 12.424     ;
; -13.907 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.444      ; 15.352     ;
; -13.907 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|A[7]                     ; cpuClock     ; cpuClock    ; 1.000        ; -2.485     ; 12.423     ;
; -13.905 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|A[5]                     ; cpuClock     ; cpuClock    ; 1.000        ; -2.485     ; 12.421     ;
; -13.899 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.400      ; 15.300     ;
; -13.895 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.394      ; 15.290     ;
; -13.895 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.399      ; 15.295     ;
; -13.893 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][2] ; cpuClock     ; cpuClock    ; 1.000        ; 0.400      ; 15.294     ;
; -13.884 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.409      ; 15.294     ;
; -13.876 ; T80s:cpu1|T80:u0|IR[3]     ; T80s:cpu1|T80:u0|IncDecZ                  ; cpuClock     ; cpuClock    ; 1.000        ; 0.354      ; 15.231     ;
; -13.870 ; T80s:cpu1|T80:u0|IR[3]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.403      ; 15.274     ;
; -13.869 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.386      ; 15.256     ;
; -13.865 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.393      ; 15.259     ;
; -13.856 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.354      ; 15.211     ;
; -13.856 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.386      ; 15.243     ;
; -13.852 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.386      ; 15.239     ;
; -13.850 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.400      ; 15.251     ;
; -13.848 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.362      ; 15.211     ;
; -13.841 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][6] ; cpuClock     ; cpuClock    ; 1.000        ; 0.395      ; 15.237     ;
; -13.831 ; T80s:cpu1|T80:u0|IR[3]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.399      ; 15.231     ;
; -13.829 ; T80s:cpu1|T80:u0|MCycle[2] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.385      ; 15.215     ;
; -13.826 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.353      ; 15.180     ;
; -13.826 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.366      ; 15.193     ;
; -13.822 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.409      ; 15.232     ;
; -13.822 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.385      ; 15.208     ;
; -13.820 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.399      ; 15.220     ;
; -13.819 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.392      ; 15.212     ;
; -13.818 ; T80s:cpu1|T80:u0|IR[0]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.385      ; 15.204     ;
; -13.818 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.361      ; 15.180     ;
; -13.812 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|IncDecZ                  ; cpuClock     ; cpuClock    ; 1.000        ; 0.355      ; 15.168     ;
; -13.812 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.366      ; 15.179     ;
; -13.811 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.426      ; 15.238     ;
; -13.806 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.404      ; 15.211     ;
; -13.803 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.392      ; 15.196     ;
; -13.801 ; T80s:cpu1|T80:u0|IR[3]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.393      ; 15.195     ;
; -13.800 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.369      ; 15.170     ;
; -13.799 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|IncDecZ                  ; cpuClock     ; cpuClock    ; 1.000        ; 0.355      ; 15.155     ;
; -13.796 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.365      ; 15.162     ;
; -13.793 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.369      ; 15.163     ;
; -13.793 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.404      ; 15.198     ;
; -13.789 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.391      ; 15.181     ;
; -13.782 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.380      ; 15.163     ;
; -13.782 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.365      ; 15.148     ;
; -13.781 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.425      ; 15.207     ;
; -13.780 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][6] ; cpuClock     ; cpuClock    ; 1.000        ; 0.353      ; 15.134     ;
; -13.772 ; T80s:cpu1|T80:u0|MCycle[2] ; T80s:cpu1|T80:u0|IncDecZ                  ; cpuClock     ; cpuClock    ; 1.000        ; 0.354      ; 15.127     ;
; -13.769 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.409      ; 15.179     ;
; -13.768 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.404      ; 15.173     ;
; -13.767 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][1] ; cpuClock     ; cpuClock    ; 1.000        ; 0.381      ; 15.149     ;
; -13.767 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.400      ; 15.168     ;
; -13.766 ; T80s:cpu1|T80:u0|MCycle[2] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.403      ; 15.170     ;
; -13.765 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.372      ; 15.138     ;
; -13.765 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.404      ; 15.170     ;
; -13.762 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.404      ; 15.167     ;
; -13.761 ; T80s:cpu1|T80:u0|IR[0]     ; T80s:cpu1|T80:u0|IncDecZ                  ; cpuClock     ; cpuClock    ; 1.000        ; 0.354      ; 15.116     ;
; -13.759 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.381      ; 15.141     ;
; -13.758 ; T80s:cpu1|T80:u0|IR[3]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.385      ; 15.144     ;
; -13.756 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.366      ; 15.123     ;
; -13.756 ; T80s:cpu1|T80:u0|IR[3]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.399      ; 15.156     ;
; -13.755 ; T80s:cpu1|T80:u0|IR[0]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.403      ; 15.159     ;
; -13.754 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.400      ; 15.155     ;
; -13.754 ; T80s:cpu1|T80:u0|IR[3]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.361      ; 15.116     ;
; -13.752 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.379      ; 15.132     ;
; -13.746 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.366      ; 15.113     ;
; -13.746 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.436      ; 15.183     ;
; -13.745 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.409      ; 15.155     ;
+---------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'T80s:cpu1|IORQ_n'                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -6.712 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.273     ; 6.440      ;
; -6.643 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.399     ; 6.245      ;
; -6.353 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.894     ; 6.460      ;
; -6.217 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[2]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.412     ; 5.806      ;
; -6.105 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.756     ; 6.397      ;
; -6.074 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[5]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.311     ; 5.764      ;
; -6.031 ; bufferedUART:io4|rxReadPointer[1]                                                                         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.756     ; 6.323      ;
; -5.881 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[2]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.312     ; 5.570      ;
; -5.840 ; bufferedUART:io3|rxReadPointer[3]                                                                         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.636     ; 6.252      ;
; -5.832 ; bufferedUART:io3|rxReadPointer[3]                                                                         ; bufferedUART:io3|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.957     ; 5.876      ;
; -5.805 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.075     ; 5.731      ;
; -5.792 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[3]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.312     ; 5.481      ;
; -5.766 ; bufferedUART:io4|rxReadPointer[2]                                                                         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.756     ; 6.058      ;
; -5.750 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.078     ; 5.673      ;
; -5.747 ; bufferedUART:io4|rxReadPointer[1]                                                                         ; bufferedUART:io4|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.666      ;
; -5.747 ; bufferedUART:io4|rxReadPointer[1]                                                                         ; bufferedUART:io4|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.666      ;
; -5.743 ; bufferedUART:io3|rxReadPointer[3]                                                                         ; bufferedUART:io3|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.957     ; 5.787      ;
; -5.741 ; bufferedUART:io4|rxReadPointer[1]                                                                         ; bufferedUART:io4|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.660      ;
; -5.740 ; bufferedUART:io3|rxReadPointer[3]                                                                         ; bufferedUART:io3|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.957     ; 5.784      ;
; -5.740 ; bufferedUART:io4|rxReadPointer[1]                                                                         ; bufferedUART:io4|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.659      ;
; -5.739 ; bufferedUART:io3|rxReadPointer[3]                                                                         ; bufferedUART:io3|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.957     ; 5.783      ;
; -5.739 ; bufferedUART:io3|rxReadPointer[3]                                                                         ; bufferedUART:io3|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.957     ; 5.783      ;
; -5.739 ; bufferedUART:io4|rxReadPointer[1]                                                                         ; bufferedUART:io4|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.658      ;
; -5.738 ; bufferedUART:io3|rxReadPointer[3]                                                                         ; bufferedUART:io3|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.957     ; 5.782      ;
; -5.738 ; bufferedUART:io4|rxReadPointer[1]                                                                         ; bufferedUART:io4|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.657      ;
; -5.730 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.649      ;
; -5.730 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.649      ;
; -5.728 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.756     ; 6.020      ;
; -5.727 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[4]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.270     ; 5.458      ;
; -5.727 ; bufferedUART:io4|rxReadPointer[1]                                                                         ; bufferedUART:io4|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.075     ; 5.653      ;
; -5.724 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.643      ;
; -5.723 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.642      ;
; -5.722 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.641      ;
; -5.721 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.640      ;
; -5.647 ; bufferedUART:io4|rxReadPointer[0]                                                                         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.756     ; 5.939      ;
; -5.579 ; bufferedUART:io3|rxReadPointer[3]                                                                         ; bufferedUART:io3|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.954     ; 5.626      ;
; -5.527 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.270     ; 5.258      ;
; -5.527 ; bufferedUART:io3|rxReadPointer[2]                                                                         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.636     ; 5.939      ;
; -5.519 ; bufferedUART:io3|rxReadPointer[2]                                                                         ; bufferedUART:io3|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.957     ; 5.563      ;
; -5.478 ; bufferedUART:io3|rxReadPointer[2]                                                                         ; bufferedUART:io3|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.957     ; 5.522      ;
; -5.475 ; bufferedUART:io3|rxReadPointer[2]                                                                         ; bufferedUART:io3|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.957     ; 5.519      ;
; -5.474 ; bufferedUART:io3|rxReadPointer[2]                                                                         ; bufferedUART:io3|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.957     ; 5.518      ;
; -5.474 ; bufferedUART:io3|rxReadPointer[2]                                                                         ; bufferedUART:io3|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.957     ; 5.518      ;
; -5.473 ; bufferedUART:io3|rxReadPointer[2]                                                                         ; bufferedUART:io3|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.957     ; 5.517      ;
; -5.472 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.391      ;
; -5.472 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.391      ;
; -5.470 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[3]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.392     ; 5.079      ;
; -5.466 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.385      ;
; -5.465 ; bufferedUART:io3|rxReadPointer[3]                                                                         ; bufferedUART:io3|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.957     ; 5.509      ;
; -5.465 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.384      ;
; -5.464 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.383      ;
; -5.463 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.382      ;
; -5.461 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[1]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.272     ; 5.190      ;
; -5.461 ; bufferedUART:io4|rxReadPointer[2]                                                                         ; bufferedUART:io4|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.075     ; 5.387      ;
; -5.433 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[6]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.392     ; 5.042      ;
; -5.422 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[4]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.396     ; 5.027      ;
; -5.420 ; bufferedUART:io4|rxReadPointer[0]                                                                         ; bufferedUART:io4|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.339      ;
; -5.420 ; bufferedUART:io4|rxReadPointer[0]                                                                         ; bufferedUART:io4|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.339      ;
; -5.414 ; bufferedUART:io4|rxReadPointer[0]                                                                         ; bufferedUART:io4|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.333      ;
; -5.413 ; bufferedUART:io4|rxReadPointer[0]                                                                         ; bufferedUART:io4|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.332      ;
; -5.412 ; bufferedUART:io4|rxReadPointer[0]                                                                         ; bufferedUART:io4|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.331      ;
; -5.411 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[1]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.397     ; 5.015      ;
; -5.411 ; bufferedUART:io4|rxReadPointer[0]                                                                         ; bufferedUART:io4|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.330      ;
; -5.406 ; bufferedUART:io4|rxReadPointer[2]                                                                         ; bufferedUART:io4|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.078     ; 5.329      ;
; -5.403 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.756     ; 5.695      ;
; -5.400 ; bufferedUART:io4|rxReadPointer[0]                                                                         ; bufferedUART:io4|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.075     ; 5.326      ;
; -5.394 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[2]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.392     ; 5.003      ;
; -5.386 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[3]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.397     ; 4.990      ;
; -5.386 ; bufferedUART:io4|rxReadPointer[2]                                                                         ; bufferedUART:io4|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.305      ;
; -5.386 ; bufferedUART:io4|rxReadPointer[2]                                                                         ; bufferedUART:io4|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.305      ;
; -5.380 ; bufferedUART:io4|rxReadPointer[2]                                                                         ; bufferedUART:io4|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.299      ;
; -5.379 ; bufferedUART:io4|rxReadPointer[2]                                                                         ; bufferedUART:io4|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.298      ;
; -5.378 ; bufferedUART:io4|rxReadPointer[2]                                                                         ; bufferedUART:io4|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.297      ;
; -5.377 ; bufferedUART:io4|rxReadPointer[2]                                                                         ; bufferedUART:io4|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.296      ;
; -5.374 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[6]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.396     ; 4.979      ;
; -5.373 ; bufferedUART:io4|rxReadPointer[1]                                                                         ; bufferedUART:io4|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.078     ; 5.296      ;
; -5.368 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[6]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.270     ; 5.099      ;
; -5.367 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[5]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.392     ; 4.976      ;
; -5.353 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[4]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.392     ; 4.962      ;
; -5.322 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.396     ; 4.927      ;
; -5.314 ; bufferedUART:io3|rxReadPointer[2]                                                                         ; bufferedUART:io3|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.954     ; 5.361      ;
; -5.248 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.078     ; 5.171      ;
; -5.205 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.124      ;
; -5.205 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.124      ;
; -5.204 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.075     ; 5.130      ;
; -5.200 ; bufferedUART:io3|rxReadPointer[2]                                                                         ; bufferedUART:io3|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.957     ; 5.244      ;
; -5.199 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.118      ;
; -5.198 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.117      ;
; -5.197 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.116      ;
; -5.196 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.082     ; 5.115      ;
; -5.184 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.396     ; 4.789      ;
; -5.142 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.890     ; 5.253      ;
; -5.013 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[1]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.396     ; 4.618      ;
; -5.012 ; bufferedUART:io4|rxReadPointer[0]                                                                         ; bufferedUART:io4|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.078     ; 4.935      ;
; -4.981 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.078     ; 4.904      ;
; -4.945 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.636     ; 5.357      ;
; -4.940 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[2]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.891     ; 5.050      ;
; -4.939 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.957     ; 4.983      ;
; -4.937 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.075     ; 4.863      ;
; -4.936 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.957     ; 4.980      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'BRG:brg2|baud_clk'                                                                                                                                                                                    ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                   ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; -5.708 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.011     ; 5.245      ;
; -5.708 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.005     ; 5.251      ;
; -5.708 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.011     ; 5.245      ;
; -5.632 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.415     ; 4.718      ;
; -5.632 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.415     ; 4.718      ;
; -5.632 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.415     ; 4.718      ;
; -5.632 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.415     ; 4.718      ;
; -5.502 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.010     ; 5.040      ;
; -5.502 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.004     ; 5.046      ;
; -5.502 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.010     ; 5.040      ;
; -5.426 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.414     ; 4.513      ;
; -5.426 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.414     ; 4.513      ;
; -5.426 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.414     ; 4.513      ;
; -5.426 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.414     ; 4.513      ;
; -5.344 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.416     ; 4.429      ;
; -5.344 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.416     ; 4.429      ;
; -5.344 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.416     ; 4.429      ;
; -5.344 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.416     ; 4.429      ;
; -5.303 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.419     ; 4.385      ;
; -5.303 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.419     ; 4.385      ;
; -5.303 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.419     ; 4.385      ;
; -5.303 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.419     ; 4.385      ;
; -5.303 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.419     ; 4.385      ;
; -5.303 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.419     ; 4.385      ;
; -5.138 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.415     ; 4.224      ;
; -5.138 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.415     ; 4.224      ;
; -5.138 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.415     ; 4.224      ;
; -5.138 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.415     ; 4.224      ;
; -5.097 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.418     ; 4.180      ;
; -5.097 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.418     ; 4.180      ;
; -5.097 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.418     ; 4.180      ;
; -5.097 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.418     ; 4.180      ;
; -5.097 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.418     ; 4.180      ;
; -5.097 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.418     ; 4.180      ;
; -4.820 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.388      ; 6.756      ;
; -4.820 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.394      ; 6.762      ;
; -4.820 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.388      ; 6.756      ;
; -4.817 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[0]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.522     ; 3.296      ;
; -4.817 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[1]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.522     ; 3.296      ;
; -4.817 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[2]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.522     ; 3.296      ;
; -4.817 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[3]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.522     ; 3.296      ;
; -4.817 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[4]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.522     ; 3.296      ;
; -4.817 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[5]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.522     ; 3.296      ;
; -4.817 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[6]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.522     ; 3.296      ;
; -4.769 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.388      ; 6.705      ;
; -4.769 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.394      ; 6.711      ;
; -4.769 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.388      ; 6.705      ;
; -4.745 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.984      ; 6.230      ;
; -4.745 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.984      ; 6.230      ;
; -4.745 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.984      ; 6.230      ;
; -4.745 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.984      ; 6.230      ;
; -4.710 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txState.idle                                                                             ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.518     ; 3.193      ;
; -4.694 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.984      ; 6.179      ;
; -4.694 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.984      ; 6.179      ;
; -4.694 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.984      ; 6.179      ;
; -4.694 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.984      ; 6.179      ;
; -4.551 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[7]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.523     ; 3.029      ;
; -4.510 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.448      ; 6.506      ;
; -4.510 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.454      ; 6.512      ;
; -4.510 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.448      ; 6.506      ;
; -4.500 ; T80s:cpu1|T80:u0|A[7]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.388      ; 6.436      ;
; -4.500 ; T80s:cpu1|T80:u0|A[7]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.394      ; 6.442      ;
; -4.500 ; T80s:cpu1|T80:u0|A[7]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.388      ; 6.436      ;
; -4.457 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.941      ;
; -4.457 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.941      ;
; -4.457 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.941      ;
; -4.457 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.941      ;
; -4.435 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io5|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.044      ; 5.980      ;
; -4.435 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.044      ; 5.980      ;
; -4.435 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.044      ; 5.980      ;
; -4.435 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.044      ; 5.980      ;
; -4.425 ; T80s:cpu1|T80:u0|A[7]          ; bufferedUART:io5|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.984      ; 5.910      ;
; -4.425 ; T80s:cpu1|T80:u0|A[7]          ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.984      ; 5.910      ;
; -4.425 ; T80s:cpu1|T80:u0|A[7]          ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.984      ; 5.910      ;
; -4.425 ; T80s:cpu1|T80:u0|A[7]          ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.984      ; 5.910      ;
; -4.415 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txClockCount[0]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.522     ; 2.894      ;
; -4.415 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txClockCount[1]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.522     ; 2.894      ;
; -4.415 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txClockCount[3]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.522     ; 2.894      ;
; -4.415 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txClockCount[4]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.522     ; 2.894      ;
; -4.415 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txClockCount[5]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.522     ; 2.894      ;
; -4.415 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txClockCount[2]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.522     ; 2.894      ;
; -4.415 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.980      ; 5.896      ;
; -4.415 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.980      ; 5.896      ;
; -4.415 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.980      ; 5.896      ;
; -4.415 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.980      ; 5.896      ;
; -4.415 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.980      ; 5.896      ;
; -4.415 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.980      ; 5.896      ;
; -4.408 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|txBuffer[7]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.415     ; 3.494      ;
; -4.406 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.890      ;
; -4.406 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.890      ;
; -4.406 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.890      ;
; -4.406 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.890      ;
; -4.389 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|txd                                                                                      ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.414     ; 3.476      ;
; -4.364 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.980      ; 5.845      ;
; -4.364 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.980      ; 5.845      ;
; -4.364 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.980      ; 5.845      ;
; -4.364 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.980      ; 5.845      ;
; -4.364 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.980      ; 5.845      ;
; -4.364 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.980      ; 5.845      ;
; -4.356 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|txBuffer[7]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.840      ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'BRG:brg1|baud_clk'                                                                                                                                                                                    ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                   ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; -5.460 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.573     ; 5.435      ;
; -5.460 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.567     ; 5.441      ;
; -5.460 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.573     ; 5.435      ;
; -5.351 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.988     ; 4.864      ;
; -5.351 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.988     ; 4.864      ;
; -5.351 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.988     ; 4.864      ;
; -5.351 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.988     ; 4.864      ;
; -5.351 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.988     ; 4.864      ;
; -5.351 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.988     ; 4.864      ;
; -5.351 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.988     ; 4.864      ;
; -5.271 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.572     ; 5.247      ;
; -5.271 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.572     ; 5.247      ;
; -5.270 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.566     ; 5.252      ;
; -5.167 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.987     ; 4.681      ;
; -5.167 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.987     ; 4.681      ;
; -5.167 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.987     ; 4.681      ;
; -5.167 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.987     ; 4.681      ;
; -5.167 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.987     ; 4.681      ;
; -5.167 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.987     ; 4.681      ;
; -5.167 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.987     ; 4.681      ;
; -5.143 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.969     ; 4.675      ;
; -5.143 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.969     ; 4.675      ;
; -5.143 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.969     ; 4.675      ;
; -5.143 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.969     ; 4.675      ;
; -5.143 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.969     ; 4.675      ;
; -5.143 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.969     ; 4.675      ;
; -5.040 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.970     ; 4.571      ;
; -5.040 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.970     ; 4.571      ;
; -5.040 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.970     ; 4.571      ;
; -5.040 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.970     ; 4.571      ;
; -5.040 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.970     ; 4.571      ;
; -5.040 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.970     ; 4.571      ;
; -5.040 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.970     ; 4.571      ;
; -5.040 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.970     ; 4.571      ;
; -4.942 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[0]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -1.799     ; 4.144      ;
; -4.942 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[1]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -1.799     ; 4.144      ;
; -4.942 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[2]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -1.799     ; 4.144      ;
; -4.942 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[3]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -1.799     ; 4.144      ;
; -4.942 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[4]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -1.799     ; 4.144      ;
; -4.942 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[5]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -1.799     ; 4.144      ;
; -4.942 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[6]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -1.799     ; 4.144      ;
; -4.937 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.968     ; 4.470      ;
; -4.937 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.968     ; 4.470      ;
; -4.937 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.968     ; 4.470      ;
; -4.937 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.968     ; 4.470      ;
; -4.937 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.968     ; 4.470      ;
; -4.937 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.968     ; 4.470      ;
; -4.907 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.826      ; 7.281      ;
; -4.907 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.832      ; 7.287      ;
; -4.907 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.826      ; 7.281      ;
; -4.856 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.826      ; 7.230      ;
; -4.856 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.832      ; 7.236      ;
; -4.856 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.826      ; 7.230      ;
; -4.834 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.969     ; 4.366      ;
; -4.834 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.969     ; 4.366      ;
; -4.834 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.969     ; 4.366      ;
; -4.834 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.969     ; 4.366      ;
; -4.834 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.969     ; 4.366      ;
; -4.834 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.969     ; 4.366      ;
; -4.834 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.969     ; 4.366      ;
; -4.834 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.969     ; 4.366      ;
; -4.590 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.430      ; 6.521      ;
; -4.590 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.430      ; 6.521      ;
; -4.590 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.430      ; 6.521      ;
; -4.590 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.430      ; 6.521      ;
; -4.590 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.430      ; 6.521      ;
; -4.590 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.430      ; 6.521      ;
; -4.587 ; T80s:cpu1|T80:u0|A[7]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.826      ; 6.961      ;
; -4.587 ; T80s:cpu1|T80:u0|A[7]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.832      ; 6.967      ;
; -4.587 ; T80s:cpu1|T80:u0|A[7]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.826      ; 6.961      ;
; -4.539 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.430      ; 6.470      ;
; -4.539 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.430      ; 6.470      ;
; -4.539 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.430      ; 6.470      ;
; -4.539 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.430      ; 6.470      ;
; -4.539 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.430      ; 6.470      ;
; -4.539 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.430      ; 6.470      ;
; -4.478 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.411      ; 6.390      ;
; -4.478 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.411      ; 6.390      ;
; -4.478 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.411      ; 6.390      ;
; -4.478 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.411      ; 6.390      ;
; -4.478 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.411      ; 6.390      ;
; -4.478 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.411      ; 6.390      ;
; -4.478 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.411      ; 6.390      ;
; -4.445 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.886      ; 6.879      ;
; -4.445 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.892      ; 6.885      ;
; -4.445 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.886      ; 6.879      ;
; -4.431 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.886      ; 6.865      ;
; -4.431 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.892      ; 6.871      ;
; -4.431 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.886      ; 6.865      ;
; -4.427 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.411      ; 6.339      ;
; -4.427 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.411      ; 6.339      ;
; -4.427 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.411      ; 6.339      ;
; -4.427 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.411      ; 6.339      ;
; -4.427 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.411      ; 6.339      ;
; -4.427 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.411      ; 6.339      ;
; -4.427 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.411      ; 6.339      ;
; -4.357 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.287      ;
; -4.357 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.287      ;
; -4.357 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.287      ;
; -4.357 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.287      ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'BRG:brg4|baud_clk'                                                                                                                                                                                    ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                   ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; -5.206 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txBuffer[0]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.994     ; 3.213      ;
; -5.206 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txBuffer[1]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.994     ; 3.213      ;
; -5.206 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txBuffer[2]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.994     ; 3.213      ;
; -5.206 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txBuffer[3]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.994     ; 3.213      ;
; -5.206 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txBuffer[4]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.994     ; 3.213      ;
; -5.206 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txBuffer[5]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.994     ; 3.213      ;
; -5.206 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txBuffer[6]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.994     ; 3.213      ;
; -5.190 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.975     ; 4.763      ;
; -5.190 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.969     ; 4.769      ;
; -5.190 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.975     ; 4.763      ;
; -5.000 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.383     ; 4.118      ;
; -5.000 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.383     ; 4.118      ;
; -5.000 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.383     ; 4.118      ;
; -5.000 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.383     ; 4.118      ;
; -5.000 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.383     ; 4.118      ;
; -5.000 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.383     ; 4.118      ;
; -4.984 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.974     ; 4.558      ;
; -4.984 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.968     ; 4.564      ;
; -4.984 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.974     ; 4.558      ;
; -4.864 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.386     ; 3.979      ;
; -4.864 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.386     ; 3.979      ;
; -4.864 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.386     ; 3.979      ;
; -4.864 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.386     ; 3.979      ;
; -4.864 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.386     ; 3.979      ;
; -4.864 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.386     ; 3.979      ;
; -4.864 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.386     ; 3.979      ;
; -4.796 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.385     ; 3.912      ;
; -4.796 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.385     ; 3.912      ;
; -4.796 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.385     ; 3.912      ;
; -4.796 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.385     ; 3.912      ;
; -4.796 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.385     ; 3.912      ;
; -4.796 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.385     ; 3.912      ;
; -4.796 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.385     ; 3.912      ;
; -4.796 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.385     ; 3.912      ;
; -4.794 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.382     ; 3.913      ;
; -4.794 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.382     ; 3.913      ;
; -4.794 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.382     ; 3.913      ;
; -4.794 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.382     ; 3.913      ;
; -4.794 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.382     ; 3.913      ;
; -4.794 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.382     ; 3.913      ;
; -4.687 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.385     ; 3.803      ;
; -4.687 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.385     ; 3.803      ;
; -4.687 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.385     ; 3.803      ;
; -4.687 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.385     ; 3.803      ;
; -4.687 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.385     ; 3.803      ;
; -4.687 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.385     ; 3.803      ;
; -4.687 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.385     ; 3.803      ;
; -4.602 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.384     ; 3.719      ;
; -4.602 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.384     ; 3.719      ;
; -4.602 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.384     ; 3.719      ;
; -4.602 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.384     ; 3.719      ;
; -4.602 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.384     ; 3.719      ;
; -4.602 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.384     ; 3.719      ;
; -4.602 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.384     ; 3.719      ;
; -4.602 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.384     ; 3.719      ;
; -4.584 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txClockCount[0]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.995     ; 2.590      ;
; -4.584 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txClockCount[1]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.995     ; 2.590      ;
; -4.584 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txClockCount[2]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.995     ; 2.590      ;
; -4.584 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txClockCount[3]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.995     ; 2.590      ;
; -4.584 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txClockCount[4]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.995     ; 2.590      ;
; -4.584 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txClockCount[5]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.995     ; 2.590      ;
; -4.502 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txState.idle                                                                             ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.994     ; 2.509      ;
; -4.396 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txBitCount[1]                                                                            ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.994     ; 2.403      ;
; -4.369 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io4|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.074      ; 5.944      ;
; -4.369 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.074      ; 5.944      ;
; -4.369 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.074      ; 5.944      ;
; -4.369 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.074      ; 5.944      ;
; -4.369 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.074      ; 5.944      ;
; -4.369 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.074      ; 5.944      ;
; -4.369 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.074      ; 5.944      ;
; -4.369 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.074      ; 5.944      ;
; -4.322 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io4|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.074      ; 5.897      ;
; -4.322 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.074      ; 5.897      ;
; -4.322 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.074      ; 5.897      ;
; -4.322 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.074      ; 5.897      ;
; -4.322 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.074      ; 5.897      ;
; -4.322 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.074      ; 5.897      ;
; -4.322 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.074      ; 5.897      ;
; -4.322 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.074      ; 5.897      ;
; -4.239 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io4|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.074      ; 5.814      ;
; -4.239 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.074      ; 5.814      ;
; -4.239 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.074      ; 5.814      ;
; -4.239 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.074      ; 5.814      ;
; -4.239 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.074      ; 5.814      ;
; -4.239 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.074      ; 5.814      ;
; -4.239 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.074      ; 5.814      ;
; -4.239 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.074      ; 5.814      ;
; -4.238 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txBitCount[3]                                                                            ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.994     ; 2.245      ;
; -4.234 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txBitCount[2]                                                                            ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.994     ; 2.241      ;
; -4.233 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txBitCount[0]                                                                            ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.994     ; 2.240      ;
; -4.228 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.014      ; 5.743      ;
; -4.228 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.014      ; 5.743      ;
; -4.228 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.014      ; 5.743      ;
; -4.228 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.014      ; 5.743      ;
; -4.228 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.014      ; 5.743      ;
; -4.228 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.014      ; 5.743      ;
; -4.228 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.014      ; 5.743      ;
; -4.228 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.014      ; 5.743      ;
; -4.177 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io4|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.014      ; 5.692      ;
; -4.177 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.014      ; 5.692      ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'BRG:brg3|baud_clk'                                                                                                                                                                                    ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                   ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; -5.059 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txBuffer[0]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.748     ; 3.312      ;
; -5.059 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txBuffer[1]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.748     ; 3.312      ;
; -5.059 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txBuffer[2]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.748     ; 3.312      ;
; -5.059 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txBuffer[3]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.748     ; 3.312      ;
; -5.059 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txBuffer[4]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.748     ; 3.312      ;
; -5.059 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txBuffer[5]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.748     ; 3.312      ;
; -5.059 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txBuffer[6]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.748     ; 3.312      ;
; -5.020 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.841     ; 4.727      ;
; -5.020 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.835     ; 4.733      ;
; -5.020 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.841     ; 4.727      ;
; -4.824 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.246     ; 4.079      ;
; -4.824 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.246     ; 4.079      ;
; -4.824 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.246     ; 4.079      ;
; -4.824 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.246     ; 4.079      ;
; -4.824 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.246     ; 4.079      ;
; -4.824 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.246     ; 4.079      ;
; -4.824 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.246     ; 4.079      ;
; -4.824 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.246     ; 4.079      ;
; -4.814 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.840     ; 4.522      ;
; -4.814 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.834     ; 4.528      ;
; -4.814 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.840     ; 4.522      ;
; -4.618 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.245     ; 3.874      ;
; -4.618 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.245     ; 3.874      ;
; -4.618 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.245     ; 3.874      ;
; -4.618 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.245     ; 3.874      ;
; -4.618 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.245     ; 3.874      ;
; -4.618 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.245     ; 3.874      ;
; -4.618 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.245     ; 3.874      ;
; -4.618 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.245     ; 3.874      ;
; -4.600 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.252     ; 3.849      ;
; -4.600 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.252     ; 3.849      ;
; -4.600 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.252     ; 3.849      ;
; -4.600 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.252     ; 3.849      ;
; -4.600 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.252     ; 3.849      ;
; -4.600 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.252     ; 3.849      ;
; -4.600 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.252     ; 3.849      ;
; -4.574 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.250     ; 3.825      ;
; -4.574 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.250     ; 3.825      ;
; -4.574 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.250     ; 3.825      ;
; -4.574 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.250     ; 3.825      ;
; -4.574 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.250     ; 3.825      ;
; -4.574 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.250     ; 3.825      ;
; -4.487 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txClockCount[0]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.747     ; 2.741      ;
; -4.487 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txClockCount[1]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.747     ; 2.741      ;
; -4.487 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txClockCount[2]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.747     ; 2.741      ;
; -4.487 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txClockCount[4]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.747     ; 2.741      ;
; -4.487 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txClockCount[5]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.747     ; 2.741      ;
; -4.487 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txClockCount[3]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.747     ; 2.741      ;
; -4.423 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.251     ; 3.673      ;
; -4.423 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.251     ; 3.673      ;
; -4.423 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.251     ; 3.673      ;
; -4.423 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.251     ; 3.673      ;
; -4.423 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.251     ; 3.673      ;
; -4.423 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.251     ; 3.673      ;
; -4.423 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.251     ; 3.673      ;
; -4.400 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txState.idle                                                                             ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.748     ; 2.653      ;
; -4.368 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.249     ; 3.620      ;
; -4.368 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.249     ; 3.620      ;
; -4.368 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.249     ; 3.620      ;
; -4.368 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.249     ; 3.620      ;
; -4.368 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.249     ; 3.620      ;
; -4.368 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.249     ; 3.620      ;
; -4.310 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.618      ; 6.476      ;
; -4.310 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.624      ; 6.482      ;
; -4.310 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.618      ; 6.476      ;
; -4.245 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txBuffer[7]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.748     ; 2.498      ;
; -4.204 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.618      ; 6.370      ;
; -4.204 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.624      ; 6.376      ;
; -4.204 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.618      ; 6.370      ;
; -4.190 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|txd                                                                                      ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.251     ; 3.440      ;
; -4.149 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|txBuffer[7]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.252     ; 3.398      ;
; -4.149 ; T80s:cpu1|WR_n                 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.149      ; 5.846      ;
; -4.149 ; T80s:cpu1|WR_n                 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.155      ; 5.852      ;
; -4.149 ; T80s:cpu1|WR_n                 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.149      ; 5.846      ;
; -4.079 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txBitCount[3]                                                                            ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.748     ; 2.332      ;
; -4.078 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txBitCount[2]                                                                            ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.748     ; 2.331      ;
; -4.077 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txBitCount[1]                                                                            ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.748     ; 2.330      ;
; -4.075 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txBitCount[0]                                                                            ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.748     ; 2.328      ;
; -4.044 ; T80s:cpu1|T80:u0|A[2]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.618      ; 6.210      ;
; -4.044 ; T80s:cpu1|T80:u0|A[2]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.624      ; 6.216      ;
; -4.044 ; T80s:cpu1|T80:u0|A[2]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.618      ; 6.210      ;
; -4.043 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|txd                                                                                      ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.250     ; 3.294      ;
; -4.002 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|txBuffer[7]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.251     ; 3.252      ;
; -3.993 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.213      ; 5.707      ;
; -3.993 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.213      ; 5.707      ;
; -3.993 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.213      ; 5.707      ;
; -3.993 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.213      ; 5.707      ;
; -3.993 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.213      ; 5.707      ;
; -3.993 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.213      ; 5.707      ;
; -3.993 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.213      ; 5.707      ;
; -3.993 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.213      ; 5.707      ;
; -3.972 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.558      ; 6.078      ;
; -3.972 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.564      ; 6.084      ;
; -3.972 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.558      ; 6.078      ;
; -3.922 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txd                                                                                      ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.747     ; 2.176      ;
; -3.921 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.558      ; 6.027      ;
; -3.921 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.564      ; 6.033      ;
; -3.921 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.558      ; 6.027      ;
; -3.887 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io3|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.213      ; 5.601      ;
; -3.887 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io3|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.213      ; 5.601      ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 4.566      ;
; 46.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 4.234      ;
; 46.151 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 4.101      ;
; 46.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 4.075      ;
; 46.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 3.961      ;
; 46.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 3.846      ;
; 46.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 3.740      ;
; 46.641 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 3.611      ;
; 46.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 3.603      ;
; 46.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 3.404      ;
; 46.923 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.342      ;
; 47.140 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 3.123      ;
; 47.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.109      ;
; 47.564 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.699      ;
; 47.616 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.646      ;
; 47.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.576      ;
; 47.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 2.463      ;
; 47.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 2.436      ;
; 48.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 2.176      ;
; 94.180 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.394     ; 5.447      ;
; 94.197 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.394     ; 5.430      ;
; 94.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.475      ;
; 94.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.475      ;
; 94.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.475      ;
; 94.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.475      ;
; 94.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.475      ;
; 94.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.475      ;
; 94.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.475      ;
; 94.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.475      ;
; 94.504 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.394     ; 5.123      ;
; 94.518 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.394     ; 5.109      ;
; 94.587 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.394     ; 5.040      ;
; 94.602 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.394     ; 5.025      ;
; 94.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.118      ;
; 94.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.118      ;
; 94.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.118      ;
; 94.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.118      ;
; 94.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.118      ;
; 94.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.118      ;
; 94.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.118      ;
; 94.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.118      ;
; 94.883 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.394     ; 4.744      ;
; 94.886 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.394     ; 4.741      ;
; 94.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.971      ;
; 94.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.971      ;
; 94.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.971      ;
; 94.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.971      ;
; 94.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.971      ;
; 95.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.737      ;
; 95.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.737      ;
; 95.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.737      ;
; 95.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.737      ;
; 95.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.737      ;
; 95.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.737      ;
; 95.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.737      ;
; 95.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.737      ;
; 95.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.737      ;
; 95.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.737      ;
; 95.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.737      ;
; 95.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.738      ;
; 95.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.738      ;
; 95.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.738      ;
; 95.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.738      ;
; 95.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.738      ;
; 95.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.738      ;
; 95.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.738      ;
; 95.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.738      ;
; 95.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.671      ;
; 95.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.671      ;
; 95.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.671      ;
; 95.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.671      ;
; 95.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.599      ;
; 95.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.599      ;
; 95.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.599      ;
; 95.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.599      ;
; 95.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.599      ;
; 95.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.599      ;
; 95.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.599      ;
; 95.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.599      ;
; 95.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.510      ;
; 95.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.510      ;
; 95.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.510      ;
; 95.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.510      ;
; 95.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.510      ;
; 95.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.510      ;
; 95.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.510      ;
; 95.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.510      ;
; 95.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.456      ;
; 95.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.456      ;
; 95.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.456      ;
; 95.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.456      ;
; 95.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.456      ;
; 95.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.456      ;
; 95.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.456      ;
; 95.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.456      ;
; 95.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.427      ;
; 95.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.427      ;
; 95.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.427      ;
; 95.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.427      ;
; 95.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.427      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'T80s:cpu1|IORQ_n'                                                                                                                   ;
+--------+---------------------------------+---------------------------------------+-------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                               ; Launch Clock      ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------+-------------------+------------------+--------------+------------+------------+
; -0.876 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[26]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.518      ; 4.374      ;
; -0.876 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[30]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.518      ; 4.374      ;
; -0.876 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[28]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.518      ; 4.374      ;
; -0.876 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[31]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.518      ; 4.374      ;
; -0.873 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[29]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.527      ; 4.386      ;
; -0.873 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[25]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.527      ; 4.386      ;
; -0.873 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[27]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.527      ; 4.386      ;
; -0.677 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[26]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.518      ; 4.573      ;
; -0.677 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[30]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.518      ; 4.573      ;
; -0.677 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[28]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.518      ; 4.573      ;
; -0.677 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[31]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.518      ; 4.573      ;
; -0.676 ; T80s:cpu1|T80:u0|DO[2]          ; sd_controller:sd1|address[27]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.156      ; 2.212      ;
; -0.674 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[29]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.527      ; 4.585      ;
; -0.674 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[25]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.527      ; 4.585      ;
; -0.674 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[27]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.527      ; 4.585      ;
; -0.659 ; T80s:cpu1|T80:u0|DO[5]          ; sd_controller:sd1|address[5]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.168      ; 2.241      ;
; -0.645 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[26]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.518      ; 4.605      ;
; -0.645 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[30]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.518      ; 4.605      ;
; -0.645 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[28]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.518      ; 4.605      ;
; -0.645 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[31]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.518      ; 4.605      ;
; -0.642 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[29]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.527      ; 4.617      ;
; -0.642 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[25]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.527      ; 4.617      ;
; -0.642 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[27]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.527      ; 4.617      ;
; -0.594 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|host_write_flag     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.524      ; 4.662      ;
; -0.593 ; T80s:cpu1|T80:u0|DO[5]          ; sd_controller:sd1|din_latched[5]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.163      ; 2.302      ;
; -0.564 ; bufferedUART:io5|txByteSent     ; bufferedUART:io5|dataOut[7]           ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 4.131      ; 3.299      ;
; -0.559 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[24]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.529      ; 4.702      ;
; -0.558 ; T80s:cpu1|T80:u0|DO[3]          ; sd_controller:sd1|address[3]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.158      ; 2.332      ;
; -0.542 ; T80s:cpu1|T80:u0|DO[1]          ; sd_controller:sd1|address[1]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.169      ; 2.359      ;
; -0.540 ; T80s:cpu1|T80:u0|DO[3]          ; sd_controller:sd1|address[28]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.147      ; 2.339      ;
; -0.532 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|host_write_flag     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.524      ; 4.724      ;
; -0.531 ; T80s:cpu1|T80:u0|DO[4]          ; sd_controller:sd1|address[4]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.168      ; 2.369      ;
; -0.526 ; T80s:cpu1|T80:u0|DO[5]          ; sd_controller:sd1|address[30]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.157      ; 2.363      ;
; -0.525 ; T80s:cpu1|T80:u0|DO[6]          ; sd_controller:sd1|din_latched[6]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.153      ; 2.360      ;
; -0.522 ; T80s:cpu1|T80:u0|DO[0]          ; sd_controller:sd1|address[25]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.166      ; 2.376      ;
; -0.521 ; T80s:cpu1|T80:u0|DO[3]          ; sd_controller:sd1|din_latched[3]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.153      ; 2.364      ;
; -0.519 ; T80s:cpu1|T80:u0|DO[4]          ; sd_controller:sd1|address[29]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.166      ; 2.379      ;
; -0.500 ; T80s:cpu1|T80:u0|DO[1]          ; sd_controller:sd1|din_latched[1]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.164      ; 2.396      ;
; -0.498 ; T80s:cpu1|T80:u0|DO[6]          ; sd_controller:sd1|address[22]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.158      ; 2.392      ;
; -0.497 ; T80s:cpu1|T80:u0|DO[6]          ; sd_controller:sd1|address[14]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.158      ; 2.393      ;
; -0.494 ; T80s:cpu1|T80:u0|DO[6]          ; sd_controller:sd1|address[31]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.147      ; 2.385      ;
; -0.436 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[12]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.529      ; 4.825      ;
; -0.436 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[13]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.529      ; 4.825      ;
; -0.436 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[9]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.529      ; 4.825      ;
; -0.436 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[10]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.529      ; 4.825      ;
; -0.417 ; T80s:cpu1|T80:u0|DO[6]          ; sd_controller:sd1|address[23]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.158      ; 2.473      ;
; -0.416 ; T80s:cpu1|T80:u0|DO[6]          ; sd_controller:sd1|address[15]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.158      ; 2.474      ;
; -0.415 ; T80s:cpu1|T80:u0|DO[1]          ; sd_controller:sd1|address[26]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.158      ; 2.475      ;
; -0.411 ; T80s:cpu1|T80:u0|DO[0]          ; sd_controller:sd1|address[0]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.168      ; 2.489      ;
; -0.410 ; T80s:cpu1|T80:u0|DO[7]          ; sd_controller:sd1|din_latched[7]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.153      ; 2.475      ;
; -0.399 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|block_write         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.521      ; 4.854      ;
; -0.397 ; T80s:cpu1|T80:u0|DO[3]          ; sd_controller:sd1|address[12]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.158      ; 2.493      ;
; -0.390 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[14]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.529      ; 4.871      ;
; -0.390 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[15]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.529      ; 4.871      ;
; -0.390 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[11]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.529      ; 4.871      ;
; -0.383 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|block_read          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.521      ; 4.870      ;
; -0.374 ; T80s:cpu1|T80:u0|DO[3]          ; sd_controller:sd1|address[20]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.158      ; 2.516      ;
; -0.363 ; T80s:cpu1|T80:u0|DO[7]          ; sd_controller:sd1|address[7]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.158      ; 2.527      ;
; -0.359 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[12]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.529      ; 4.902      ;
; -0.359 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[13]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.529      ; 4.902      ;
; -0.359 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[9]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.529      ; 4.902      ;
; -0.359 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[10]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.529      ; 4.902      ;
; -0.358 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[8]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.529      ; 4.903      ;
; -0.353 ; T80s:cpu1|T80:u0|A[0]           ; SBCTextDisplayRGB:io2|dispByteWritten ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.054      ; 3.433      ;
; -0.348 ; T80s:cpu1|T80:u0|DO[1]          ; sd_controller:sd1|address[17]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.169      ; 2.553      ;
; -0.346 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|din_latched[4]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.524      ; 4.910      ;
; -0.346 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|din_latched[1]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.524      ; 4.910      ;
; -0.346 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|din_latched[0]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.524      ; 4.910      ;
; -0.346 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|din_latched[5]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.524      ; 4.910      ;
; -0.346 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|din_latched[7]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.524      ; 4.910      ;
; -0.346 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|din_latched[2]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.524      ; 4.910      ;
; -0.346 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|din_latched[3]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.524      ; 4.910      ;
; -0.346 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|din_latched[6]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.524      ; 4.910      ;
; -0.345 ; T80s:cpu1|T80:u0|DO[2]          ; sd_controller:sd1|din_latched[2]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.153      ; 2.540      ;
; -0.336 ; T80s:cpu1|T80:u0|DO[1]          ; sd_controller:sd1|address[9]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.169      ; 2.565      ;
; -0.331 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[24]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.529      ; 4.930      ;
; -0.330 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|host_write_flag     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.524      ; 4.926      ;
; -0.328 ; T80s:cpu1|T80:u0|DO[1]          ; sd_controller:sd1|address[18]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.169      ; 2.573      ;
; -0.327 ; T80s:cpu1|T80:u0|DO[4]          ; sd_controller:sd1|address[13]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.168      ; 2.573      ;
; -0.318 ; T80s:cpu1|T80:u0|DO[4]          ; sd_controller:sd1|address[21]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.168      ; 2.582      ;
; -0.318 ; T80s:cpu1|T80:u0|DO[2]          ; sd_controller:sd1|address[2]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.158      ; 2.572      ;
; -0.318 ; T80s:cpu1|T80:u0|DO[3]          ; sd_controller:sd1|address[11]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.158      ; 2.572      ;
; -0.316 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|din_latched[4]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.524      ; 4.940      ;
; -0.316 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|din_latched[1]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.524      ; 4.940      ;
; -0.316 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|din_latched[0]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.524      ; 4.940      ;
; -0.316 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|din_latched[5]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.524      ; 4.940      ;
; -0.316 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|din_latched[7]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.524      ; 4.940      ;
; -0.316 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|din_latched[2]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.524      ; 4.940      ;
; -0.316 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|din_latched[3]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.524      ; 4.940      ;
; -0.316 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|din_latched[6]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.524      ; 4.940      ;
; -0.313 ; T80s:cpu1|T80:u0|DO[3]          ; sd_controller:sd1|address[19]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.158      ; 2.577      ;
; -0.313 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[14]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.529      ; 4.948      ;
; -0.313 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[15]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.529      ; 4.948      ;
; -0.313 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[11]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.529      ; 4.948      ;
; -0.307 ; T80s:cpu1|T80:u0|DO[6]          ; sd_controller:sd1|address[6]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.158      ; 2.583      ;
; -0.290 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[24]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.529      ; 4.971      ;
; -0.287 ; bufferedUART:io5|rxInPointer[4] ; bufferedUART:io5|rxReadPointer[0]     ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 4.138      ; 3.583      ;
; -0.280 ; bufferedUART:io5|txByteSent     ; bufferedUART:io5|dataOut[1]           ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 4.131      ; 3.583      ;
; -0.275 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[16]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.529      ; 4.986      ;
; -0.269 ; T80s:cpu1|T80:u0|DO[4]          ; sd_controller:sd1|din_latched[4]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.163      ; 2.626      ;
+--------+---------------------------------+---------------------------------------+-------------------+------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'BRG:brg3|baud_clk'                                                                                                                                                                                              ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.394 ; bufferedUART:io3|rxCurrentByteBuffer[0] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.500      ; 1.148      ;
; 0.425 ; bufferedUART:io3|rxCurrentByteBuffer[7] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.500      ; 1.179      ;
; 0.434 ; bufferedUART:io3|rxCurrentByteBuffer[2] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.500      ; 1.188      ;
; 0.435 ; bufferedUART:io3|rxCurrentByteBuffer[5] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.500      ; 1.189      ;
; 0.456 ; bufferedUART:io3|txd                    ; bufferedUART:io3|txd                                                                                      ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io3|txBuffer[7]            ; bufferedUART:io3|txBuffer[7]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io3|txState.dataBit        ; bufferedUART:io3|txState.dataBit                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io3|txBitCount[3]          ; bufferedUART:io3|txBitCount[3]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io3|txBitCount[1]          ; bufferedUART:io3|txBitCount[1]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io3|txBitCount[0]          ; bufferedUART:io3|txBitCount[0]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io3|txBitCount[2]          ; bufferedUART:io3|txBitCount[2]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io3|txState.stopBit        ; bufferedUART:io3|txState.stopBit                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io3|txByteSent             ; bufferedUART:io3|txByteSent                                                                               ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io3|rxState.stopBit        ; bufferedUART:io3|rxState.stopBit                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io3|rxState.idle           ; bufferedUART:io3|rxState.idle                                                                             ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io3|rxState.dataBit        ; bufferedUART:io3|rxState.dataBit                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io3|rxBitCount[3]          ; bufferedUART:io3|rxBitCount[3]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io3|rxBitCount[2]          ; bufferedUART:io3|rxBitCount[2]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io3|rxBitCount[1]          ; bufferedUART:io3|rxBitCount[1]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.458 ; bufferedUART:io3|rxCurrentByteBuffer[1] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.500      ; 1.212      ;
; 0.468 ; bufferedUART:io3|rxBitCount[0]          ; bufferedUART:io3|rxBitCount[0]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.758      ;
; 0.483 ; bufferedUART:io3|rxCurrentByteBuffer[3] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.500      ; 1.237      ;
; 0.512 ; bufferedUART:io3|rxBitCount[1]          ; bufferedUART:io3|rxBitCount[2]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.802      ;
; 0.529 ; bufferedUART:io3|rxCurrentByteBuffer[3] ; bufferedUART:io3|rxCurrentByteBuffer[2]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.819      ;
; 0.529 ; bufferedUART:io3|rxCurrentByteBuffer[7] ; bufferedUART:io3|rxCurrentByteBuffer[6]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.819      ;
; 0.531 ; bufferedUART:io3|rxCurrentByteBuffer[2] ; bufferedUART:io3|rxCurrentByteBuffer[1]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.821      ;
; 0.531 ; bufferedUART:io3|rxCurrentByteBuffer[5] ; bufferedUART:io3|rxCurrentByteBuffer[4]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.821      ;
; 0.644 ; bufferedUART:io3|txBuffer[1]            ; bufferedUART:io3|txBuffer[0]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.934      ;
; 0.645 ; bufferedUART:io3|txBuffer[6]            ; bufferedUART:io3|txBuffer[5]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.935      ;
; 0.646 ; bufferedUART:io3|txBuffer[2]            ; bufferedUART:io3|txBuffer[1]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.936      ;
; 0.647 ; bufferedUART:io3|txBuffer[3]            ; bufferedUART:io3|txBuffer[2]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.937      ;
; 0.647 ; bufferedUART:io3|txBuffer[4]            ; bufferedUART:io3|txBuffer[3]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.937      ;
; 0.670 ; bufferedUART:io3|rxCurrentByteBuffer[6] ; bufferedUART:io3|rxCurrentByteBuffer[5]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.960      ;
; 0.727 ; bufferedUART:io3|txBuffer[7]            ; bufferedUART:io3|txBuffer[6]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.017      ;
; 0.727 ; bufferedUART:io3|rxCurrentByteBuffer[1] ; bufferedUART:io3|rxCurrentByteBuffer[0]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.017      ;
; 0.730 ; bufferedUART:io3|rxCurrentByteBuffer[4] ; bufferedUART:io3|rxCurrentByteBuffer[3]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.020      ;
; 0.736 ; bufferedUART:io3|rxInPointer[5]         ; bufferedUART:io3|rxInPointer[5]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.026      ;
; 0.740 ; bufferedUART:io3|rxState.dataBit        ; bufferedUART:io3|rxBitCount[0]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.030      ;
; 0.741 ; bufferedUART:io3|rxState.dataBit        ; bufferedUART:io3|rxBitCount[3]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.031      ;
; 0.750 ; bufferedUART:io3|txBuffer[5]            ; bufferedUART:io3|txBuffer[4]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.040      ;
; 0.758 ; bufferedUART:io3|txClockCount[5]        ; bufferedUART:io3|txClockCount[5]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.048      ;
; 0.759 ; bufferedUART:io3|txClockCount[4]        ; bufferedUART:io3|txClockCount[4]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.049      ;
; 0.767 ; bufferedUART:io3|rxClockCount[0]        ; bufferedUART:io3|rxClockCount[0]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.057      ;
; 0.769 ; bufferedUART:io3|rxInPointer[2]         ; bufferedUART:io3|rxInPointer[2]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.059      ;
; 0.785 ; bufferedUART:io3|rxCurrentByteBuffer[4] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.500      ; 1.539      ;
; 0.790 ; bufferedUART:io3|rxClockCount[3]        ; bufferedUART:io3|rxClockCount[3]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.080      ;
; 0.794 ; bufferedUART:io3|rxClockCount[5]        ; bufferedUART:io3|rxClockCount[5]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.084      ;
; 0.804 ; bufferedUART:io3|rxInPointer[1]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.500      ; 1.558      ;
; 0.815 ; bufferedUART:io3|rxInPointer[0]         ; bufferedUART:io3|rxInPointer[0]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.105      ;
; 0.839 ; bufferedUART:io3|txBitCount[0]          ; bufferedUART:io3|txBitCount[1]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.129      ;
; 0.885 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[7]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.959      ; 4.337      ;
; 0.933 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txd                                                                                      ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.960      ; 4.386      ;
; 0.962 ; bufferedUART:io3|rxClockCount[1]        ; bufferedUART:io3|rxClockCount[1]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.252      ;
; 0.965 ; bufferedUART:io3|txClockCount[2]        ; bufferedUART:io3|txClockCount[2]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.255      ;
; 0.974 ; bufferedUART:io3|txClockCount[3]        ; bufferedUART:io3|txClockCount[3]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.264      ;
; 0.974 ; bufferedUART:io3|txClockCount[1]        ; bufferedUART:io3|txClockCount[1]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.264      ;
; 0.985 ; bufferedUART:io3|rxInPointer[4]         ; bufferedUART:io3|rxInPointer[4]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.275      ;
; 1.016 ; bufferedUART:io3|rxClockCount[4]        ; bufferedUART:io3|rxClockCount[4]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.306      ;
; 1.017 ; bufferedUART:io3|rxBitCount[3]          ; bufferedUART:io3|rxState.stopBit                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.307      ;
; 1.018 ; bufferedUART:io3|rxClockCount[2]        ; bufferedUART:io3|rxClockCount[2]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.308      ;
; 1.025 ; bufferedUART:io3|txClockCount[0]        ; bufferedUART:io3|txClockCount[0]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.315      ;
; 1.033 ; bufferedUART:io3|rxBitCount[0]          ; bufferedUART:io3|rxBitCount[1]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.323      ;
; 1.045 ; bufferedUART:io3|rxBitCount[3]          ; bufferedUART:io3|rxState.dataBit                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.335      ;
; 1.056 ; bufferedUART:io3|rxInPointer[2]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.500      ; 1.810      ;
; 1.072 ; bufferedUART:io3|rxInPointer[0]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.500      ; 1.826      ;
; 1.079 ; bufferedUART:io3|rxInPointer[3]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.500      ; 1.833      ;
; 1.092 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[0]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.959      ; 4.544      ;
; 1.092 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[1]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.959      ; 4.544      ;
; 1.092 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[2]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.959      ; 4.544      ;
; 1.092 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[3]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.959      ; 4.544      ;
; 1.092 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[4]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.959      ; 4.544      ;
; 1.092 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[5]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.959      ; 4.544      ;
; 1.092 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[6]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.959      ; 4.544      ;
; 1.111 ; bufferedUART:io3|rxClockCount[0]        ; bufferedUART:io3|rxClockCount[1]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.401      ;
; 1.120 ; bufferedUART:io3|txClockCount[4]        ; bufferedUART:io3|txClockCount[5]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.410      ;
; 1.120 ; bufferedUART:io3|rxClockCount[0]        ; bufferedUART:io3|rxClockCount[2]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.410      ;
; 1.130 ; bufferedUART:io3|rxCurrentByteBuffer[6] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.500      ; 1.884      ;
; 1.130 ; bufferedUART:io3|rxInPointer[2]         ; bufferedUART:io3|rxInPointer[3]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.420      ;
; 1.139 ; bufferedUART:io3|rxInPointer[2]         ; bufferedUART:io3|rxInPointer[4]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.429      ;
; 1.145 ; bufferedUART:io3|rxClockCount[3]        ; bufferedUART:io3|rxClockCount[4]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.435      ;
; 1.153 ; bufferedUART:io3|rxInPointer[0]         ; bufferedUART:io3|rxInPointer[1]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.443      ;
; 1.162 ; bufferedUART:io3|rxInPointer[0]         ; bufferedUART:io3|rxInPointer[2]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.452      ;
; 1.251 ; bufferedUART:io3|rxClockCount[0]        ; bufferedUART:io3|rxClockCount[3]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.541      ;
; 1.260 ; bufferedUART:io3|rxClockCount[0]        ; bufferedUART:io3|rxClockCount[4]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.550      ;
; 1.269 ; bufferedUART:io3|rxInPointer[1]         ; bufferedUART:io3|rxInPointer[1]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.559      ;
; 1.270 ; bufferedUART:io3|rxInPointer[2]         ; bufferedUART:io3|rxInPointer[5]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.560      ;
; 1.276 ; bufferedUART:io3|rxClockCount[3]        ; bufferedUART:io3|rxClockCount[5]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.566      ;
; 1.277 ; bufferedUART:io3|rxInPointer[3]         ; bufferedUART:io3|rxInPointer[3]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.567      ;
; 1.293 ; bufferedUART:io3|rxInPointer[0]         ; bufferedUART:io3|rxInPointer[3]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.583      ;
; 1.296 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 3.383      ; 5.214      ;
; 1.297 ; bufferedUART:io3|txState.dataBit        ; bufferedUART:io3|txBuffer[4]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.077      ; 1.586      ;
; 1.298 ; bufferedUART:io3|txClockCount[2]        ; bufferedUART:io3|txClockCount[3]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.588      ;
; 1.302 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxInPointer[3]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.961      ; 4.756      ;
; 1.302 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxInPointer[1]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.961      ; 4.756      ;
; 1.302 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxInPointer[0]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.961      ; 4.756      ;
; 1.302 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxInPointer[2]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.961      ; 4.756      ;
; 1.302 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxInPointer[4]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.961      ; 4.756      ;
; 1.302 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxInPointer[5]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.961      ; 4.756      ;
; 1.302 ; bufferedUART:io3|rxInPointer[0]         ; bufferedUART:io3|rxInPointer[4]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.592      ;
; 1.313 ; bufferedUART:io3|txState.idle           ; bufferedUART:io3|txByteSent                                                                               ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.079      ; 1.604      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'BRG:brg2|baud_clk'                                                                                                                                                                                              ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.397 ; bufferedUART:io5|rxCurrentByteBuffer[0] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.500      ; 1.151      ;
; 0.404 ; bufferedUART:io5|rxCurrentByteBuffer[4] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.499      ; 1.157      ;
; 0.406 ; bufferedUART:io5|rxCurrentByteBuffer[1] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.500      ; 1.160      ;
; 0.422 ; bufferedUART:io5|rxCurrentByteBuffer[7] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.499      ; 1.175      ;
; 0.426 ; bufferedUART:io5|rxCurrentByteBuffer[3] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.500      ; 1.180      ;
; 0.454 ; bufferedUART:io5|rxCurrentByteBuffer[6] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.499      ; 1.207      ;
; 0.455 ; bufferedUART:io5|rxState.dataBit        ; bufferedUART:io5|rxState.dataBit                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:io5|rxState.idle           ; bufferedUART:io5|rxState.idle                                                                             ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:io5|rxBitCount[2]          ; bufferedUART:io5|rxBitCount[2]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:io5|rxBitCount[1]          ; bufferedUART:io5|rxBitCount[1]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:io5|rxBitCount[3]          ; bufferedUART:io5|rxBitCount[3]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; bufferedUART:io5|txd                    ; bufferedUART:io5|txd                                                                                      ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io5|txBuffer[7]            ; bufferedUART:io5|txBuffer[7]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txState.dataBit                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io5|txBitCount[2]          ; bufferedUART:io5|txBitCount[2]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io5|txBitCount[1]          ; bufferedUART:io5|txBitCount[1]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io5|txBitCount[0]          ; bufferedUART:io5|txBitCount[0]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io5|txBitCount[3]          ; bufferedUART:io5|txBitCount[3]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io5|txState.stopBit        ; bufferedUART:io5|txState.stopBit                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io5|txByteSent             ; bufferedUART:io5|txByteSent                                                                               ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io5|rxState.stopBit        ; bufferedUART:io5|rxState.stopBit                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.467 ; bufferedUART:io5|rxBitCount[0]          ; bufferedUART:io5|rxBitCount[0]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.079      ; 0.758      ;
; 0.482 ; bufferedUART:io5|rxCurrentByteBuffer[5] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.499      ; 1.235      ;
; 0.483 ; bufferedUART:io5|rxCurrentByteBuffer[2] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.500      ; 1.237      ;
; 0.508 ; bufferedUART:io5|rxInPointer[3]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.499      ; 1.261      ;
; 0.529 ; bufferedUART:io5|rxCurrentByteBuffer[2] ; bufferedUART:io5|rxCurrentByteBuffer[1]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.819      ;
; 0.529 ; bufferedUART:io5|rxCurrentByteBuffer[3] ; bufferedUART:io5|rxCurrentByteBuffer[2]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.819      ;
; 0.529 ; bufferedUART:io5|rxCurrentByteBuffer[7] ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.819      ;
; 0.643 ; bufferedUART:io5|txBuffer[1]            ; bufferedUART:io5|txBuffer[0]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.079      ; 0.934      ;
; 0.643 ; bufferedUART:io5|txBuffer[6]            ; bufferedUART:io5|txBuffer[5]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.079      ; 0.934      ;
; 0.644 ; bufferedUART:io5|txBuffer[2]            ; bufferedUART:io5|txBuffer[1]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.079      ; 0.935      ;
; 0.644 ; bufferedUART:io5|txBuffer[3]            ; bufferedUART:io5|txBuffer[2]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.079      ; 0.935      ;
; 0.644 ; bufferedUART:io5|txBuffer[4]            ; bufferedUART:io5|txBuffer[3]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.079      ; 0.935      ;
; 0.670 ; bufferedUART:io5|rxCurrentByteBuffer[1] ; bufferedUART:io5|rxCurrentByteBuffer[0]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.960      ;
; 0.671 ; bufferedUART:io5|rxCurrentByteBuffer[6] ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.961      ;
; 0.717 ; bufferedUART:io5|rxClockCount[5]        ; bufferedUART:io5|rxClockCount[5]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.007      ;
; 0.717 ; bufferedUART:io5|rxInPointer[1]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.499      ; 1.470      ;
; 0.726 ; bufferedUART:io5|rxInPointer[5]         ; bufferedUART:io5|rxInPointer[5]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.016      ;
; 0.745 ; bufferedUART:io5|txBuffer[5]            ; bufferedUART:io5|txBuffer[4]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.079      ; 1.036      ;
; 0.747 ; bufferedUART:io5|txClockCount[3]        ; bufferedUART:io5|txClockCount[3]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.037      ;
; 0.748 ; bufferedUART:io5|rxBitCount[1]          ; bufferedUART:io5|rxBitCount[2]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; bufferedUART:io5|txClockCount[1]        ; bufferedUART:io5|txClockCount[1]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.039      ;
; 0.749 ; bufferedUART:io5|rxClockCount[2]        ; bufferedUART:io5|rxClockCount[2]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.039      ;
; 0.751 ; bufferedUART:io5|txClockCount[2]        ; bufferedUART:io5|txClockCount[2]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.041      ;
; 0.756 ; bufferedUART:io5|txClockCount[5]        ; bufferedUART:io5|txClockCount[5]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.046      ;
; 0.758 ; bufferedUART:io5|txClockCount[4]        ; bufferedUART:io5|txClockCount[4]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.048      ;
; 0.760 ; bufferedUART:io5|rxBitCount[0]          ; bufferedUART:io5|rxBitCount[2]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.079      ; 1.051      ;
; 0.761 ; bufferedUART:io5|rxBitCount[0]          ; bufferedUART:io5|rxBitCount[1]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.079      ; 1.052      ;
; 0.767 ; bufferedUART:io5|rxClockCount[3]        ; bufferedUART:io5|rxClockCount[3]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.057      ;
; 0.775 ; bufferedUART:io5|rxClockCount[0]        ; bufferedUART:io5|rxClockCount[0]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.065      ;
; 0.776 ; bufferedUART:io5|rxInPointer[2]         ; bufferedUART:io5|rxInPointer[2]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.066      ;
; 0.780 ; bufferedUART:io5|rxState.dataBit        ; bufferedUART:io5|rxBitCount[1]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.079      ; 1.071      ;
; 0.785 ; bufferedUART:io5|rxState.dataBit        ; bufferedUART:io5|rxBitCount[3]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.079      ; 1.076      ;
; 0.792 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txd                                                                                      ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 2.789      ; 4.074      ;
; 0.792 ; bufferedUART:io5|txClockCount[0]        ; bufferedUART:io5|txClockCount[0]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.082      ;
; 0.797 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[7]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 2.788      ; 4.078      ;
; 0.799 ; bufferedUART:io5|rxInPointer[3]         ; bufferedUART:io5|rxInPointer[3]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.089      ;
; 0.800 ; bufferedUART:io5|rxInPointer[0]         ; bufferedUART:io5|rxInPointer[0]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.090      ;
; 0.821 ; bufferedUART:io5|txState.idle           ; bufferedUART:io5|txByteSent                                                                               ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.111      ;
; 0.872 ; bufferedUART:io5|rxCurrentByteBuffer[5] ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.162      ;
; 0.892 ; bufferedUART:io5|rxBitCount[2]          ; bufferedUART:io5|rxBitCount[3]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.079      ; 1.183      ;
; 0.968 ; bufferedUART:io5|rxClockCount[1]        ; bufferedUART:io5|rxClockCount[1]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.258      ;
; 0.971 ; bufferedUART:io5|rxInPointer[4]         ; bufferedUART:io5|rxInPointer[4]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.261      ;
; 0.973 ; bufferedUART:io5|rxClockCount[4]        ; bufferedUART:io5|rxClockCount[4]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.263      ;
; 0.973 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBuffer[4]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.079      ; 1.264      ;
; 0.985 ; bufferedUART:io5|rxInPointer[1]         ; bufferedUART:io5|rxInPointer[1]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.275      ;
; 0.988 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[0]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 2.790      ; 4.271      ;
; 0.988 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[1]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 2.790      ; 4.271      ;
; 0.988 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[2]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 2.790      ; 4.271      ;
; 0.988 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[3]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 2.790      ; 4.271      ;
; 0.988 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[4]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 2.790      ; 4.271      ;
; 0.988 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[5]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 2.790      ; 4.271      ;
; 0.988 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[6]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 2.790      ; 4.271      ;
; 0.993 ; bufferedUART:io5|rxState.dataBit        ; bufferedUART:io5|rxBitCount[2]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.079      ; 1.284      ;
; 0.997 ; bufferedUART:io5|rxState.dataBit        ; bufferedUART:io5|rxBitCount[0]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.079      ; 1.288      ;
; 1.041 ; bufferedUART:io5|rxCurrentByteBuffer[4] ; bufferedUART:io5|rxCurrentByteBuffer[3]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.077      ; 1.330      ;
; 1.045 ; bufferedUART:io5|txBitCount[0]          ; bufferedUART:io5|txBitCount[1]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.335      ;
; 1.045 ; bufferedUART:io5|rxBitCount[0]          ; bufferedUART:io5|rxBitCount[3]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.079      ; 1.336      ;
; 1.060 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBitCount[3]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.077      ; 1.349      ;
; 1.066 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBitCount[2]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.077      ; 1.355      ;
; 1.073 ; bufferedUART:io5|rxInPointer[0]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.499      ; 1.826      ;
; 1.080 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBitCount[1]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.077      ; 1.369      ;
; 1.080 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBitCount[0]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.077      ; 1.369      ;
; 1.102 ; bufferedUART:io5|txClockCount[3]        ; bufferedUART:io5|txClockCount[4]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.392      ;
; 1.103 ; bufferedUART:io5|txClockCount[1]        ; bufferedUART:io5|txClockCount[2]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.393      ;
; 1.110 ; bufferedUART:io5|rxClockCount[2]        ; bufferedUART:io5|rxClockCount[3]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.400      ;
; 1.112 ; bufferedUART:io5|txClockCount[2]        ; bufferedUART:io5|txClockCount[3]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.402      ;
; 1.113 ; bufferedUART:io5|rxClockCount[0]        ; bufferedUART:io5|rxClockCount[1]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.403      ;
; 1.119 ; bufferedUART:io5|txClockCount[4]        ; bufferedUART:io5|txClockCount[5]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.409      ;
; 1.119 ; bufferedUART:io5|rxClockCount[2]        ; bufferedUART:io5|rxClockCount[4]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.409      ;
; 1.121 ; bufferedUART:io5|txClockCount[2]        ; bufferedUART:io5|txClockCount[4]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.411      ;
; 1.121 ; bufferedUART:io5|rxClockCount[3]        ; bufferedUART:io5|rxClockCount[4]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.411      ;
; 1.122 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBuffer[6]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.079      ; 1.413      ;
; 1.122 ; bufferedUART:io5|rxClockCount[0]        ; bufferedUART:io5|rxClockCount[2]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.412      ;
; 1.130 ; bufferedUART:io5|txClockCount[0]        ; bufferedUART:io5|txClockCount[1]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.420      ;
; 1.132 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBuffer[3]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.079      ; 1.423      ;
; 1.135 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBuffer[5]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.079      ; 1.426      ;
; 1.136 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBuffer[2]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.079      ; 1.427      ;
; 1.137 ; bufferedUART:io5|rxInPointer[2]         ; bufferedUART:io5|rxInPointer[3]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.427      ;
; 1.138 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBuffer[1]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.079      ; 1.429      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'BRG:brg4|baud_clk'                                                                                                                                                                                              ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.448 ; bufferedUART:io4|rxCurrentByteBuffer[5] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.505      ; 1.207      ;
; 0.455 ; bufferedUART:io4|rxState.dataBit        ; bufferedUART:io4|rxState.dataBit                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:io4|rxBitCount[3]          ; bufferedUART:io4|rxBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:io4|rxBitCount[1]          ; bufferedUART:io4|rxBitCount[1]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:io4|rxBitCount[2]          ; bufferedUART:io4|rxBitCount[2]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:io4|rxState.stopBit        ; bufferedUART:io4|rxState.stopBit                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:io4|rxState.idle           ; bufferedUART:io4|rxState.idle                                                                             ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; bufferedUART:io4|txd                    ; bufferedUART:io4|txd                                                                                      ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io4|txBuffer[7]            ; bufferedUART:io4|txBuffer[7]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io4|txState.stopBit        ; bufferedUART:io4|txState.stopBit                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io4|txState.dataBit        ; bufferedUART:io4|txState.dataBit                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io4|txBitCount[1]          ; bufferedUART:io4|txBitCount[1]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io4|txBitCount[0]          ; bufferedUART:io4|txBitCount[0]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io4|txBitCount[2]          ; bufferedUART:io4|txBitCount[2]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io4|txBitCount[3]          ; bufferedUART:io4|txBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io4|txByteSent             ; bufferedUART:io4|txByteSent                                                                               ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.467 ; bufferedUART:io4|rxBitCount[0]          ; bufferedUART:io4|rxBitCount[0]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 0.758      ;
; 0.473 ; bufferedUART:io4|rxCurrentByteBuffer[2] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.505      ; 1.232      ;
; 0.495 ; bufferedUART:io4|rxCurrentByteBuffer[4] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.505      ; 1.254      ;
; 0.531 ; bufferedUART:io4|rxCurrentByteBuffer[5] ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.821      ;
; 0.559 ; bufferedUART:io4|rxState.dataBit        ; bufferedUART:io4|rxBitCount[0]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 0.850      ;
; 0.563 ; bufferedUART:io4|rxState.dataBit        ; bufferedUART:io4|rxBitCount[1]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 0.854      ;
; 0.563 ; bufferedUART:io4|rxState.dataBit        ; bufferedUART:io4|rxBitCount[2]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 0.854      ;
; 0.644 ; bufferedUART:io4|txBuffer[3]            ; bufferedUART:io4|txBuffer[2]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.934      ;
; 0.645 ; bufferedUART:io4|txBuffer[1]            ; bufferedUART:io4|txBuffer[0]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.935      ;
; 0.648 ; bufferedUART:io4|txBuffer[2]            ; bufferedUART:io4|txBuffer[1]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.938      ;
; 0.721 ; bufferedUART:io4|rxCurrentByteBuffer[0] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.505      ; 1.480      ;
; 0.727 ; bufferedUART:io4|rxCurrentByteBuffer[6] ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.017      ;
; 0.727 ; bufferedUART:io4|rxCurrentByteBuffer[7] ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.017      ;
; 0.729 ; bufferedUART:io4|rxCurrentByteBuffer[3] ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.019      ;
; 0.744 ; bufferedUART:io4|txBuffer[5]            ; bufferedUART:io4|txBuffer[4]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.034      ;
; 0.745 ; bufferedUART:io4|txBuffer[4]            ; bufferedUART:io4|txBuffer[3]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.035      ;
; 0.747 ; bufferedUART:io4|txBuffer[6]            ; bufferedUART:io4|txBuffer[5]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.037      ;
; 0.748 ; bufferedUART:io4|rxClockCount[1]        ; bufferedUART:io4|rxClockCount[1]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.038      ;
; 0.749 ; bufferedUART:io4|rxClockCount[2]        ; bufferedUART:io4|rxClockCount[2]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.039      ;
; 0.750 ; bufferedUART:io4|rxClockCount[4]        ; bufferedUART:io4|rxClockCount[4]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.040      ;
; 0.750 ; bufferedUART:io4|rxBitCount[1]          ; bufferedUART:io4|rxBitCount[2]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 1.041      ;
; 0.752 ; bufferedUART:io4|txClockCount[2]        ; bufferedUART:io4|txClockCount[2]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.042      ;
; 0.757 ; bufferedUART:io4|txClockCount[5]        ; bufferedUART:io4|txClockCount[5]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.047      ;
; 0.758 ; bufferedUART:io4|rxBitCount[0]          ; bufferedUART:io4|rxBitCount[1]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 1.049      ;
; 0.758 ; bufferedUART:io4|rxBitCount[0]          ; bufferedUART:io4|rxBitCount[2]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 1.049      ;
; 0.772 ; bufferedUART:io4|rxClockCount[0]        ; bufferedUART:io4|rxClockCount[0]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.062      ;
; 0.773 ; bufferedUART:io4|rxInPointer[3]         ; bufferedUART:io4|rxInPointer[3]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.063      ;
; 0.774 ; bufferedUART:io4|rxCurrentByteBuffer[3] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.505      ; 1.533      ;
; 0.775 ; bufferedUART:io4|rxInPointer[5]         ; bufferedUART:io4|rxInPointer[5]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.065      ;
; 0.776 ; bufferedUART:io4|rxInPointer[4]         ; bufferedUART:io4|rxInPointer[4]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.066      ;
; 0.777 ; bufferedUART:io4|txClockCount[4]        ; bufferedUART:io4|txClockCount[4]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.067      ;
; 0.783 ; bufferedUART:io4|rxClockCount[3]        ; bufferedUART:io4|rxClockCount[3]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.073      ;
; 0.783 ; bufferedUART:io4|rxClockCount[5]        ; bufferedUART:io4|rxClockCount[5]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.073      ;
; 0.799 ; bufferedUART:io4|rxInPointer[2]         ; bufferedUART:io4|rxInPointer[2]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.089      ;
; 0.802 ; bufferedUART:io4|rxState.dataBit        ; bufferedUART:io4|rxBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 1.093      ;
; 0.803 ; bufferedUART:io4|rxCurrentByteBuffer[6] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.505      ; 1.562      ;
; 0.810 ; bufferedUART:io4|rxCurrentByteBuffer[1] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.505      ; 1.569      ;
; 0.814 ; bufferedUART:io4|rxInPointer[0]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.499      ; 1.567      ;
; 0.816 ; bufferedUART:io4|rxCurrentByteBuffer[7] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.505      ; 1.575      ;
; 0.821 ; bufferedUART:io4|rxInPointer[0]         ; bufferedUART:io4|rxInPointer[0]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.111      ;
; 0.825 ; bufferedUART:io4|rxInPointer[2]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.499      ; 1.578      ;
; 0.831 ; bufferedUART:io4|txBitCount[0]          ; bufferedUART:io4|txBitCount[1]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.121      ;
; 0.861 ; bufferedUART:io4|txState.idle           ; bufferedUART:io4|txByteSent                                                                               ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.151      ;
; 0.884 ; bufferedUART:io4|txBitCount[2]          ; bufferedUART:io4|txBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.174      ;
; 0.892 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|txBuffer[7]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 2.820      ; 4.205      ;
; 0.894 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|txd                                                                                      ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 2.819      ; 4.206      ;
; 0.911 ; bufferedUART:io4|rxBitCount[2]          ; bufferedUART:io4|rxBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 1.202      ;
; 0.916 ; bufferedUART:io4|rxCurrentByteBuffer[1] ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.206      ;
; 0.934 ; bufferedUART:io4|rxCurrentByteBuffer[4] ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.224      ;
; 0.953 ; bufferedUART:io4|txClockCount[1]        ; bufferedUART:io4|txClockCount[1]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.243      ;
; 0.960 ; bufferedUART:io4|txClockCount[3]        ; bufferedUART:io4|txClockCount[3]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.250      ;
; 0.986 ; bufferedUART:io4|txClockCount[0]        ; bufferedUART:io4|txClockCount[0]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.276      ;
; 1.018 ; bufferedUART:io4|rxInPointer[1]         ; bufferedUART:io4|rxInPointer[1]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.308      ;
; 1.026 ; bufferedUART:io4|txBitCount[1]          ; bufferedUART:io4|txBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.316      ;
; 1.031 ; bufferedUART:io4|txState.dataBit        ; bufferedUART:io4|txBitCount[0]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 1.322      ;
; 1.064 ; bufferedUART:io4|rxBitCount[0]          ; bufferedUART:io4|rxBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 1.355      ;
; 1.075 ; bufferedUART:io4|txState.idle           ; bufferedUART:io4|txBuffer[7]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.365      ;
; 1.102 ; bufferedUART:io4|rxClockCount[1]        ; bufferedUART:io4|rxClockCount[2]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.392      ;
; 1.103 ; bufferedUART:io4|txState.dataBit        ; bufferedUART:io4|txBuffer[5]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 1.394      ;
; 1.104 ; bufferedUART:io4|txState.dataBit        ; bufferedUART:io4|txBuffer[4]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 1.395      ;
; 1.110 ; bufferedUART:io4|rxClockCount[0]        ; bufferedUART:io4|rxClockCount[1]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.400      ;
; 1.110 ; bufferedUART:io4|rxClockCount[2]        ; bufferedUART:io4|rxClockCount[3]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.400      ;
; 1.111 ; bufferedUART:io4|rxClockCount[4]        ; bufferedUART:io4|rxClockCount[5]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.401      ;
; 1.113 ; bufferedUART:io4|txClockCount[2]        ; bufferedUART:io4|txClockCount[3]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.403      ;
; 1.119 ; bufferedUART:io4|rxClockCount[2]        ; bufferedUART:io4|rxClockCount[4]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.409      ;
; 1.119 ; bufferedUART:io4|rxClockCount[0]        ; bufferedUART:io4|rxClockCount[2]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.409      ;
; 1.122 ; bufferedUART:io4|txClockCount[2]        ; bufferedUART:io4|txClockCount[4]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.412      ;
; 1.128 ; bufferedUART:io4|rxInPointer[3]         ; bufferedUART:io4|rxInPointer[4]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.418      ;
; 1.137 ; bufferedUART:io4|rxInPointer[4]         ; bufferedUART:io4|rxInPointer[5]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.427      ;
; 1.137 ; bufferedUART:io4|rxClockCount[3]        ; bufferedUART:io4|rxClockCount[4]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.427      ;
; 1.138 ; bufferedUART:io4|txClockCount[4]        ; bufferedUART:io4|txClockCount[5]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.428      ;
; 1.140 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 3.244      ; 4.919      ;
; 1.147 ; bufferedUART:io4|rxInPointer[1]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.499      ; 1.900      ;
; 1.159 ; bufferedUART:io4|rxCurrentByteBuffer[2] ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.449      ;
; 1.159 ; bufferedUART:io4|rxBitCount[3]          ; bufferedUART:io4|rxState.stopBit                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 1.450      ;
; 1.159 ; bufferedUART:io4|rxBitCount[1]          ; bufferedUART:io4|rxBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 1.450      ;
; 1.159 ; bufferedUART:io4|rxInPointer[0]         ; bufferedUART:io4|rxInPointer[1]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.449      ;
; 1.160 ; bufferedUART:io4|rxInPointer[2]         ; bufferedUART:io4|rxInPointer[3]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.450      ;
; 1.168 ; bufferedUART:io4|rxInPointer[0]         ; bufferedUART:io4|rxInPointer[2]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.458      ;
; 1.169 ; bufferedUART:io4|rxInPointer[2]         ; bufferedUART:io4|rxInPointer[4]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.459      ;
; 1.181 ; bufferedUART:io4|txState.stopBit        ; bufferedUART:io4|txState.dataBit                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.471      ;
; 1.184 ; bufferedUART:io4|rxInPointer[3]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.499      ; 1.937      ;
; 1.184 ; bufferedUART:io4|rxBitCount[3]          ; bufferedUART:io4|rxState.dataBit                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 1.475      ;
; 1.188 ; bufferedUART:io4|txBitCount[0]          ; bufferedUART:io4|txBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.478      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'BRG:brg1|baud_clk'                                                                                                                                                                                              ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.455 ; bufferedUART:io1|txd                    ; bufferedUART:io1|txd                                                                                      ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:io1|txState.stopBit        ; bufferedUART:io1|txState.stopBit                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txState.dataBit                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:io1|rxState.stopBit        ; bufferedUART:io1|rxState.stopBit                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:io1|rxState.dataBit        ; bufferedUART:io1|rxState.dataBit                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:io1|rxBitCount[1]          ; bufferedUART:io1|rxBitCount[1]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:io1|rxBitCount[2]          ; bufferedUART:io1|rxBitCount[2]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:io1|rxBitCount[3]          ; bufferedUART:io1|rxBitCount[3]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; bufferedUART:io1|txBuffer[7]            ; bufferedUART:io1|txBuffer[7]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io1|txBitCount[2]          ; bufferedUART:io1|txBitCount[2]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io1|txBitCount[1]          ; bufferedUART:io1|txBitCount[1]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io1|txBitCount[0]          ; bufferedUART:io1|txBitCount[0]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io1|txBitCount[3]          ; bufferedUART:io1|txBitCount[3]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io1|txByteSent             ; bufferedUART:io1|txByteSent                                                                               ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io1|rxState.idle           ; bufferedUART:io1|rxState.idle                                                                             ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.467 ; bufferedUART:io1|rxBitCount[0]          ; bufferedUART:io1|rxBitCount[0]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 0.758      ;
; 0.471 ; bufferedUART:io1|rxCurrentByteBuffer[0] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.510      ; 1.235      ;
; 0.500 ; bufferedUART:io1|rxCurrentByteBuffer[2] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.510      ; 1.264      ;
; 0.517 ; bufferedUART:io1|rxCurrentByteBuffer[1] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.510      ; 1.281      ;
; 0.529 ; bufferedUART:io1|rxCurrentByteBuffer[1] ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 0.820      ;
; 0.529 ; bufferedUART:io1|rxCurrentByteBuffer[2] ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 0.820      ;
; 0.529 ; bufferedUART:io1|rxCurrentByteBuffer[3] ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 0.820      ;
; 0.532 ; bufferedUART:io1|rxCurrentByteBuffer[4] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.510      ; 1.296      ;
; 0.645 ; bufferedUART:io1|txBuffer[2]            ; bufferedUART:io1|txBuffer[1]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.935      ;
; 0.646 ; bufferedUART:io1|txBuffer[1]            ; bufferedUART:io1|txBuffer[0]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.936      ;
; 0.646 ; bufferedUART:io1|txBuffer[3]            ; bufferedUART:io1|txBuffer[2]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.936      ;
; 0.648 ; bufferedUART:io1|txBuffer[6]            ; bufferedUART:io1|txBuffer[5]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.938      ;
; 0.670 ; bufferedUART:io1|rxCurrentByteBuffer[6] ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 0.961      ;
; 0.671 ; bufferedUART:io1|rxCurrentByteBuffer[5] ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 0.962      ;
; 0.705 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txd                                                                                      ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 3.255      ; 4.453      ;
; 0.718 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txBuffer[7]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 3.245      ; 4.456      ;
; 0.725 ; bufferedUART:io1|rxCurrentByteBuffer[4] ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.016      ;
; 0.743 ; bufferedUART:io1|rxClockCount[5]        ; bufferedUART:io1|rxClockCount[5]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.034      ;
; 0.746 ; bufferedUART:io1|txClockCount[1]        ; bufferedUART:io1|txClockCount[1]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.037      ;
; 0.747 ; bufferedUART:io1|txBuffer[4]            ; bufferedUART:io1|txBuffer[3]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.037      ;
; 0.747 ; bufferedUART:io1|txBuffer[5]            ; bufferedUART:io1|txBuffer[4]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.037      ;
; 0.749 ; bufferedUART:io1|txClockCount[2]        ; bufferedUART:io1|txClockCount[2]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.040      ;
; 0.750 ; bufferedUART:io1|rxState.dataBit        ; bufferedUART:io1|rxBitCount[1]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.041      ;
; 0.750 ; bufferedUART:io1|rxState.dataBit        ; bufferedUART:io1|rxBitCount[2]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.041      ;
; 0.750 ; bufferedUART:io1|rxState.dataBit        ; bufferedUART:io1|rxBitCount[3]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.041      ;
; 0.750 ; bufferedUART:io1|rxState.dataBit        ; bufferedUART:io1|rxBitCount[0]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.041      ;
; 0.759 ; bufferedUART:io1|txClockCount[4]        ; bufferedUART:io1|txClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.050      ;
; 0.766 ; bufferedUART:io1|rxInPointer[1]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.505      ; 1.525      ;
; 0.766 ; bufferedUART:io1|rxBitCount[1]          ; bufferedUART:io1|rxBitCount[2]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.057      ;
; 0.770 ; bufferedUART:io1|rxCurrentByteBuffer[6] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.510      ; 1.534      ;
; 0.772 ; bufferedUART:io1|txClockCount[0]        ; bufferedUART:io1|txClockCount[0]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.063      ;
; 0.776 ; bufferedUART:io1|txClockCount[5]        ; bufferedUART:io1|txClockCount[5]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.067      ;
; 0.777 ; bufferedUART:io1|rxBitCount[0]          ; bufferedUART:io1|rxBitCount[1]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.068      ;
; 0.778 ; bufferedUART:io1|rxClockCount[3]        ; bufferedUART:io1|rxClockCount[3]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.069      ;
; 0.778 ; bufferedUART:io1|rxBitCount[0]          ; bufferedUART:io1|rxBitCount[2]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.069      ;
; 0.786 ; bufferedUART:io1|rxCurrentByteBuffer[5] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.510      ; 1.550      ;
; 0.791 ; bufferedUART:io1|rxInPointer[5]         ; bufferedUART:io1|rxInPointer[5]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.082      ;
; 0.811 ; bufferedUART:io1|txState.idle           ; bufferedUART:io1|txByteSent                                                                               ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.101      ;
; 0.811 ; bufferedUART:io1|rxInPointer[3]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.505      ; 1.570      ;
; 0.817 ; bufferedUART:io1|rxInPointer[2]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.505      ; 1.576      ;
; 0.832 ; bufferedUART:io1|txBitCount[0]          ; bufferedUART:io1|txBitCount[1]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.122      ;
; 0.860 ; bufferedUART:io1|rxCurrentByteBuffer[7] ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.151      ;
; 0.963 ; bufferedUART:io1|rxClockCount[1]        ; bufferedUART:io1|rxClockCount[1]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.254      ;
; 0.966 ; bufferedUART:io1|rxCurrentByteBuffer[7] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.510      ; 1.730      ;
; 0.968 ; bufferedUART:io1|rxClockCount[0]        ; bufferedUART:io1|rxClockCount[0]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.259      ;
; 0.970 ; bufferedUART:io1|rxClockCount[4]        ; bufferedUART:io1|rxClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.261      ;
; 0.972 ; bufferedUART:io1|rxClockCount[2]        ; bufferedUART:io1|rxClockCount[2]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.263      ;
; 0.984 ; bufferedUART:io1|rxInPointer[3]         ; bufferedUART:io1|rxInPointer[3]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.275      ;
; 0.984 ; bufferedUART:io1|rxInPointer[2]         ; bufferedUART:io1|rxInPointer[2]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.275      ;
; 0.986 ; bufferedUART:io1|txBuffer[7]            ; bufferedUART:io1|txBuffer[6]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.086      ; 1.284      ;
; 0.987 ; bufferedUART:io1|rxInPointer[4]         ; bufferedUART:io1|rxInPointer[4]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.278      ;
; 0.991 ; bufferedUART:io1|rxInPointer[1]         ; bufferedUART:io1|rxInPointer[1]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.282      ;
; 1.013 ; bufferedUART:io1|txClockCount[3]        ; bufferedUART:io1|txClockCount[3]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.304      ;
; 1.024 ; bufferedUART:io1|rxInPointer[0]         ; bufferedUART:io1|rxInPointer[0]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.315      ;
; 1.081 ; bufferedUART:io1|rxInPointer[0]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.505      ; 1.840      ;
; 1.097 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxCurrentByteBuffer[7]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 3.254      ; 4.844      ;
; 1.097 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 3.254      ; 4.844      ;
; 1.097 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 3.254      ; 4.844      ;
; 1.097 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 3.254      ; 4.844      ;
; 1.097 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 3.254      ; 4.844      ;
; 1.097 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 3.254      ; 4.844      ;
; 1.097 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 3.254      ; 4.844      ;
; 1.097 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 3.254      ; 4.844      ;
; 1.101 ; bufferedUART:io1|txClockCount[1]        ; bufferedUART:io1|txClockCount[2]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.392      ;
; 1.110 ; bufferedUART:io1|txClockCount[0]        ; bufferedUART:io1|txClockCount[1]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.401      ;
; 1.110 ; bufferedUART:io1|txClockCount[2]        ; bufferedUART:io1|txClockCount[3]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.401      ;
; 1.119 ; bufferedUART:io1|txClockCount[2]        ; bufferedUART:io1|txClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; bufferedUART:io1|txClockCount[0]        ; bufferedUART:io1|txClockCount[2]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.410      ;
; 1.120 ; bufferedUART:io1|txClockCount[4]        ; bufferedUART:io1|txClockCount[5]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.411      ;
; 1.133 ; bufferedUART:io1|rxClockCount[3]        ; bufferedUART:io1|rxClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.424      ;
; 1.207 ; bufferedUART:io1|txBitCount[2]          ; bufferedUART:io1|txBitCount[3]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.497      ;
; 1.214 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txBuffer[0]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 3.235      ; 4.942      ;
; 1.214 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txBuffer[1]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 3.235      ; 4.942      ;
; 1.214 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txBuffer[2]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 3.235      ; 4.942      ;
; 1.214 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txBuffer[3]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 3.235      ; 4.942      ;
; 1.214 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txBuffer[4]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 3.235      ; 4.942      ;
; 1.214 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txBuffer[5]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 3.235      ; 4.942      ;
; 1.214 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txBuffer[6]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 3.235      ; 4.942      ;
; 1.214 ; bufferedUART:io1|txClockCount[5]        ; bufferedUART:io1|txState.dataBit                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.505      ;
; 1.219 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txBuffer[7]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; -0.500       ; 3.245      ; 4.457      ;
; 1.232 ; bufferedUART:io1|txClockCount[1]        ; bufferedUART:io1|txClockCount[3]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.523      ;
; 1.241 ; bufferedUART:io1|txClockCount[1]        ; bufferedUART:io1|txClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.532      ;
; 1.245 ; bufferedUART:io1|txClockCount[5]        ; bufferedUART:io1|txState.stopBit                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.536      ;
; 1.250 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txd                                                                                      ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; -0.500       ; 3.255      ; 4.498      ;
; 1.250 ; bufferedUART:io1|txClockCount[2]        ; bufferedUART:io1|txClockCount[5]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.079      ; 1.541      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.456 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.758      ;
; 0.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.778      ;
; 0.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.784      ;
; 0.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.785      ;
; 0.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.787      ;
; 0.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.787      ;
; 0.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.793      ;
; 0.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.795      ;
; 0.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.796      ;
; 0.511 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.801      ;
; 0.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.802      ;
; 0.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.802      ;
; 0.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.802      ;
; 0.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.802      ;
; 0.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.803      ;
; 0.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.803      ;
; 0.513 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.803      ;
; 0.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.803      ;
; 0.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.804      ;
; 0.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.805      ;
; 0.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.810      ;
; 0.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.812      ;
; 0.531 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.821      ;
; 0.573 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                           ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.402      ; 1.229      ;
; 0.580 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                           ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.402      ; 1.236      ;
; 0.581 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                           ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.393      ; 1.228      ;
; 0.582 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                           ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_datain_reg0                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.402      ; 1.238      ;
; 0.585 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                                           ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.393      ; 1.232      ;
; 0.590 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                           ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.402      ; 1.246      ;
; 0.590 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                                           ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.393      ; 1.237      ;
; 0.597 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                                           ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.393      ; 1.244      ;
; 0.599 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                                           ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.393      ; 1.246      ;
; 0.600 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                                          ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_address_reg0                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.393      ; 1.247      ;
; 0.600 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                                           ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.393      ; 1.247      ;
; 0.604 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                                           ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.393      ; 1.251      ;
; 0.607 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                           ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.402      ; 1.263      ;
; 0.615 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                                           ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.393      ; 1.262      ;
; 0.616 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                                           ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.393      ; 1.263      ;
; 0.628 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                                          ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.393      ; 1.275      ;
; 0.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.934      ;
; 0.646 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.935      ;
; 0.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.935      ;
; 0.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.936      ;
; 0.649 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.938      ;
; 0.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.944      ;
; 0.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.948      ;
; 0.674 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                           ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.964      ;
; 0.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.974      ;
; 0.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.978      ;
; 0.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.978      ;
; 0.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.986      ;
; 0.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.987      ;
; 0.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.991      ;
; 0.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.992      ;
; 0.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.992      ;
; 0.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.999      ;
; 0.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.999      ;
; 0.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.998      ;
; 0.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.000      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.000      ;
; 0.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.003      ;
; 0.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.007      ;
; 0.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.007      ;
; 0.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.010      ;
; 0.735 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                                           ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.024      ;
; 0.735 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                                           ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.024      ;
; 0.735 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                                          ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.024      ;
; 0.736 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                                           ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.025      ;
; 0.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.026      ;
; 0.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.032      ;
; 0.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.034      ;
; 0.749 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                           ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_datain_reg0                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.402      ; 1.405      ;
; 0.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.039      ;
; 0.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.040      ;
; 0.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.040      ;
; 0.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.043      ;
; 0.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.043      ;
; 0.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.044      ;
; 0.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.054      ;
; 0.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.055      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cpuClock'                                                                                                       ;
+-------+-------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.456 ; T80s:cpu1|T80:u0|MCycle[0]    ; T80s:cpu1|T80:u0|MCycle[0]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; T80s:cpu1|T80:u0|IntCycle     ; T80s:cpu1|T80:u0|IntCycle      ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; T80s:cpu1|T80:u0|TState[0]    ; T80s:cpu1|T80:u0|TState[0]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; T80s:cpu1|T80:u0|TState[1]    ; T80s:cpu1|T80:u0|TState[1]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; T80s:cpu1|T80:u0|Halt_FF      ; T80s:cpu1|T80:u0|Halt_FF       ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; T80s:cpu1|T80:u0|PC[0]        ; T80s:cpu1|T80:u0|PC[0]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; T80s:cpu1|T80:u0|BTR_r        ; T80s:cpu1|T80:u0|BTR_r         ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; T80s:cpu1|T80:u0|TState[2]    ; T80s:cpu1|T80:u0|TState[2]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; T80s:cpu1|T80:u0|IntE_FF2     ; T80s:cpu1|T80:u0|IntE_FF2      ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; T80s:cpu1|T80:u0|IntE_FF1     ; T80s:cpu1|T80:u0|IntE_FF1      ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; T80s:cpu1|T80:u0|Alternate    ; T80s:cpu1|T80:u0|Alternate     ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; T80s:cpu1|T80:u0|XY_Ind       ; T80s:cpu1|T80:u0|XY_Ind        ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; T80s:cpu1|T80:u0|R[7]         ; T80s:cpu1|T80:u0|R[7]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 0.746      ;
; 0.528 ; T80s:cpu1|T80:u0|ACC[7]       ; T80s:cpu1|T80:u0|Ap[7]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 0.819      ;
; 0.536 ; T80s:cpu1|T80:u0|ACC[0]       ; T80s:cpu1|T80:u0|Ap[0]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 0.827      ;
; 0.536 ; T80s:cpu1|T80:u0|ACC[1]       ; T80s:cpu1|T80:u0|Ap[1]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 0.827      ;
; 0.538 ; T80s:cpu1|T80:u0|ACC[6]       ; T80s:cpu1|T80:u0|Ap[6]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 0.829      ;
; 0.643 ; T80s:cpu1|T80:u0|Ap[4]        ; T80s:cpu1|T80:u0|ACC[4]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 0.934      ;
; 0.645 ; T80s:cpu1|T80:u0|Ap[6]        ; T80s:cpu1|T80:u0|ACC[6]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 0.936      ;
; 0.690 ; T80s:cpu1|T80:u0|R[6]         ; T80s:cpu1|T80:u0|R[6]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 0.980      ;
; 0.710 ; T80s:cpu1|T80:u0|Auto_Wait_t1 ; T80s:cpu1|T80:u0|Auto_Wait_t2  ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.000      ;
; 0.728 ; T80s:cpu1|T80:u0|I[5]         ; T80s:cpu1|T80:u0|A[13]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.018      ;
; 0.728 ; T80s:cpu1|T80:u0|F[5]         ; T80s:cpu1|T80:u0|Fp[5]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.077      ; 1.017      ;
; 0.729 ; T80s:cpu1|T80:u0|ACC[5]       ; T80s:cpu1|T80:u0|Ap[5]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.020      ;
; 0.729 ; T80s:cpu1|T80:u0|F[3]         ; T80s:cpu1|T80:u0|Fp[3]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.077      ; 1.018      ;
; 0.730 ; T80s:cpu1|T80:u0|ACC[2]       ; T80s:cpu1|T80:u0|I[2]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.021      ;
; 0.733 ; T80s:cpu1|T80:u0|ACC[3]       ; T80s:cpu1|T80:u0|Ap[3]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.024      ;
; 0.734 ; T80s:cpu1|T80:u0|ACC[2]       ; T80s:cpu1|T80:u0|Ap[2]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.025      ;
; 0.734 ; T80s:cpu1|T80:u0|ACC[4]       ; T80s:cpu1|T80:u0|Ap[4]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.025      ;
; 0.740 ; T80s:cpu1|T80:u0|Alternate    ; T80s:cpu1|T80:u0|RegAddrB_r[2] ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.030      ;
; 0.742 ; T80s:cpu1|T80:u0|Ap[2]        ; T80s:cpu1|T80:u0|ACC[2]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.033      ;
; 0.742 ; T80s:cpu1|T80:u0|Alternate    ; T80s:cpu1|T80:u0|RegAddrC[2]   ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.032      ;
; 0.755 ; T80s:cpu1|T80:u0|ACC[1]       ; T80s:cpu1|T80:u0|I[1]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.046      ;
; 0.763 ; T80s:cpu1|T80:u0|Ap[7]        ; T80s:cpu1|T80:u0|ACC[7]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.054      ;
; 0.763 ; T80s:cpu1|T80:u0|Ap[1]        ; T80s:cpu1|T80:u0|ACC[1]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.054      ;
; 0.765 ; T80s:cpu1|T80:u0|R[1]         ; T80s:cpu1|T80:u0|R[1]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.055      ;
; 0.767 ; T80s:cpu1|T80:u0|R[3]         ; T80s:cpu1|T80:u0|R[3]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.057      ;
; 0.769 ; T80s:cpu1|T80:u0|R[2]         ; T80s:cpu1|T80:u0|R[2]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.059      ;
; 0.769 ; T80s:cpu1|T80:u0|R[4]         ; T80s:cpu1|T80:u0|R[4]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.059      ;
; 0.784 ; T80s:cpu1|T80:u0|R[0]         ; T80s:cpu1|T80:u0|R[0]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.074      ;
; 0.790 ; T80s:cpu1|T80:u0|Ap[3]        ; T80s:cpu1|T80:u0|ACC[3]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.081      ;
; 0.791 ; T80s:cpu1|T80:u0|R[5]         ; T80s:cpu1|T80:u0|R[5]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.081      ;
; 0.792 ; T80s:cpu1|T80:u0|Ap[0]        ; T80s:cpu1|T80:u0|ACC[0]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.083      ;
; 0.795 ; T80s:cpu1|T80:u0|Alternate    ; T80s:cpu1|T80:u0|RegAddrA_r[2] ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.085      ;
; 0.807 ; T80s:cpu1|T80:u0|MCycle[2]    ; T80s:cpu1|T80:u0|MCycle[2]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.097      ;
; 0.864 ; T80s:cpu1|T80:u0|Auto_Wait_t2 ; T80s:cpu1|T80:u0|TState[2]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.154      ;
; 0.869 ; T80s:cpu1|T80:u0|Auto_Wait_t2 ; T80s:cpu1|T80:u0|TState[1]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.159      ;
; 0.887 ; T80s:cpu1|T80:u0|XY_Ind       ; T80s:cpu1|T80:u0|RegAddrA_r[0] ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.177      ;
; 0.888 ; T80s:cpu1|T80:u0|TState[0]    ; T80s:cpu1|T80:u0|TState[1]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.178      ;
; 0.906 ; T80s:cpu1|T80:u0|XY_State[1]  ; T80s:cpu1|T80:u0|RegAddrC[2]   ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.196      ;
; 0.907 ; T80s:cpu1|T80:u0|XY_State[1]  ; T80s:cpu1|T80:u0|RegAddrB_r[2] ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.197      ;
; 0.907 ; T80s:cpu1|T80:u0|XY_State[1]  ; T80s:cpu1|T80:u0|RegAddrA_r[2] ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.197      ;
; 0.911 ; T80s:cpu1|T80:u0|XY_Ind       ; T80s:cpu1|T80:u0|RegAddrB_r[0] ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.201      ;
; 1.006 ; T80s:cpu1|T80:u0|Ap[5]        ; T80s:cpu1|T80:u0|ACC[5]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.297      ;
; 1.010 ; T80s:cpu1|T80:u0|ACC[4]       ; T80s:cpu1|T80:u0|I[4]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.301      ;
; 1.058 ; T80s:cpu1|T80:u0|ACC[5]       ; T80s:cpu1|T80:u0|ACC[5]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.349      ;
; 1.098 ; T80s:cpu1|T80:u0|A[3]         ; T80s:cpu1|DI_Reg[6]            ; cpuClock     ; cpuClock    ; 0.000        ; 2.558      ; 3.868      ;
; 1.099 ; T80s:cpu1|T80:u0|A[3]         ; T80s:cpu1|DI_Reg[5]            ; cpuClock     ; cpuClock    ; 0.000        ; 2.558      ; 3.869      ;
; 1.114 ; T80s:cpu1|T80:u0|XY_State[0]  ; T80s:cpu1|T80:u0|RegAddrB_r[0] ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.404      ;
; 1.116 ; T80s:cpu1|T80:u0|A[3]         ; T80s:cpu1|DI_Reg[4]            ; cpuClock     ; cpuClock    ; 0.000        ; 3.043      ; 4.371      ;
; 1.120 ; T80s:cpu1|T80:u0|R[1]         ; T80s:cpu1|T80:u0|R[2]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.410      ;
; 1.121 ; T80s:cpu1|T80:u0|R[3]         ; T80s:cpu1|T80:u0|R[4]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.411      ;
; 1.128 ; T80s:cpu1|T80:u0|Auto_Wait_t2 ; T80s:cpu1|T80:u0|TState[0]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.418      ;
; 1.128 ; T80s:cpu1|T80:u0|R[0]         ; T80s:cpu1|T80:u0|R[1]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.418      ;
; 1.130 ; T80s:cpu1|T80:u0|R[2]         ; T80s:cpu1|T80:u0|R[3]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.420      ;
; 1.130 ; T80s:cpu1|T80:u0|R[4]         ; T80s:cpu1|T80:u0|R[5]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.420      ;
; 1.137 ; T80s:cpu1|T80:u0|R[0]         ; T80s:cpu1|T80:u0|R[2]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.427      ;
; 1.139 ; T80s:cpu1|T80:u0|R[4]         ; T80s:cpu1|T80:u0|R[6]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.429      ;
; 1.139 ; T80s:cpu1|T80:u0|R[2]         ; T80s:cpu1|T80:u0|R[4]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.429      ;
; 1.144 ; T80s:cpu1|T80:u0|XY_Ind       ; T80s:cpu1|T80:u0|RegAddrA_r[2] ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.434      ;
; 1.145 ; T80s:cpu1|T80:u0|R[5]         ; T80s:cpu1|T80:u0|R[6]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.435      ;
; 1.163 ; T80s:cpu1|T80:u0|MCycle[0]    ; T80s:cpu1|T80:u0|Pre_XY_F_M[0] ; cpuClock     ; cpuClock    ; 0.000        ; 0.077      ; 1.452      ;
; 1.174 ; T80s:cpu1|T80:u0|TmpAddr[4]   ; T80s:cpu1|T80:u0|PC[4]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.464      ;
; 1.199 ; T80s:cpu1|T80:u0|I[3]         ; T80s:cpu1|T80:u0|A[11]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.077      ; 1.488      ;
; 1.205 ; T80s:cpu1|T80:u0|F[2]         ; T80s:cpu1|T80:u0|Fp[2]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.077      ; 1.494      ;
; 1.212 ; T80s:cpu1|T80:u0|TmpAddr[8]   ; T80s:cpu1|T80:u0|A[8]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.502      ;
; 1.217 ; T80s:cpu1|T80:u0|ACC[3]       ; T80s:cpu1|T80:u0|I[3]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.088      ; 1.517      ;
; 1.234 ; T80s:cpu1|T80:u0|F[6]         ; T80s:cpu1|T80:u0|Fp[6]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.077      ; 1.523      ;
; 1.238 ; T80s:cpu1|T80:u0|XY_Ind       ; T80s:cpu1|T80:u0|RegAddrB_r[2] ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.528      ;
; 1.246 ; T80s:cpu1|T80:u0|MCycle[1]    ; T80s:cpu1|T80:u0|MCycle[1]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.536      ;
; 1.251 ; T80s:cpu1|T80:u0|R[1]         ; T80s:cpu1|T80:u0|R[3]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.541      ;
; 1.252 ; T80s:cpu1|T80:u0|R[3]         ; T80s:cpu1|T80:u0|R[5]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.542      ;
; 1.253 ; T80s:cpu1|T80:u0|BusB[5]      ; T80s:cpu1|T80:u0|F[5]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.543      ;
; 1.260 ; T80s:cpu1|T80:u0|R[1]         ; T80s:cpu1|T80:u0|R[4]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.550      ;
; 1.261 ; T80s:cpu1|T80:u0|R[3]         ; T80s:cpu1|T80:u0|R[6]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.551      ;
; 1.264 ; T80s:cpu1|T80:u0|I[1]         ; T80s:cpu1|T80:u0|A[9]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.077      ; 1.553      ;
; 1.266 ; T80s:cpu1|T80:u0|A[1]         ; T80s:cpu1|DI_Reg[5]            ; cpuClock     ; cpuClock    ; 0.000        ; 2.558      ; 4.036      ;
; 1.268 ; T80s:cpu1|T80:u0|R[0]         ; T80s:cpu1|T80:u0|R[3]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.558      ;
; 1.270 ; T80s:cpu1|T80:u0|R[2]         ; T80s:cpu1|T80:u0|R[5]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.560      ;
; 1.272 ; T80s:cpu1|T80:u0|XY_State[0]  ; T80s:cpu1|T80:u0|RegAddrA_r[0] ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.562      ;
; 1.273 ; T80s:cpu1|T80:u0|XY_State[1]  ; T80s:cpu1|T80:u0|RegAddrB_r[0] ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.563      ;
; 1.274 ; T80s:cpu1|T80:u0|XY_State[1]  ; T80s:cpu1|T80:u0|RegAddrA_r[0] ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.564      ;
; 1.276 ; T80s:cpu1|T80:u0|TState[0]    ; T80s:cpu1|T80:u0|TState[2]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.566      ;
; 1.277 ; T80s:cpu1|T80:u0|R[0]         ; T80s:cpu1|T80:u0|R[4]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.567      ;
; 1.279 ; T80s:cpu1|T80:u0|R[2]         ; T80s:cpu1|T80:u0|R[6]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.569      ;
; 1.282 ; T80s:cpu1|T80:u0|I[4]         ; T80s:cpu1|T80:u0|ACC[4]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.573      ;
; 1.324 ; T80s:cpu1|T80:u0|No_BTR       ; T80s:cpu1|T80:u0|BTR_r         ; cpuClock     ; cpuClock    ; 0.000        ; 0.077      ; 1.613      ;
; 1.325 ; T80s:cpu1|T80:u0|IntCycle     ; T80s:cpu1|T80:u0|Auto_Wait_t1  ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.615      ;
; 1.335 ; T80s:cpu1|T80:u0|A[1]         ; T80s:cpu1|DI_Reg[6]            ; cpuClock     ; cpuClock    ; 0.000        ; 2.558      ; 4.105      ;
; 1.344 ; T80s:cpu1|T80:u0|ACC[1]       ; T80s:cpu1|T80:u0|ACC[1]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.635      ;
+-------+-------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'BRG:brg1|baud_clk'                                                                                            ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                          ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; -4.720 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.421      ; 6.642      ;
; -4.720 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.421      ; 6.642      ;
; -4.720 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.421      ; 6.642      ;
; -4.720 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.421      ; 6.642      ;
; -4.720 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.421      ; 6.642      ;
; -4.720 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.421      ; 6.642      ;
; -4.720 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txByteSent      ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.421      ; 6.642      ;
; -4.688 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.421      ; 6.610      ;
; -4.688 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.421      ; 6.610      ;
; -4.688 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.421      ; 6.610      ;
; -4.688 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.421      ; 6.610      ;
; -4.688 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.421      ; 6.610      ;
; -4.688 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.421      ; 6.610      ;
; -4.688 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txByteSent      ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.421      ; 6.610      ;
; -4.616 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.546      ;
; -4.616 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.546      ;
; -4.616 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.546      ;
; -4.616 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.546      ;
; -4.616 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.546      ;
; -4.616 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.546      ;
; -4.616 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.546      ;
; -4.616 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.546      ;
; -4.616 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.546      ;
; -4.616 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.546      ;
; -4.616 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.546      ;
; -4.616 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.546      ;
; -4.584 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.514      ;
; -4.584 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.514      ;
; -4.584 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.514      ;
; -4.584 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.514      ;
; -4.584 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.514      ;
; -4.584 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.514      ;
; -4.584 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.514      ;
; -4.584 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.514      ;
; -4.584 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.514      ;
; -4.584 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.514      ;
; -4.584 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.514      ;
; -4.584 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.514      ;
; -4.556 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.430      ; 6.487      ;
; -4.556 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.430      ; 6.487      ;
; -4.556 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.430      ; 6.487      ;
; -4.556 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.430      ; 6.487      ;
; -4.556 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.430      ; 6.487      ;
; -4.556 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.430      ; 6.487      ;
; -4.556 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.430      ; 6.487      ;
; -4.556 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.430      ; 6.487      ;
; -4.524 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.430      ; 6.455      ;
; -4.524 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.430      ; 6.455      ;
; -4.524 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.430      ; 6.455      ;
; -4.524 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.430      ; 6.455      ;
; -4.524 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.430      ; 6.455      ;
; -4.524 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.430      ; 6.455      ;
; -4.524 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.430      ; 6.455      ;
; -4.524 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.430      ; 6.455      ;
; -4.465 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.421      ; 6.387      ;
; -4.465 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.421      ; 6.387      ;
; -4.465 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.421      ; 6.387      ;
; -4.465 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.421      ; 6.387      ;
; -4.465 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.421      ; 6.387      ;
; -4.465 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.421      ; 6.387      ;
; -4.465 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txByteSent      ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.421      ; 6.387      ;
; -4.406 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|rxState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.481      ; 6.388      ;
; -4.406 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|txBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.481      ; 6.388      ;
; -4.406 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|txBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.481      ; 6.388      ;
; -4.406 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|txBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.481      ; 6.388      ;
; -4.406 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|txBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.481      ; 6.388      ;
; -4.406 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|txState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.481      ; 6.388      ;
; -4.406 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|txByteSent      ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.481      ; 6.388      ;
; -4.361 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.291      ;
; -4.361 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.291      ;
; -4.361 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.291      ;
; -4.361 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.291      ;
; -4.361 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.291      ;
; -4.361 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.291      ;
; -4.361 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.291      ;
; -4.361 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.291      ;
; -4.361 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.291      ;
; -4.361 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.291      ;
; -4.361 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.291      ;
; -4.361 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.429      ; 6.291      ;
; -4.339 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.977     ; 3.863      ;
; -4.339 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.977     ; 3.863      ;
; -4.339 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.977     ; 3.863      ;
; -4.339 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.977     ; 3.863      ;
; -4.339 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.977     ; 3.863      ;
; -4.339 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.977     ; 3.863      ;
; -4.339 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txByteSent      ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.977     ; 3.863      ;
; -4.302 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|rxClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.489      ; 6.292      ;
; -4.302 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|rxClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.489      ; 6.292      ;
; -4.302 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|rxClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.489      ; 6.292      ;
; -4.302 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|rxClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.489      ; 6.292      ;
; -4.302 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|rxClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.489      ; 6.292      ;
; -4.302 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|rxState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.489      ; 6.292      ;
; -4.302 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|rxBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.489      ; 6.292      ;
; -4.302 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|rxBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.489      ; 6.292      ;
; -4.302 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|rxBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.489      ; 6.292      ;
; -4.302 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|rxBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.489      ; 6.292      ;
; -4.302 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|rxState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.489      ; 6.292      ;
; -4.302 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|rxClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.489      ; 6.292      ;
; -4.301 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.430      ; 6.232      ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'BRG:brg2|baud_clk'                                                                                            ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                          ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; -4.641 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.410     ; 3.732      ;
; -4.641 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.410     ; 3.732      ;
; -4.641 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txByteSent      ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.410     ; 3.732      ;
; -4.605 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.414     ; 3.692      ;
; -4.605 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.414     ; 3.692      ;
; -4.605 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.414     ; 3.692      ;
; -4.605 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.414     ; 3.692      ;
; -4.605 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.414     ; 3.692      ;
; -4.605 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.414     ; 3.692      ;
; -4.605 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.414     ; 3.692      ;
; -4.589 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.988      ; 6.078      ;
; -4.589 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.988      ; 6.078      ;
; -4.589 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txByteSent      ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.988      ; 6.078      ;
; -4.574 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txBitCount[0]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.415     ; 3.660      ;
; -4.574 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txBitCount[1]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.415     ; 3.660      ;
; -4.574 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txBitCount[2]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.415     ; 3.660      ;
; -4.574 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txBitCount[3]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.415     ; 3.660      ;
; -4.557 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.988      ; 6.046      ;
; -4.557 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.988      ; 6.046      ;
; -4.557 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txByteSent      ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.988      ; 6.046      ;
; -4.553 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.984      ; 6.038      ;
; -4.553 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.984      ; 6.038      ;
; -4.553 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.984      ; 6.038      ;
; -4.553 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.984      ; 6.038      ;
; -4.553 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.984      ; 6.038      ;
; -4.553 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.984      ; 6.038      ;
; -4.553 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.984      ; 6.038      ;
; -4.522 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txBitCount[0]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 6.006      ;
; -4.522 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txBitCount[1]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 6.006      ;
; -4.522 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txBitCount[2]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 6.006      ;
; -4.522 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txBitCount[3]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 6.006      ;
; -4.521 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.984      ; 6.006      ;
; -4.521 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.984      ; 6.006      ;
; -4.521 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.984      ; 6.006      ;
; -4.521 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.984      ; 6.006      ;
; -4.521 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.984      ; 6.006      ;
; -4.521 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.984      ; 6.006      ;
; -4.521 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.984      ; 6.006      ;
; -4.490 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txBitCount[0]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.974      ;
; -4.490 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txBitCount[1]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.974      ;
; -4.490 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txBitCount[2]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.974      ;
; -4.490 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txBitCount[3]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.974      ;
; -4.387 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.411     ; 3.477      ;
; -4.387 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.411     ; 3.477      ;
; -4.387 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txByteSent      ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.411     ; 3.477      ;
; -4.364 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.415     ; 3.450      ;
; -4.364 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.415     ; 3.450      ;
; -4.364 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.415     ; 3.450      ;
; -4.364 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.415     ; 3.450      ;
; -4.364 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.415     ; 3.450      ;
; -4.364 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.415     ; 3.450      ;
; -4.364 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.415     ; 3.450      ;
; -4.351 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.415     ; 3.437      ;
; -4.351 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.415     ; 3.437      ;
; -4.351 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.415     ; 3.437      ;
; -4.351 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.415     ; 3.437      ;
; -4.351 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.415     ; 3.437      ;
; -4.351 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.415     ; 3.437      ;
; -4.351 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.415     ; 3.437      ;
; -4.334 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.988      ; 5.823      ;
; -4.334 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.988      ; 5.823      ;
; -4.334 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txByteSent      ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.988      ; 5.823      ;
; -4.320 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txBitCount[0]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.416     ; 3.405      ;
; -4.320 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txBitCount[1]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.416     ; 3.405      ;
; -4.320 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txBitCount[2]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.416     ; 3.405      ;
; -4.320 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txBitCount[3]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.416     ; 3.405      ;
; -4.312 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.796      ;
; -4.312 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.796      ;
; -4.312 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.796      ;
; -4.312 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.796      ;
; -4.312 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.796      ;
; -4.312 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.796      ;
; -4.312 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.796      ;
; -4.298 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.984      ; 5.783      ;
; -4.298 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.984      ; 5.783      ;
; -4.298 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.984      ; 5.783      ;
; -4.298 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.984      ; 5.783      ;
; -4.298 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.984      ; 5.783      ;
; -4.298 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.984      ; 5.783      ;
; -4.298 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.984      ; 5.783      ;
; -4.280 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.415     ; 3.366      ;
; -4.280 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxBitCount[0]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.415     ; 3.366      ;
; -4.280 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxBitCount[1]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.415     ; 3.366      ;
; -4.280 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxBitCount[2]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.415     ; 3.366      ;
; -4.280 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxBitCount[3]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.415     ; 3.366      ;
; -4.280 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.415     ; 3.366      ;
; -4.280 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|rxClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.764      ;
; -4.280 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|rxClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.764      ;
; -4.280 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|rxClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.764      ;
; -4.280 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|rxState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.764      ;
; -4.280 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|rxClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.764      ;
; -4.280 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|rxClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.764      ;
; -4.280 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|rxClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.764      ;
; -4.267 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txBitCount[0]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.751      ;
; -4.267 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txBitCount[1]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.751      ;
; -4.267 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txBitCount[2]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.751      ;
; -4.267 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txBitCount[3]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.751      ;
; -4.228 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.712      ;
; -4.228 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxBitCount[0]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.712      ;
; -4.228 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxBitCount[1]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.983      ; 5.712      ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'BRG:brg3|baud_clk'                                                                                            ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                          ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; -4.499 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.252     ; 3.748      ;
; -4.499 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.252     ; 3.748      ;
; -4.499 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.252     ; 3.748      ;
; -4.499 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.252     ; 3.748      ;
; -4.499 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.252     ; 3.748      ;
; -4.488 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.251     ; 3.738      ;
; -4.488 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.251     ; 3.738      ;
; -4.488 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.251     ; 3.738      ;
; -4.488 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.251     ; 3.738      ;
; -4.488 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.251     ; 3.738      ;
; -4.488 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.251     ; 3.738      ;
; -4.488 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.251     ; 3.738      ;
; -4.488 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.251     ; 3.738      ;
; -4.391 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txByteSent      ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.251     ; 3.641      ;
; -4.353 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.246     ; 3.608      ;
; -4.353 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.246     ; 3.608      ;
; -4.352 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.251     ; 3.602      ;
; -4.352 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.251     ; 3.602      ;
; -4.352 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.251     ; 3.602      ;
; -4.352 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.251     ; 3.602      ;
; -4.352 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.251     ; 3.602      ;
; -4.341 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.250     ; 3.592      ;
; -4.341 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.250     ; 3.592      ;
; -4.341 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.250     ; 3.592      ;
; -4.341 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.250     ; 3.592      ;
; -4.341 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.250     ; 3.592      ;
; -4.341 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.250     ; 3.592      ;
; -4.341 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.250     ; 3.592      ;
; -4.341 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.250     ; 3.592      ;
; -4.319 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.246     ; 3.574      ;
; -4.319 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.246     ; 3.574      ;
; -4.319 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.246     ; 3.574      ;
; -4.319 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.246     ; 3.574      ;
; -4.319 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.246     ; 3.574      ;
; -4.319 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.246     ; 3.574      ;
; -4.319 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.246     ; 3.574      ;
; -4.319 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.246     ; 3.574      ;
; -4.319 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.246     ; 3.574      ;
; -4.319 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.246     ; 3.574      ;
; -4.319 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.246     ; 3.574      ;
; -4.244 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txByteSent      ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.250     ; 3.495      ;
; -4.206 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.245     ; 3.462      ;
; -4.206 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.245     ; 3.462      ;
; -4.172 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.245     ; 3.428      ;
; -4.172 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.245     ; 3.428      ;
; -4.172 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.245     ; 3.428      ;
; -4.172 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.245     ; 3.428      ;
; -4.172 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.245     ; 3.428      ;
; -4.172 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.245     ; 3.428      ;
; -4.172 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.245     ; 3.428      ;
; -4.172 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.245     ; 3.428      ;
; -4.172 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.245     ; 3.428      ;
; -4.172 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.245     ; 3.428      ;
; -4.172 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.245     ; 3.428      ;
; -4.069 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.207      ; 5.777      ;
; -4.069 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.207      ; 5.777      ;
; -4.069 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.207      ; 5.777      ;
; -4.069 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.207      ; 5.777      ;
; -4.069 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.207      ; 5.777      ;
; -4.058 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.208      ; 5.767      ;
; -4.058 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.208      ; 5.767      ;
; -4.058 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.208      ; 5.767      ;
; -4.058 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.208      ; 5.767      ;
; -4.058 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.208      ; 5.767      ;
; -4.058 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.208      ; 5.767      ;
; -4.058 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.208      ; 5.767      ;
; -4.058 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.208      ; 5.767      ;
; -3.998 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.207      ; 5.706      ;
; -3.998 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.207      ; 5.706      ;
; -3.998 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.207      ; 5.706      ;
; -3.998 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.207      ; 5.706      ;
; -3.998 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.207      ; 5.706      ;
; -3.987 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.208      ; 5.696      ;
; -3.987 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.208      ; 5.696      ;
; -3.987 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.208      ; 5.696      ;
; -3.987 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.208      ; 5.696      ;
; -3.987 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.208      ; 5.696      ;
; -3.987 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.208      ; 5.696      ;
; -3.987 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.208      ; 5.696      ;
; -3.987 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.208      ; 5.696      ;
; -3.961 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txByteSent      ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.208      ; 5.670      ;
; -3.923 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.213      ; 5.637      ;
; -3.923 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.213      ; 5.637      ;
; -3.890 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txByteSent      ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.208      ; 5.599      ;
; -3.889 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.213      ; 5.603      ;
; -3.889 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.213      ; 5.603      ;
; -3.889 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.213      ; 5.603      ;
; -3.889 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.213      ; 5.603      ;
; -3.889 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.213      ; 5.603      ;
; -3.889 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.213      ; 5.603      ;
; -3.889 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.213      ; 5.603      ;
; -3.889 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.213      ; 5.603      ;
; -3.889 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.213      ; 5.603      ;
; -3.889 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.213      ; 5.603      ;
; -3.889 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.213      ; 5.603      ;
; -3.852 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|rxBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.213      ; 5.566      ;
; -3.852 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|rxBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.213      ; 5.566      ;
; -3.840 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.738      ; 5.079      ;
; -3.840 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.738      ; 5.079      ;
; -3.840 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.738      ; 5.079      ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'BRG:brg4|baud_clk'                                                                                            ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                          ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; -4.499 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.380     ; 3.620      ;
; -4.499 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.380     ; 3.620      ;
; -4.499 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.380     ; 3.620      ;
; -4.499 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.380     ; 3.620      ;
; -4.499 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.380     ; 3.620      ;
; -4.499 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.380     ; 3.620      ;
; -4.499 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.380     ; 3.620      ;
; -4.494 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.387     ; 3.608      ;
; -4.494 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.387     ; 3.608      ;
; -4.494 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.387     ; 3.608      ;
; -4.494 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.387     ; 3.608      ;
; -4.494 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.387     ; 3.608      ;
; -4.494 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.387     ; 3.608      ;
; -4.494 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.387     ; 3.608      ;
; -4.494 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.387     ; 3.608      ;
; -4.448 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.386     ; 3.563      ;
; -4.448 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.386     ; 3.563      ;
; -4.448 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.386     ; 3.563      ;
; -4.448 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.386     ; 3.563      ;
; -4.448 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.386     ; 3.563      ;
; -4.448 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txByteSent      ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.386     ; 3.563      ;
; -4.326 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.379     ; 3.448      ;
; -4.326 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.379     ; 3.448      ;
; -4.326 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.379     ; 3.448      ;
; -4.326 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.379     ; 3.448      ;
; -4.326 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.379     ; 3.448      ;
; -4.326 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.379     ; 3.448      ;
; -4.326 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.379     ; 3.448      ;
; -4.321 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.386     ; 3.436      ;
; -4.321 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.386     ; 3.436      ;
; -4.321 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.386     ; 3.436      ;
; -4.321 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.386     ; 3.436      ;
; -4.321 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.386     ; 3.436      ;
; -4.321 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.386     ; 3.436      ;
; -4.321 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.386     ; 3.436      ;
; -4.321 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.386     ; 3.436      ;
; -4.275 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.385     ; 3.391      ;
; -4.275 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.385     ; 3.391      ;
; -4.275 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.385     ; 3.391      ;
; -4.275 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.385     ; 3.391      ;
; -4.275 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.385     ; 3.391      ;
; -4.275 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txByteSent      ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.385     ; 3.391      ;
; -4.140 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.383     ; 3.258      ;
; -4.140 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.383     ; 3.258      ;
; -4.140 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.383     ; 3.258      ;
; -4.140 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.383     ; 3.258      ;
; -4.140 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.383     ; 3.258      ;
; -4.140 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.383     ; 3.258      ;
; -4.137 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|rxState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.079      ; 5.717      ;
; -4.137 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|rxState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.079      ; 5.717      ;
; -4.137 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|rxBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.079      ; 5.717      ;
; -4.137 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|rxBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.079      ; 5.717      ;
; -4.137 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|rxBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.079      ; 5.717      ;
; -4.137 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|rxBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.079      ; 5.717      ;
; -4.137 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|rxState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.079      ; 5.717      ;
; -4.132 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.072      ; 5.705      ;
; -4.132 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.072      ; 5.705      ;
; -4.132 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.072      ; 5.705      ;
; -4.132 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.072      ; 5.705      ;
; -4.132 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.072      ; 5.705      ;
; -4.132 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.072      ; 5.705      ;
; -4.132 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.072      ; 5.705      ;
; -4.132 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.072      ; 5.705      ;
; -4.086 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.073      ; 5.660      ;
; -4.086 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.073      ; 5.660      ;
; -4.086 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.073      ; 5.660      ;
; -4.086 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.073      ; 5.660      ;
; -4.086 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.073      ; 5.660      ;
; -4.086 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txByteSent      ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.073      ; 5.660      ;
; -4.080 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.079      ; 5.660      ;
; -4.080 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.079      ; 5.660      ;
; -4.080 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.079      ; 5.660      ;
; -4.080 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.079      ; 5.660      ;
; -4.080 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.079      ; 5.660      ;
; -4.080 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.079      ; 5.660      ;
; -4.080 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.079      ; 5.660      ;
; -4.046 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.072      ; 5.619      ;
; -4.046 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.072      ; 5.619      ;
; -4.046 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.072      ; 5.619      ;
; -4.046 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.072      ; 5.619      ;
; -4.046 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.072      ; 5.619      ;
; -4.046 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.072      ; 5.619      ;
; -4.046 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.072      ; 5.619      ;
; -4.046 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.072      ; 5.619      ;
; -4.008 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.019      ; 5.528      ;
; -4.008 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.019      ; 5.528      ;
; -4.008 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.019      ; 5.528      ;
; -4.008 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.019      ; 5.528      ;
; -4.008 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.019      ; 5.528      ;
; -4.008 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.019      ; 5.528      ;
; -4.008 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.019      ; 5.528      ;
; -4.003 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.012      ; 5.516      ;
; -4.003 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.012      ; 5.516      ;
; -4.003 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.012      ; 5.516      ;
; -4.003 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.012      ; 5.516      ;
; -4.003 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.012      ; 5.516      ;
; -4.003 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.012      ; 5.516      ;
; -4.003 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.012      ; 5.516      ;
; -4.003 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.012      ; 5.516      ;
; -3.999 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.073      ; 5.573      ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 96.599 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.350      ;
; 97.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.659      ;
; 97.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.659      ;
; 97.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.659      ;
; 97.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.659      ;
; 97.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.659      ;
; 97.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.659      ;
; 97.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.659      ;
; 97.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.572      ;
; 97.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.572      ;
; 97.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.572      ;
; 97.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.555      ;
; 97.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.555      ;
; 97.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.555      ;
; 97.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.555      ;
; 97.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.555      ;
; 97.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.555      ;
; 97.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.555      ;
; 97.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.366      ;
; 97.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.366      ;
; 97.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.366      ;
; 97.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.366      ;
; 97.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.366      ;
; 97.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.366      ;
; 97.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.366      ;
; 97.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.366      ;
; 97.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.366      ;
; 97.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.341      ;
; 97.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.340      ;
; 97.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.361      ;
; 97.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.361      ;
; 97.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.361      ;
; 97.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.361      ;
; 97.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.361      ;
; 97.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.361      ;
; 97.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.361      ;
; 97.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.361      ;
; 97.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.361      ;
; 97.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.361      ;
; 97.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.361      ;
; 97.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.303      ;
; 97.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.303      ;
; 97.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.303      ;
; 97.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.303      ;
; 97.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.303      ;
; 97.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.303      ;
; 97.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.303      ;
; 97.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.303      ;
; 97.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.272      ;
; 97.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.272      ;
; 97.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.272      ;
; 97.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.272      ;
; 97.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.272      ;
; 97.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.272      ;
; 97.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.272      ;
; 97.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.272      ;
; 97.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.272      ;
; 97.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.272      ;
; 97.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.272      ;
; 97.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.272      ;
; 97.936 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.008      ;
; 97.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.981      ;
; 98.210 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.733      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'BRG:brg2|baud_clk'                                                                                               ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                          ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; 0.805 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.789      ; 4.087      ;
; 0.805 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.789      ; 4.087      ;
; 0.805 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.789      ; 4.087      ;
; 0.805 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.789      ; 4.087      ;
; 0.805 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.789      ; 4.087      ;
; 0.805 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.789      ; 4.087      ;
; 0.891 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.788      ; 4.172      ;
; 0.891 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.788      ; 4.172      ;
; 0.891 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.788      ; 4.172      ;
; 0.891 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.788      ; 4.172      ;
; 0.891 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.788      ; 4.172      ;
; 0.891 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.788      ; 4.172      ;
; 0.891 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.788      ; 4.172      ;
; 1.023 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.788      ; 4.304      ;
; 1.023 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.788      ; 4.304      ;
; 1.023 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.788      ; 4.304      ;
; 1.023 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.788      ; 4.304      ;
; 1.063 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.789      ; 4.345      ;
; 1.063 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.789      ; 4.345      ;
; 1.063 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.789      ; 4.345      ;
; 1.063 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.789      ; 4.345      ;
; 1.063 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.789      ; 4.345      ;
; 1.063 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.789      ; 4.345      ;
; 1.063 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.789      ; 4.345      ;
; 1.102 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.793      ; 4.388      ;
; 1.102 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.793      ; 4.388      ;
; 1.102 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.793      ; 4.388      ;
; 1.309 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.789      ; 4.091      ;
; 1.309 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.789      ; 4.091      ;
; 1.309 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.789      ; 4.091      ;
; 1.309 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.789      ; 4.091      ;
; 1.309 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.789      ; 4.091      ;
; 1.309 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.789      ; 4.091      ;
; 1.390 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.788      ; 4.171      ;
; 1.390 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.788      ; 4.171      ;
; 1.390 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.788      ; 4.171      ;
; 1.390 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.788      ; 4.171      ;
; 1.390 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.788      ; 4.171      ;
; 1.390 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.788      ; 4.171      ;
; 1.390 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.788      ; 4.171      ;
; 1.592 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.788      ; 4.373      ;
; 1.592 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.788      ; 4.373      ;
; 1.592 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.788      ; 4.373      ;
; 1.592 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.788      ; 4.373      ;
; 1.621 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.789      ; 4.403      ;
; 1.621 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.789      ; 4.403      ;
; 1.621 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.789      ; 4.403      ;
; 1.621 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.789      ; 4.403      ;
; 1.621 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.789      ; 4.403      ;
; 1.621 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.789      ; 4.403      ;
; 1.621 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.789      ; 4.403      ;
; 1.656 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.793      ; 4.442      ;
; 1.656 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.793      ; 4.442      ;
; 1.656 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.793      ; 4.442      ;
; 3.483 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxState.dataBit ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.265      ; 4.480      ;
; 3.483 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxBitCount[0]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.265      ; 4.480      ;
; 3.483 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxBitCount[1]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.265      ; 4.480      ;
; 3.483 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxBitCount[2]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.265      ; 4.480      ;
; 3.483 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxBitCount[3]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.265      ; 4.480      ;
; 3.483 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxState.idle    ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.265      ; 4.480      ;
; 3.569 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[1] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.264      ; 4.565      ;
; 3.569 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[4] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.264      ; 4.565      ;
; 3.569 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[5] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.264      ; 4.565      ;
; 3.569 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxState.stopBit ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.264      ; 4.565      ;
; 3.569 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[2] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.264      ; 4.565      ;
; 3.569 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[3] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.264      ; 4.565      ;
; 3.569 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[0] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.264      ; 4.565      ;
; 3.664 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxState.dataBit ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.814      ; 4.210      ;
; 3.664 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxBitCount[0]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.814      ; 4.210      ;
; 3.664 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxBitCount[1]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.814      ; 4.210      ;
; 3.664 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxBitCount[2]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.814      ; 4.210      ;
; 3.664 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxBitCount[3]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.814      ; 4.210      ;
; 3.664 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxState.idle    ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.814      ; 4.210      ;
; 3.701 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txBitCount[0]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.264      ; 4.697      ;
; 3.701 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txBitCount[1]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.264      ; 4.697      ;
; 3.701 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txBitCount[2]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.264      ; 4.697      ;
; 3.701 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txBitCount[3]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.264      ; 4.697      ;
; 3.741 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txClockCount[0] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.265      ; 4.738      ;
; 3.741 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txClockCount[1] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.265      ; 4.738      ;
; 3.741 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txClockCount[3] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.265      ; 4.738      ;
; 3.741 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txClockCount[4] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.265      ; 4.738      ;
; 3.741 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txClockCount[5] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.265      ; 4.738      ;
; 3.741 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txState.dataBit ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.265      ; 4.738      ;
; 3.741 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txClockCount[2] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.265      ; 4.738      ;
; 3.750 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxClockCount[1] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.813      ; 4.295      ;
; 3.750 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxClockCount[4] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.813      ; 4.295      ;
; 3.750 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxClockCount[5] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.813      ; 4.295      ;
; 3.750 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxState.stopBit ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.813      ; 4.295      ;
; 3.750 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxClockCount[2] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.813      ; 4.295      ;
; 3.750 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxClockCount[3] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.813      ; 4.295      ;
; 3.750 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxClockCount[0] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.813      ; 4.295      ;
; 3.763 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io5|rxState.dataBit ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.265      ; 4.760      ;
; 3.763 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io5|rxBitCount[0]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.265      ; 4.760      ;
; 3.763 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io5|rxBitCount[1]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.265      ; 4.760      ;
; 3.763 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io5|rxBitCount[2]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.265      ; 4.760      ;
; 3.763 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io5|rxBitCount[3]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.265      ; 4.760      ;
; 3.763 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io5|rxState.idle    ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.265      ; 4.760      ;
; 3.780 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txState.stopBit ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.269      ; 4.781      ;
; 3.780 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txState.idle    ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.269      ; 4.781      ;
; 3.780 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txByteSent      ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.269      ; 4.781      ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'BRG:brg4|baud_clk'                                                                                               ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                          ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; 0.993 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.823      ; 4.309      ;
; 0.993 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.823      ; 4.309      ;
; 0.993 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.823      ; 4.309      ;
; 0.993 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.823      ; 4.309      ;
; 0.993 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.823      ; 4.309      ;
; 0.993 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.823      ; 4.309      ;
; 1.246 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.820      ; 4.559      ;
; 1.246 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.820      ; 4.559      ;
; 1.246 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.820      ; 4.559      ;
; 1.246 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.820      ; 4.559      ;
; 1.246 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.820      ; 4.559      ;
; 1.246 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.820      ; 4.559      ;
; 1.291 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.819      ; 4.603      ;
; 1.291 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.819      ; 4.603      ;
; 1.291 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.819      ; 4.603      ;
; 1.291 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.819      ; 4.603      ;
; 1.291 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.819      ; 4.603      ;
; 1.291 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.819      ; 4.603      ;
; 1.291 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.819      ; 4.603      ;
; 1.291 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.819      ; 4.603      ;
; 1.322 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.827      ; 4.642      ;
; 1.322 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.827      ; 4.642      ;
; 1.322 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.827      ; 4.642      ;
; 1.322 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.827      ; 4.642      ;
; 1.322 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.827      ; 4.642      ;
; 1.322 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.827      ; 4.642      ;
; 1.322 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.827      ; 4.642      ;
; 1.450 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.823      ; 4.266      ;
; 1.450 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.823      ; 4.266      ;
; 1.450 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.823      ; 4.266      ;
; 1.450 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.823      ; 4.266      ;
; 1.450 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.823      ; 4.266      ;
; 1.450 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.823      ; 4.266      ;
; 1.745 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.820      ; 4.558      ;
; 1.745 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.820      ; 4.558      ;
; 1.745 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.820      ; 4.558      ;
; 1.745 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.820      ; 4.558      ;
; 1.745 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.820      ; 4.558      ;
; 1.745 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.820      ; 4.558      ;
; 1.789 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.819      ; 4.601      ;
; 1.789 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.819      ; 4.601      ;
; 1.789 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.819      ; 4.601      ;
; 1.789 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.819      ; 4.601      ;
; 1.789 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.819      ; 4.601      ;
; 1.789 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.819      ; 4.601      ;
; 1.789 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.819      ; 4.601      ;
; 1.789 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.819      ; 4.601      ;
; 1.793 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.827      ; 4.613      ;
; 1.793 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.827      ; 4.613      ;
; 1.793 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.827      ; 4.613      ;
; 1.793 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.827      ; 4.613      ;
; 1.793 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.827      ; 4.613      ;
; 1.793 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.827      ; 4.613      ;
; 1.793 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.827      ; 4.613      ;
; 2.519 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[0] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.299      ; 3.550      ;
; 2.519 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[1] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.299      ; 3.550      ;
; 2.519 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[3] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.299      ; 3.550      ;
; 2.519 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[4] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.299      ; 3.550      ;
; 2.519 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[5] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.299      ; 3.550      ;
; 2.519 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[2] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.299      ; 3.550      ;
; 2.772 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txBitCount[0]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.296      ; 3.800      ;
; 2.772 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txBitCount[1]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.296      ; 3.800      ;
; 2.772 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txBitCount[2]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.296      ; 3.800      ;
; 2.772 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txBitCount[3]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.296      ; 3.800      ;
; 2.772 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txState.idle    ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.296      ; 3.800      ;
; 2.772 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txByteSent      ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.296      ; 3.800      ;
; 2.817 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[0] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.295      ; 3.844      ;
; 2.817 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[1] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.295      ; 3.844      ;
; 2.817 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[2] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.295      ; 3.844      ;
; 2.817 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[3] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.295      ; 3.844      ;
; 2.817 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[4] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.295      ; 3.844      ;
; 2.817 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[5] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.295      ; 3.844      ;
; 2.817 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txState.dataBit ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.295      ; 3.844      ;
; 2.817 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txState.stopBit ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.295      ; 3.844      ;
; 2.848 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxState.stopBit ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.303      ; 3.883      ;
; 2.848 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxState.idle    ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.303      ; 3.883      ;
; 2.848 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxBitCount[0]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.303      ; 3.883      ;
; 2.848 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxBitCount[1]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.303      ; 3.883      ;
; 2.848 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxBitCount[2]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.303      ; 3.883      ;
; 2.848 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxBitCount[3]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.303      ; 3.883      ;
; 2.848 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxState.dataBit ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.303      ; 3.883      ;
; 3.625 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io4|rxClockCount[0] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.241      ; 4.598      ;
; 3.625 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io4|rxClockCount[1] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.241      ; 4.598      ;
; 3.625 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io4|rxClockCount[3] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.241      ; 4.598      ;
; 3.625 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io4|rxClockCount[4] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.241      ; 4.598      ;
; 3.625 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io4|rxClockCount[5] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.241      ; 4.598      ;
; 3.625 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io4|rxClockCount[2] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.241      ; 4.598      ;
; 3.740 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io4|rxClockCount[0] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.299      ; 4.771      ;
; 3.740 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io4|rxClockCount[1] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.299      ; 4.771      ;
; 3.740 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io4|rxClockCount[3] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.299      ; 4.771      ;
; 3.740 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io4|rxClockCount[4] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.299      ; 4.771      ;
; 3.740 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io4|rxClockCount[5] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.299      ; 4.771      ;
; 3.740 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io4|rxClockCount[2] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.299      ; 4.771      ;
; 3.821 ; T80s:cpu1|WR_n        ; bufferedUART:io4|rxClockCount[0] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.848      ; 4.401      ;
; 3.821 ; T80s:cpu1|WR_n        ; bufferedUART:io4|rxClockCount[1] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.848      ; 4.401      ;
; 3.821 ; T80s:cpu1|WR_n        ; bufferedUART:io4|rxClockCount[3] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.848      ; 4.401      ;
; 3.821 ; T80s:cpu1|WR_n        ; bufferedUART:io4|rxClockCount[4] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.848      ; 4.401      ;
; 3.821 ; T80s:cpu1|WR_n        ; bufferedUART:io4|rxClockCount[5] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.848      ; 4.401      ;
; 3.821 ; T80s:cpu1|WR_n        ; bufferedUART:io4|rxClockCount[2] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.848      ; 4.401      ;
; 3.875 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|rxClockCount[0] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.241      ; 4.848      ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'BRG:brg1|baud_clk'                                                                                               ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                          ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; 1.066 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 3.255      ; 4.814      ;
; 1.066 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 3.255      ; 4.814      ;
; 1.066 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 3.255      ; 4.814      ;
; 1.066 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 3.255      ; 4.814      ;
; 1.066 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 3.255      ; 4.814      ;
; 1.066 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 3.255      ; 4.814      ;
; 1.066 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 3.255      ; 4.814      ;
; 1.066 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 3.255      ; 4.814      ;
; 1.116 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 3.254      ; 4.863      ;
; 1.116 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 3.254      ; 4.863      ;
; 1.116 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 3.254      ; 4.863      ;
; 1.116 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 3.254      ; 4.863      ;
; 1.116 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 3.254      ; 4.863      ;
; 1.116 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 3.254      ; 4.863      ;
; 1.116 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 3.254      ; 4.863      ;
; 1.116 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 3.254      ; 4.863      ;
; 1.116 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 3.254      ; 4.863      ;
; 1.116 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 3.254      ; 4.863      ;
; 1.116 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 3.254      ; 4.863      ;
; 1.116 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 3.254      ; 4.863      ;
; 1.233 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 3.245      ; 4.971      ;
; 1.233 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 3.245      ; 4.971      ;
; 1.233 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 3.245      ; 4.971      ;
; 1.233 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 3.245      ; 4.971      ;
; 1.233 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 3.245      ; 4.971      ;
; 1.233 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 3.245      ; 4.971      ;
; 1.233 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 3.245      ; 4.971      ;
; 1.581 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 3.255      ; 4.829      ;
; 1.581 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 3.255      ; 4.829      ;
; 1.581 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 3.255      ; 4.829      ;
; 1.581 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 3.255      ; 4.829      ;
; 1.581 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 3.255      ; 4.829      ;
; 1.581 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 3.255      ; 4.829      ;
; 1.581 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 3.255      ; 4.829      ;
; 1.581 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 3.255      ; 4.829      ;
; 1.639 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 3.254      ; 4.886      ;
; 1.639 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 3.254      ; 4.886      ;
; 1.639 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 3.254      ; 4.886      ;
; 1.639 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 3.254      ; 4.886      ;
; 1.639 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 3.254      ; 4.886      ;
; 1.639 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 3.254      ; 4.886      ;
; 1.639 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 3.254      ; 4.886      ;
; 1.639 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 3.254      ; 4.886      ;
; 1.639 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 3.254      ; 4.886      ;
; 1.639 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 3.254      ; 4.886      ;
; 1.639 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 3.254      ; 4.886      ;
; 1.639 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 3.254      ; 4.886      ;
; 1.740 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 3.245      ; 4.978      ;
; 1.740 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 3.245      ; 4.978      ;
; 1.740 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 3.245      ; 4.978      ;
; 1.740 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 3.245      ; 4.978      ;
; 1.740 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 3.245      ; 4.978      ;
; 1.740 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 3.245      ; 4.978      ;
; 1.740 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 3.245      ; 4.978      ;
; 2.512 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txClockCount[0] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.731      ; 3.975      ;
; 2.512 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txClockCount[1] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.731      ; 3.975      ;
; 2.512 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txClockCount[2] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.731      ; 3.975      ;
; 2.512 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txClockCount[3] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.731      ; 3.975      ;
; 2.512 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txState.dataBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.731      ; 3.975      ;
; 2.512 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txClockCount[4] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.731      ; 3.975      ;
; 2.512 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txClockCount[5] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.731      ; 3.975      ;
; 2.512 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txState.stopBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.731      ; 3.975      ;
; 2.562 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxClockCount[0] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.730      ; 4.024      ;
; 2.562 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxClockCount[1] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.730      ; 4.024      ;
; 2.562 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxClockCount[3] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.730      ; 4.024      ;
; 2.562 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxClockCount[4] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.730      ; 4.024      ;
; 2.562 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxClockCount[5] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.730      ; 4.024      ;
; 2.562 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxState.dataBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.730      ; 4.024      ;
; 2.562 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxBitCount[0]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.730      ; 4.024      ;
; 2.562 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxBitCount[1]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.730      ; 4.024      ;
; 2.562 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxBitCount[2]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.730      ; 4.024      ;
; 2.562 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxBitCount[3]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.730      ; 4.024      ;
; 2.562 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxState.stopBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.730      ; 4.024      ;
; 2.562 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxClockCount[2] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.730      ; 4.024      ;
; 2.679 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxState.idle    ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.721      ; 4.132      ;
; 2.679 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txBitCount[0]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.721      ; 4.132      ;
; 2.679 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txBitCount[1]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.721      ; 4.132      ;
; 2.679 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txBitCount[2]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.721      ; 4.132      ;
; 2.679 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txBitCount[3]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.721      ; 4.132      ;
; 2.679 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txState.idle    ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.721      ; 4.132      ;
; 2.679 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txByteSent      ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.721      ; 4.132      ;
; 3.925 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[0] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.280      ; 4.937      ;
; 3.925 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[1] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.280      ; 4.937      ;
; 3.925 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[2] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.280      ; 4.937      ;
; 3.925 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[3] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.280      ; 4.937      ;
; 3.925 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txState.dataBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.280      ; 4.937      ;
; 3.925 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[4] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.280      ; 4.937      ;
; 3.925 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[5] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.280      ; 4.937      ;
; 3.925 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txState.stopBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.280      ; 4.937      ;
; 3.953 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txClockCount[0] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.731      ; 5.416      ;
; 3.953 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txClockCount[1] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.731      ; 5.416      ;
; 3.953 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txClockCount[2] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.731      ; 5.416      ;
; 3.953 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txClockCount[3] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.731      ; 5.416      ;
; 3.953 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txState.dataBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.731      ; 5.416      ;
; 3.953 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txClockCount[4] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.731      ; 5.416      ;
; 3.953 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txClockCount[5] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.731      ; 5.416      ;
; 3.953 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txState.stopBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.731      ; 5.416      ;
; 3.975 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[0] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.279      ; 4.986      ;
; 3.975 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[1] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.279      ; 4.986      ;
; 3.975 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[3] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.279      ; 4.986      ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'BRG:brg3|baud_clk'                                                                                               ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                          ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; 1.130 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.965      ; 4.588      ;
; 1.130 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.965      ; 4.588      ;
; 1.130 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.965      ; 4.588      ;
; 1.130 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.965      ; 4.588      ;
; 1.130 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.965      ; 4.588      ;
; 1.130 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.965      ; 4.588      ;
; 1.130 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.965      ; 4.588      ;
; 1.130 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.965      ; 4.588      ;
; 1.130 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.965      ; 4.588      ;
; 1.130 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.965      ; 4.588      ;
; 1.130 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.965      ; 4.588      ;
; 1.149 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.965      ; 4.607      ;
; 1.149 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.965      ; 4.607      ;
; 1.195 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.960      ; 4.648      ;
; 1.299 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.959      ; 4.751      ;
; 1.299 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.959      ; 4.751      ;
; 1.299 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.959      ; 4.751      ;
; 1.299 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.959      ; 4.751      ;
; 1.299 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.960      ; 4.752      ;
; 1.299 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.960      ; 4.752      ;
; 1.299 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.960      ; 4.752      ;
; 1.299 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.960      ; 4.752      ;
; 1.299 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.960      ; 4.752      ;
; 1.299 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.960      ; 4.752      ;
; 1.299 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.960      ; 4.752      ;
; 1.299 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.960      ; 4.752      ;
; 1.299 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.959      ; 4.751      ;
; 1.605 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.965      ; 4.563      ;
; 1.605 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.965      ; 4.563      ;
; 1.605 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.965      ; 4.563      ;
; 1.605 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.965      ; 4.563      ;
; 1.605 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.965      ; 4.563      ;
; 1.605 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.965      ; 4.563      ;
; 1.605 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.965      ; 4.563      ;
; 1.605 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.965      ; 4.563      ;
; 1.605 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.965      ; 4.563      ;
; 1.605 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.965      ; 4.563      ;
; 1.605 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.965      ; 4.563      ;
; 1.638 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.965      ; 4.596      ;
; 1.638 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.965      ; 4.596      ;
; 1.674 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.960      ; 4.627      ;
; 1.767 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.960      ; 4.720      ;
; 1.767 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.960      ; 4.720      ;
; 1.767 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.960      ; 4.720      ;
; 1.767 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.960      ; 4.720      ;
; 1.767 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.960      ; 4.720      ;
; 1.767 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.960      ; 4.720      ;
; 1.767 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.960      ; 4.720      ;
; 1.767 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.960      ; 4.720      ;
; 1.778 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.959      ; 4.730      ;
; 1.778 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.959      ; 4.730      ;
; 1.778 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.959      ; 4.730      ;
; 1.778 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.959      ; 4.730      ;
; 1.778 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.959      ; 4.730      ;
; 2.918 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[0] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.441      ; 4.091      ;
; 2.918 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[1] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.441      ; 4.091      ;
; 2.918 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[3] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.441      ; 4.091      ;
; 2.918 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[4] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.441      ; 4.091      ;
; 2.918 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[5] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.441      ; 4.091      ;
; 2.918 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxState.idle    ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.441      ; 4.091      ;
; 2.918 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[2] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.441      ; 4.091      ;
; 2.918 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxState.dataBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.441      ; 4.091      ;
; 2.918 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxBitCount[0]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.441      ; 4.091      ;
; 2.918 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxBitCount[3]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.441      ; 4.091      ;
; 2.918 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxState.stopBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.441      ; 4.091      ;
; 2.937 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxBitCount[1]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.441      ; 4.110      ;
; 2.937 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxBitCount[2]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.441      ; 4.110      ;
; 2.983 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txByteSent      ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.436      ; 4.151      ;
; 3.087 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txBitCount[0]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.435      ; 4.254      ;
; 3.087 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txBitCount[1]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.435      ; 4.254      ;
; 3.087 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txBitCount[2]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.435      ; 4.254      ;
; 3.087 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txBitCount[3]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.435      ; 4.254      ;
; 3.087 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txState.dataBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.436      ; 4.255      ;
; 3.087 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[0] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.436      ; 4.255      ;
; 3.087 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[1] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.436      ; 4.255      ;
; 3.087 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[2] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.436      ; 4.255      ;
; 3.087 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[4] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.436      ; 4.255      ;
; 3.087 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[5] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.436      ; 4.255      ;
; 3.087 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[3] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.436      ; 4.255      ;
; 3.087 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txState.stopBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.436      ; 4.255      ;
; 3.087 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txState.idle    ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.435      ; 4.254      ;
; 3.346 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxClockCount[0] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.441      ; 4.519      ;
; 3.346 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxClockCount[1] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.441      ; 4.519      ;
; 3.346 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxClockCount[3] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.441      ; 4.519      ;
; 3.346 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxClockCount[4] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.441      ; 4.519      ;
; 3.346 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxClockCount[5] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.441      ; 4.519      ;
; 3.346 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxState.idle    ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.441      ; 4.519      ;
; 3.346 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxClockCount[2] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.441      ; 4.519      ;
; 3.346 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxState.dataBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.441      ; 4.519      ;
; 3.346 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxBitCount[0]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.441      ; 4.519      ;
; 3.346 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxBitCount[3]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.441      ; 4.519      ;
; 3.346 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxState.stopBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.441      ; 4.519      ;
; 3.365 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxBitCount[1]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.441      ; 4.538      ;
; 3.365 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxBitCount[2]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.441      ; 4.538      ;
; 3.411 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|txByteSent      ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.436      ; 4.579      ;
; 3.512 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxClockCount[0] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.383      ; 4.627      ;
; 3.512 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxClockCount[1] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.383      ; 4.627      ;
; 3.512 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxClockCount[3] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.383      ; 4.627      ;
; 3.512 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxClockCount[4] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.383      ; 4.627      ;
; 3.512 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxClockCount[5] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.383      ; 4.627      ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.619      ;
; 1.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.899      ;
; 1.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.916      ;
; 1.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.104      ;
; 1.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.104      ;
; 1.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.104      ;
; 1.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.104      ;
; 1.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.104      ;
; 1.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.104      ;
; 1.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.104      ;
; 1.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.104      ;
; 1.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.104      ;
; 1.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.104      ;
; 1.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.104      ;
; 1.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.104      ;
; 1.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.192      ;
; 1.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.192      ;
; 1.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.192      ;
; 1.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.192      ;
; 1.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.192      ;
; 1.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.192      ;
; 1.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.192      ;
; 1.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.192      ;
; 1.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.192      ;
; 1.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.192      ;
; 1.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.192      ;
; 1.906 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.179      ;
; 1.906 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.179      ;
; 1.906 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.179      ;
; 1.906 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.179      ;
; 1.906 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.179      ;
; 1.906 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.179      ;
; 1.906 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.179      ;
; 1.906 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.179      ;
; 1.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.217      ;
; 1.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.221      ;
; 1.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.258      ;
; 1.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.258      ;
; 1.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.258      ;
; 1.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.258      ;
; 1.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.258      ;
; 1.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.258      ;
; 1.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.258      ;
; 1.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.258      ;
; 1.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.258      ;
; 2.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.375      ;
; 2.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.375      ;
; 2.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.375      ;
; 2.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.375      ;
; 2.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.375      ;
; 2.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.375      ;
; 2.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.375      ;
; 2.160 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.462      ;
; 2.160 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.462      ;
; 2.160 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.462      ;
; 2.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.491      ;
; 2.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.491      ;
; 2.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.491      ;
; 2.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.491      ;
; 2.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.491      ;
; 2.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.491      ;
; 2.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.491      ;
; 2.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.063      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 9
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 342.708 ns




+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                   ;
+------------+-----------------+---------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note                                           ;
+------------+-----------------+---------------------+------------------------------------------------+
; 69.95 MHz  ; 69.95 MHz       ; cpuClock            ;                                                ;
; 126.39 MHz ; 126.39 MHz      ; altera_reserved_tck ;                                                ;
; 128.07 MHz ; 128.07 MHz      ; T80s:cpu1|IORQ_n    ;                                                ;
; 199.52 MHz ; 199.52 MHz      ; BRG:brg1|baud_clk   ;                                                ;
; 225.38 MHz ; 225.38 MHz      ; BRG:brg3|baud_clk   ;                                                ;
; 232.23 MHz ; 232.23 MHz      ; BRG:brg4|baud_clk   ;                                                ;
; 257.73 MHz ; 238.04 MHz      ; BRG:brg2|baud_clk   ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary            ;
+---------------------+---------+---------------+
; Clock               ; Slack   ; End Point TNS ;
+---------------------+---------+---------------+
; cpuClock            ; -13.295 ; -3531.845     ;
; T80s:cpu1|IORQ_n    ; -6.184  ; -511.178      ;
; BRG:brg2|baud_clk   ; -5.296  ; -207.092      ;
; BRG:brg1|baud_clk   ; -5.099  ; -203.943      ;
; BRG:brg4|baud_clk   ; -4.833  ; -206.336      ;
; BRG:brg3|baud_clk   ; -4.741  ; -200.995      ;
; altera_reserved_tck ; 46.044  ; 0.000         ;
+---------------------+---------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Hold Summary            ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; T80s:cpu1|IORQ_n    ; -0.800 ; -28.614       ;
; BRG:brg3|baud_clk   ; 0.368  ; 0.000         ;
; BRG:brg2|baud_clk   ; 0.369  ; 0.000         ;
; cpuClock            ; 0.402  ; 0.000         ;
; altera_reserved_tck ; 0.403  ; 0.000         ;
; BRG:brg1|baud_clk   ; 0.405  ; 0.000         ;
; BRG:brg4|baud_clk   ; 0.405  ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; BRG:brg1|baud_clk   ; -4.452 ; -117.700      ;
; BRG:brg2|baud_clk   ; -4.403 ; -114.321      ;
; BRG:brg4|baud_clk   ; -4.268 ; -112.810      ;
; BRG:brg3|baud_clk   ; -4.265 ; -112.949      ;
; altera_reserved_tck ; 96.780 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; BRG:brg2|baud_clk   ; 0.796 ; 0.000         ;
; BRG:brg4|baud_clk   ; 0.995 ; 0.000         ;
; BRG:brg1|baud_clk   ; 1.043 ; 0.000         ;
; BRG:brg3|baud_clk   ; 1.115 ; 0.000         ;
; altera_reserved_tck ; 1.230 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; T80s:cpu1|IORQ_n    ; -3.201 ; -605.680          ;
; BRG:brg1|baud_clk   ; -3.201 ; -83.953           ;
; BRG:brg2|baud_clk   ; -3.201 ; -83.953           ;
; BRG:brg3|baud_clk   ; -3.201 ; -83.953           ;
; BRG:brg4|baud_clk   ; -3.201 ; -83.953           ;
; cpuClock            ; -1.487 ; -524.911          ;
; altera_reserved_tck ; 49.264 ; 0.000             ;
+---------------------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cpuClock'                                                                                                                 ;
+---------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                  ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -13.295 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.363      ; 14.660     ;
; -13.275 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|IncDecZ                  ; cpuClock     ; cpuClock    ; 1.000        ; 0.333      ; 14.610     ;
; -13.271 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.382      ; 14.655     ;
; -13.202 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.382      ; 14.586     ;
; -13.160 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.374      ; 14.536     ;
; -13.142 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.361      ; 14.505     ;
; -13.141 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.374      ; 14.517     ;
; -13.140 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.340      ; 14.482     ;
; -13.134 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.363      ; 14.499     ;
; -13.128 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.382      ; 14.512     ;
; -13.122 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|IncDecZ                  ; cpuClock     ; cpuClock    ; 1.000        ; 0.331      ; 14.455     ;
; -13.118 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.380      ; 14.500     ;
; -13.115 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.345      ; 14.462     ;
; -13.111 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.363      ; 14.476     ;
; -13.091 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.405      ; 14.498     ;
; -13.091 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|IncDecZ                  ; cpuClock     ; cpuClock    ; 1.000        ; 0.333      ; 14.426     ;
; -13.090 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.382      ; 14.474     ;
; -13.087 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.382      ; 14.471     ;
; -13.074 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.345      ; 14.421     ;
; -13.066 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.351      ; 14.419     ;
; -13.049 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.424      ; 14.475     ;
; -13.049 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.380      ; 14.431     ;
; -13.037 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.359      ; 14.398     ;
; -13.034 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.382      ; 14.418     ;
; -13.028 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.391      ; 14.421     ;
; -13.025 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.393      ; 14.420     ;
; -13.025 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.345      ; 14.372     ;
; -13.023 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; cpuClock     ; cpuClock    ; 1.000        ; 0.342      ; 14.367     ;
; -13.023 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.340      ; 14.365     ;
; -13.018 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.382      ; 14.402     ;
; -13.015 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|A[6]                     ; cpuClock     ; cpuClock    ; 1.000        ; -2.259     ; 11.758     ;
; -13.013 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|A[7]                     ; cpuClock     ; cpuClock    ; 1.000        ; -2.259     ; 11.756     ;
; -13.011 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|A[5]                     ; cpuClock     ; cpuClock    ; 1.000        ; -2.259     ; 11.754     ;
; -13.009 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.415      ; 14.426     ;
; -13.008 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.334      ; 14.344     ;
; -13.007 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.372      ; 14.381     ;
; -13.006 ; T80s:cpu1|T80:u0|MCycle[2] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.361      ; 14.369     ;
; -12.997 ; T80s:cpu1|T80:u0|IR[3]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.361      ; 14.360     ;
; -12.992 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.424      ; 14.418     ;
; -12.988 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.372      ; 14.362     ;
; -12.987 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.332      ; 14.321     ;
; -12.987 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.338      ; 14.327     ;
; -12.986 ; T80s:cpu1|T80:u0|MCycle[2] ; T80s:cpu1|T80:u0|IncDecZ                  ; cpuClock     ; cpuClock    ; 1.000        ; 0.331      ; 14.319     ;
; -12.984 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][2] ; cpuClock     ; cpuClock    ; 1.000        ; 0.383      ; 14.369     ;
; -12.983 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.391      ; 14.376     ;
; -12.982 ; T80s:cpu1|T80:u0|MCycle[2] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.380      ; 14.364     ;
; -12.981 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.361      ; 14.344     ;
; -12.977 ; T80s:cpu1|T80:u0|IR[3]     ; T80s:cpu1|T80:u0|IncDecZ                  ; cpuClock     ; cpuClock    ; 1.000        ; 0.331      ; 14.310     ;
; -12.976 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.374      ; 14.352     ;
; -12.975 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.380      ; 14.357     ;
; -12.973 ; T80s:cpu1|T80:u0|IR[3]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.380      ; 14.355     ;
; -12.964 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.345      ; 14.311     ;
; -12.962 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.343      ; 14.307     ;
; -12.957 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.374      ; 14.333     ;
; -12.956 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.340      ; 14.298     ;
; -12.952 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.363      ; 14.317     ;
; -12.950 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.363      ; 14.315     ;
; -12.948 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.382      ; 14.332     ;
; -12.944 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.382      ; 14.328     ;
; -12.943 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.363      ; 14.308     ;
; -12.943 ; T80s:cpu1|T80:u0|IR[0]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.361      ; 14.306     ;
; -12.938 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.403      ; 14.343     ;
; -12.937 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.380      ; 14.319     ;
; -12.933 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.385      ; 14.320     ;
; -12.932 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|IncDecZ                  ; cpuClock     ; cpuClock    ; 1.000        ; 0.333      ; 14.267     ;
; -12.931 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.345      ; 14.278     ;
; -12.928 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.382      ; 14.312     ;
; -12.923 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|IncDecZ                  ; cpuClock     ; cpuClock    ; 1.000        ; 0.333      ; 14.258     ;
; -12.923 ; T80s:cpu1|T80:u0|IR[0]     ; T80s:cpu1|T80:u0|IncDecZ                  ; cpuClock     ; cpuClock    ; 1.000        ; 0.331      ; 14.256     ;
; -12.921 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.343      ; 14.266     ;
; -12.919 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.345      ; 14.266     ;
; -12.919 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.331      ; 14.252     ;
; -12.919 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.382      ; 14.303     ;
; -12.919 ; T80s:cpu1|T80:u0|IR[0]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.380      ; 14.301     ;
; -12.918 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.391      ; 14.311     ;
; -12.915 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.345      ; 14.262     ;
; -12.913 ; T80s:cpu1|T80:u0|MCycle[2] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.380      ; 14.295     ;
; -12.913 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.349      ; 14.264     ;
; -12.910 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][6] ; cpuClock     ; cpuClock    ; 1.000        ; 0.374      ; 14.286     ;
; -12.907 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.405      ; 14.314     ;
; -12.906 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.382      ; 14.290     ;
; -12.904 ; T80s:cpu1|T80:u0|IR[3]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.380      ; 14.286     ;
; -12.896 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.422      ; 14.320     ;
; -12.890 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.345      ; 14.237     ;
; -12.886 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.382      ; 14.270     ;
; -12.884 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.357      ; 14.243     ;
; -12.882 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.381      ; 14.265     ;
; -12.882 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.351      ; 14.235     ;
; -12.881 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.380      ; 14.263     ;
; -12.875 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.389      ; 14.266     ;
; -12.872 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.391      ; 14.265     ;
; -12.872 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.343      ; 14.217     ;
; -12.871 ; T80s:cpu1|T80:u0|MCycle[2] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.372      ; 14.245     ;
; -12.870 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; cpuClock     ; cpuClock    ; 1.000        ; 0.340      ; 14.212     ;
; -12.870 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.338      ; 14.210     ;
; -12.869 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.362      ; 14.233     ;
; -12.865 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.424      ; 14.291     ;
; -12.864 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.373      ; 14.239     ;
; -12.862 ; T80s:cpu1|T80:u0|IR[3]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.372      ; 14.236     ;
; -12.859 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.382      ; 14.243     ;
+---------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'T80s:cpu1|IORQ_n'                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -6.184 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.178     ; 6.008      ;
; -6.135 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.311     ; 5.826      ;
; -5.846 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.827     ; 6.021      ;
; -5.726 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[2]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.321     ; 5.407      ;
; -5.680 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.738     ; 5.981      ;
; -5.584 ; bufferedUART:io4|rxReadPointer[1]                                                                         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.738     ; 5.885      ;
; -5.574 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[5]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.210     ; 5.366      ;
; -5.454 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.021     ; 5.435      ;
; -5.452 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.027     ; 5.427      ;
; -5.450 ; bufferedUART:io3|rxReadPointer[3]                                                                         ; bufferedUART:io3|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.898     ; 5.554      ;
; -5.446 ; bufferedUART:io3|rxReadPointer[3]                                                                         ; bufferedUART:io3|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.898     ; 5.550      ;
; -5.446 ; bufferedUART:io3|rxReadPointer[3]                                                                         ; bufferedUART:io3|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.898     ; 5.550      ;
; -5.445 ; bufferedUART:io3|rxReadPointer[3]                                                                         ; bufferedUART:io3|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.898     ; 5.549      ;
; -5.444 ; bufferedUART:io3|rxReadPointer[3]                                                                         ; bufferedUART:io3|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.898     ; 5.548      ;
; -5.432 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 5.404      ;
; -5.431 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 5.403      ;
; -5.426 ; bufferedUART:io4|rxReadPointer[1]                                                                         ; bufferedUART:io4|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 5.398      ;
; -5.425 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 5.397      ;
; -5.425 ; bufferedUART:io4|rxReadPointer[1]                                                                         ; bufferedUART:io4|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 5.397      ;
; -5.424 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 5.396      ;
; -5.423 ; bufferedUART:io3|rxReadPointer[3]                                                                         ; bufferedUART:io3|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.899     ; 5.526      ;
; -5.423 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 5.395      ;
; -5.423 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 5.395      ;
; -5.419 ; bufferedUART:io4|rxReadPointer[1]                                                                         ; bufferedUART:io4|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 5.391      ;
; -5.418 ; bufferedUART:io3|rxReadPointer[3]                                                                         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.612     ; 5.845      ;
; -5.418 ; bufferedUART:io4|rxReadPointer[1]                                                                         ; bufferedUART:io4|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 5.390      ;
; -5.417 ; bufferedUART:io4|rxReadPointer[1]                                                                         ; bufferedUART:io4|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 5.389      ;
; -5.417 ; bufferedUART:io4|rxReadPointer[1]                                                                         ; bufferedUART:io4|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 5.389      ;
; -5.382 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[2]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.209     ; 5.175      ;
; -5.348 ; bufferedUART:io4|rxReadPointer[1]                                                                         ; bufferedUART:io4|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.021     ; 5.329      ;
; -5.336 ; bufferedUART:io4|rxReadPointer[2]                                                                         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.738     ; 5.637      ;
; -5.303 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[3]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.209     ; 5.096      ;
; -5.298 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.738     ; 5.599      ;
; -5.234 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[4]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.173     ; 5.063      ;
; -5.231 ; bufferedUART:io4|rxReadPointer[0]                                                                         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.738     ; 5.532      ;
; -5.220 ; bufferedUART:io3|rxReadPointer[3]                                                                         ; bufferedUART:io3|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.894     ; 5.328      ;
; -5.193 ; bufferedUART:io3|rxReadPointer[2]                                                                         ; bufferedUART:io3|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.898     ; 5.297      ;
; -5.189 ; bufferedUART:io3|rxReadPointer[2]                                                                         ; bufferedUART:io3|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.898     ; 5.293      ;
; -5.189 ; bufferedUART:io3|rxReadPointer[2]                                                                         ; bufferedUART:io3|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.898     ; 5.293      ;
; -5.188 ; bufferedUART:io3|rxReadPointer[2]                                                                         ; bufferedUART:io3|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.898     ; 5.292      ;
; -5.187 ; bufferedUART:io3|rxReadPointer[2]                                                                         ; bufferedUART:io3|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.898     ; 5.291      ;
; -5.185 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 5.157      ;
; -5.184 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 5.156      ;
; -5.178 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 5.150      ;
; -5.177 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 5.149      ;
; -5.176 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 5.148      ;
; -5.176 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 5.148      ;
; -5.159 ; bufferedUART:io3|rxReadPointer[3]                                                                         ; bufferedUART:io3|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.899     ; 5.262      ;
; -5.135 ; bufferedUART:io4|rxReadPointer[0]                                                                         ; bufferedUART:io4|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 5.107      ;
; -5.134 ; bufferedUART:io4|rxReadPointer[0]                                                                         ; bufferedUART:io4|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 5.106      ;
; -5.128 ; bufferedUART:io4|rxReadPointer[0]                                                                         ; bufferedUART:io4|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 5.100      ;
; -5.127 ; bufferedUART:io4|rxReadPointer[0]                                                                         ; bufferedUART:io4|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 5.099      ;
; -5.126 ; bufferedUART:io4|rxReadPointer[0]                                                                         ; bufferedUART:io4|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 5.098      ;
; -5.126 ; bufferedUART:io4|rxReadPointer[0]                                                                         ; bufferedUART:io4|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 5.098      ;
; -5.121 ; bufferedUART:io3|rxReadPointer[2]                                                                         ; bufferedUART:io3|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.899     ; 5.224      ;
; -5.116 ; bufferedUART:io3|rxReadPointer[2]                                                                         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.612     ; 5.543      ;
; -5.065 ; bufferedUART:io4|rxReadPointer[2]                                                                         ; bufferedUART:io4|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.021     ; 5.046      ;
; -5.063 ; bufferedUART:io4|rxReadPointer[2]                                                                         ; bufferedUART:io4|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.027     ; 5.038      ;
; -5.057 ; bufferedUART:io4|rxReadPointer[0]                                                                         ; bufferedUART:io4|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.021     ; 5.038      ;
; -5.043 ; bufferedUART:io4|rxReadPointer[2]                                                                         ; bufferedUART:io4|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 5.015      ;
; -5.042 ; bufferedUART:io4|rxReadPointer[2]                                                                         ; bufferedUART:io4|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 5.014      ;
; -5.036 ; bufferedUART:io4|rxReadPointer[2]                                                                         ; bufferedUART:io4|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 5.008      ;
; -5.035 ; bufferedUART:io4|rxReadPointer[2]                                                                         ; bufferedUART:io4|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 5.007      ;
; -5.034 ; bufferedUART:io4|rxReadPointer[2]                                                                         ; bufferedUART:io4|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 5.006      ;
; -5.034 ; bufferedUART:io4|rxReadPointer[2]                                                                         ; bufferedUART:io4|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 5.006      ;
; -5.029 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.738     ; 5.330      ;
; -5.024 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.173     ; 4.853      ;
; -4.996 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[3]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.299     ; 4.699      ;
; -4.995 ; bufferedUART:io4|rxReadPointer[1]                                                                         ; bufferedUART:io4|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.027     ; 4.970      ;
; -4.976 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[1]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.176     ; 4.802      ;
; -4.963 ; bufferedUART:io3|rxReadPointer[2]                                                                         ; bufferedUART:io3|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.894     ; 5.071      ;
; -4.957 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[4]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.305     ; 4.654      ;
; -4.956 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[6]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.299     ; 4.659      ;
; -4.956 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.027     ; 4.931      ;
; -4.950 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 4.922      ;
; -4.949 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 4.921      ;
; -4.943 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 4.915      ;
; -4.942 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 4.914      ;
; -4.941 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[1]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.309     ; 4.634      ;
; -4.941 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 4.913      ;
; -4.941 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.030     ; 4.913      ;
; -4.932 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[2]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.301     ; 4.633      ;
; -4.916 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[3]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.306     ; 4.612      ;
; -4.909 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[6]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.305     ; 4.606      ;
; -4.905 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[5]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.301     ; 4.606      ;
; -4.902 ; bufferedUART:io3|rxReadPointer[2]                                                                         ; bufferedUART:io3|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.899     ; 5.005      ;
; -4.895 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[4]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.301     ; 4.596      ;
; -4.888 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[6]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.173     ; 4.717      ;
; -4.848 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.021     ; 4.829      ;
; -4.847 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.305     ; 4.544      ;
; -4.721 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.027     ; 4.696      ;
; -4.705 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.303     ; 4.404      ;
; -4.674 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.825     ; 4.851      ;
; -4.667 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.898     ; 4.771      ;
; -4.663 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.898     ; 4.767      ;
; -4.663 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.898     ; 4.767      ;
; -4.662 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.898     ; 4.766      ;
; -4.661 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.898     ; 4.765      ;
; -4.647 ; bufferedUART:io4|rxReadPointer[0]                                                                         ; bufferedUART:io4|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.027     ; 4.622      ;
; -4.613 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -1.021     ; 4.594      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'BRG:brg2|baud_clk'                                                                                                                                                                                     ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                   ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; -5.296 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.016     ; 4.819      ;
; -5.296 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.010     ; 4.825      ;
; -5.296 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.016     ; 4.819      ;
; -5.240 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.389     ; 4.353      ;
; -5.240 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.389     ; 4.353      ;
; -5.240 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.389     ; 4.353      ;
; -5.240 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.389     ; 4.353      ;
; -5.106 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.016     ; 4.629      ;
; -5.106 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.010     ; 4.635      ;
; -5.106 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.016     ; 4.629      ;
; -5.063 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.389     ; 4.176      ;
; -5.063 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.389     ; 4.176      ;
; -5.063 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.389     ; 4.176      ;
; -5.063 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.389     ; 4.176      ;
; -4.987 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.390     ; 4.099      ;
; -4.987 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.390     ; 4.099      ;
; -4.987 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.390     ; 4.099      ;
; -4.987 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.390     ; 4.099      ;
; -4.970 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.393     ; 4.079      ;
; -4.970 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.393     ; 4.079      ;
; -4.970 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.393     ; 4.079      ;
; -4.970 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.393     ; 4.079      ;
; -4.970 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.393     ; 4.079      ;
; -4.970 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.393     ; 4.079      ;
; -4.821 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.390     ; 3.933      ;
; -4.821 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.390     ; 3.933      ;
; -4.821 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.390     ; 3.933      ;
; -4.821 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.390     ; 3.933      ;
; -4.804 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.393     ; 3.913      ;
; -4.804 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.393     ; 3.913      ;
; -4.804 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.393     ; 3.913      ;
; -4.804 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.393     ; 3.913      ;
; -4.804 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.393     ; 3.913      ;
; -4.804 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.393     ; 3.913      ;
; -4.640 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.166      ; 6.345      ;
; -4.640 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.172      ; 6.351      ;
; -4.640 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.166      ; 6.345      ;
; -4.593 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.166      ; 6.298      ;
; -4.593 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.172      ; 6.304      ;
; -4.593 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.166      ; 6.298      ;
; -4.584 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.793      ; 5.879      ;
; -4.584 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.793      ; 5.879      ;
; -4.584 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.793      ; 5.879      ;
; -4.584 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.793      ; 5.879      ;
; -4.537 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.793      ; 5.832      ;
; -4.537 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.793      ; 5.832      ;
; -4.537 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.793      ; 5.832      ;
; -4.537 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.793      ; 5.832      ;
; -4.494 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[0]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.407     ; 3.089      ;
; -4.494 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[1]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.407     ; 3.089      ;
; -4.494 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[2]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.407     ; 3.089      ;
; -4.494 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[3]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.407     ; 3.089      ;
; -4.494 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[4]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.407     ; 3.089      ;
; -4.494 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[5]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.407     ; 3.089      ;
; -4.494 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[6]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.407     ; 3.089      ;
; -4.430 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txState.idle                                                                             ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.405     ; 3.027      ;
; -4.308 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.792      ; 5.602      ;
; -4.308 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.792      ; 5.602      ;
; -4.308 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.792      ; 5.602      ;
; -4.308 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.792      ; 5.602      ;
; -4.271 ; T80s:cpu1|T80:u0|A[7]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.166      ; 5.976      ;
; -4.271 ; T80s:cpu1|T80:u0|A[7]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.172      ; 5.982      ;
; -4.271 ; T80s:cpu1|T80:u0|A[7]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.166      ; 5.976      ;
; -4.261 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[7]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.409     ; 2.854      ;
; -4.261 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.792      ; 5.555      ;
; -4.261 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.792      ; 5.555      ;
; -4.261 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.792      ; 5.555      ;
; -4.261 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.792      ; 5.555      ;
; -4.260 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.789      ; 5.551      ;
; -4.260 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.789      ; 5.551      ;
; -4.260 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.789      ; 5.551      ;
; -4.260 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.789      ; 5.551      ;
; -4.260 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.789      ; 5.551      ;
; -4.260 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.789      ; 5.551      ;
; -4.257 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.237      ; 6.033      ;
; -4.257 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.243      ; 6.039      ;
; -4.257 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.237      ; 6.033      ;
; -4.220 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.237      ; 5.996      ;
; -4.220 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.243      ; 6.002      ;
; -4.220 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.237      ; 5.996      ;
; -4.215 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|txBuffer[7]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.392     ; 3.325      ;
; -4.215 ; T80s:cpu1|T80:u0|A[7]          ; bufferedUART:io5|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.793      ; 5.510      ;
; -4.215 ; T80s:cpu1|T80:u0|A[7]          ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.793      ; 5.510      ;
; -4.215 ; T80s:cpu1|T80:u0|A[7]          ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.793      ; 5.510      ;
; -4.215 ; T80s:cpu1|T80:u0|A[7]          ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.793      ; 5.510      ;
; -4.213 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.789      ; 5.504      ;
; -4.213 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.789      ; 5.504      ;
; -4.213 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.789      ; 5.504      ;
; -4.213 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.789      ; 5.504      ;
; -4.213 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.789      ; 5.504      ;
; -4.213 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io5|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.789      ; 5.504      ;
; -4.201 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io5|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.864      ; 5.567      ;
; -4.201 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.864      ; 5.567      ;
; -4.201 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.864      ; 5.567      ;
; -4.201 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.864      ; 5.567      ;
; -4.197 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|txd                                                                                      ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -1.392     ; 3.307      ;
; -4.164 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io5|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.864      ; 5.530      ;
; -4.164 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.864      ; 5.530      ;
; -4.164 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.864      ; 5.530      ;
; -4.164 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.864      ; 5.530      ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'BRG:brg1|baud_clk'                                                                                                                                                                                     ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                   ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; -5.099 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.622     ; 5.016      ;
; -5.099 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.622     ; 5.016      ;
; -5.097 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.616     ; 5.020      ;
; -5.068 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -1.005     ; 4.565      ;
; -5.068 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -1.005     ; 4.565      ;
; -5.068 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -1.005     ; 4.565      ;
; -5.068 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -1.005     ; 4.565      ;
; -5.068 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -1.005     ; 4.565      ;
; -5.068 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -1.005     ; 4.565      ;
; -5.068 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -1.005     ; 4.565      ;
; -4.933 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.622     ; 4.850      ;
; -4.933 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.622     ; 4.850      ;
; -4.931 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.616     ; 4.854      ;
; -4.902 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -1.005     ; 4.399      ;
; -4.902 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -1.005     ; 4.399      ;
; -4.902 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -1.005     ; 4.399      ;
; -4.902 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -1.005     ; 4.399      ;
; -4.902 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -1.005     ; 4.399      ;
; -4.902 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -1.005     ; 4.399      ;
; -4.902 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -1.005     ; 4.399      ;
; -4.779 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.984     ; 4.297      ;
; -4.779 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.984     ; 4.297      ;
; -4.779 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.984     ; 4.297      ;
; -4.779 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.984     ; 4.297      ;
; -4.779 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.984     ; 4.297      ;
; -4.779 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.984     ; 4.297      ;
; -4.724 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.560      ; 6.823      ;
; -4.724 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.566      ; 6.829      ;
; -4.724 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.560      ; 6.823      ;
; -4.711 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.985     ; 4.228      ;
; -4.711 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.985     ; 4.228      ;
; -4.711 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.985     ; 4.228      ;
; -4.711 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.985     ; 4.228      ;
; -4.711 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.985     ; 4.228      ;
; -4.711 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.985     ; 4.228      ;
; -4.711 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.985     ; 4.228      ;
; -4.711 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.985     ; 4.228      ;
; -4.677 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.560      ; 6.776      ;
; -4.677 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.566      ; 6.782      ;
; -4.677 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.560      ; 6.776      ;
; -4.668 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[0]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -1.742     ; 3.928      ;
; -4.668 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[1]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -1.742     ; 3.928      ;
; -4.668 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[2]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -1.742     ; 3.928      ;
; -4.668 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[3]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -1.742     ; 3.928      ;
; -4.668 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[4]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -1.742     ; 3.928      ;
; -4.668 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[5]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -1.742     ; 3.928      ;
; -4.668 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[6]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -1.742     ; 3.928      ;
; -4.589 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.984     ; 4.107      ;
; -4.589 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.984     ; 4.107      ;
; -4.589 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.984     ; 4.107      ;
; -4.589 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.984     ; 4.107      ;
; -4.589 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.984     ; 4.107      ;
; -4.589 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.984     ; 4.107      ;
; -4.545 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.985     ; 4.062      ;
; -4.545 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.985     ; 4.062      ;
; -4.545 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.985     ; 4.062      ;
; -4.545 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.985     ; 4.062      ;
; -4.545 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.985     ; 4.062      ;
; -4.545 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.985     ; 4.062      ;
; -4.545 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.985     ; 4.062      ;
; -4.545 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.985     ; 4.062      ;
; -4.454 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 6.154      ;
; -4.454 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 6.154      ;
; -4.454 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 6.154      ;
; -4.454 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 6.154      ;
; -4.454 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 6.154      ;
; -4.454 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 6.154      ;
; -4.407 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 6.107      ;
; -4.407 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 6.107      ;
; -4.407 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 6.107      ;
; -4.407 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 6.107      ;
; -4.407 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 6.107      ;
; -4.407 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 6.107      ;
; -4.363 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.177      ; 6.042      ;
; -4.363 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.177      ; 6.042      ;
; -4.363 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.177      ; 6.042      ;
; -4.363 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.177      ; 6.042      ;
; -4.363 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.177      ; 6.042      ;
; -4.363 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.177      ; 6.042      ;
; -4.363 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.177      ; 6.042      ;
; -4.355 ; T80s:cpu1|T80:u0|A[7]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.560      ; 6.454      ;
; -4.355 ; T80s:cpu1|T80:u0|A[7]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.566      ; 6.460      ;
; -4.355 ; T80s:cpu1|T80:u0|A[7]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.560      ; 6.454      ;
; -4.316 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.177      ; 5.995      ;
; -4.316 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.177      ; 5.995      ;
; -4.316 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.177      ; 5.995      ;
; -4.316 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.177      ; 5.995      ;
; -4.316 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.177      ; 5.995      ;
; -4.316 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.177      ; 5.995      ;
; -4.316 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.177      ; 5.995      ;
; -4.303 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.631      ; 6.473      ;
; -4.303 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.637      ; 6.479      ;
; -4.303 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.631      ; 6.473      ;
; -4.240 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.631      ; 6.410      ;
; -4.240 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.637      ; 6.416      ;
; -4.240 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.631      ; 6.410      ;
; -4.233 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 5.932      ;
; -4.233 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 5.932      ;
; -4.233 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 5.932      ;
; -4.233 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 5.932      ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'BRG:brg4|baud_clk'                                                                                                                                                                                     ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                   ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; -4.833 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txBuffer[0]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.860     ; 2.975      ;
; -4.833 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txBuffer[1]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.860     ; 2.975      ;
; -4.833 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txBuffer[2]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.860     ; 2.975      ;
; -4.833 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txBuffer[3]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.860     ; 2.975      ;
; -4.833 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txBuffer[4]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.860     ; 2.975      ;
; -4.833 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txBuffer[5]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.860     ; 2.975      ;
; -4.833 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txBuffer[6]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.860     ; 2.975      ;
; -4.773 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.984     ; 4.328      ;
; -4.773 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.978     ; 4.334      ;
; -4.773 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.984     ; 4.328      ;
; -4.652 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.359     ; 3.795      ;
; -4.652 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.359     ; 3.795      ;
; -4.652 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.359     ; 3.795      ;
; -4.652 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.359     ; 3.795      ;
; -4.652 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.359     ; 3.795      ;
; -4.652 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.359     ; 3.795      ;
; -4.605 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.984     ; 4.160      ;
; -4.605 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.984     ; 4.160      ;
; -4.603 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.978     ; 4.164      ;
; -4.598 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.361     ; 3.739      ;
; -4.598 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.361     ; 3.739      ;
; -4.598 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.361     ; 3.739      ;
; -4.598 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.361     ; 3.739      ;
; -4.598 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.361     ; 3.739      ;
; -4.598 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.361     ; 3.739      ;
; -4.598 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.361     ; 3.739      ;
; -4.520 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.361     ; 3.661      ;
; -4.520 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.361     ; 3.661      ;
; -4.520 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.361     ; 3.661      ;
; -4.520 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.361     ; 3.661      ;
; -4.520 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.361     ; 3.661      ;
; -4.520 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.361     ; 3.661      ;
; -4.520 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.361     ; 3.661      ;
; -4.520 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.361     ; 3.661      ;
; -4.462 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.359     ; 3.605      ;
; -4.462 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.359     ; 3.605      ;
; -4.462 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.359     ; 3.605      ;
; -4.462 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.359     ; 3.605      ;
; -4.462 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.359     ; 3.605      ;
; -4.462 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.359     ; 3.605      ;
; -4.432 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.361     ; 3.573      ;
; -4.432 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.361     ; 3.573      ;
; -4.432 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.361     ; 3.573      ;
; -4.432 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.361     ; 3.573      ;
; -4.432 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.361     ; 3.573      ;
; -4.432 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.361     ; 3.573      ;
; -4.432 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.361     ; 3.573      ;
; -4.354 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.361     ; 3.495      ;
; -4.354 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.361     ; 3.495      ;
; -4.354 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.361     ; 3.495      ;
; -4.354 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.361     ; 3.495      ;
; -4.354 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.361     ; 3.495      ;
; -4.354 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.361     ; 3.495      ;
; -4.354 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.361     ; 3.495      ;
; -4.354 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -1.361     ; 3.495      ;
; -4.281 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txClockCount[0]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.862     ; 2.421      ;
; -4.281 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txClockCount[1]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.862     ; 2.421      ;
; -4.281 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txClockCount[2]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.862     ; 2.421      ;
; -4.281 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txClockCount[3]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.862     ; 2.421      ;
; -4.281 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txClockCount[4]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.862     ; 2.421      ;
; -4.281 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txClockCount[5]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.862     ; 2.421      ;
; -4.266 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io4|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.892      ; 5.660      ;
; -4.266 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.892      ; 5.660      ;
; -4.266 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.892      ; 5.660      ;
; -4.266 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.892      ; 5.660      ;
; -4.266 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.892      ; 5.660      ;
; -4.266 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.892      ; 5.660      ;
; -4.266 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.892      ; 5.660      ;
; -4.266 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.892      ; 5.660      ;
; -4.222 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txState.idle                                                                             ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.861     ; 2.363      ;
; -4.144 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io4|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.892      ; 5.538      ;
; -4.144 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.892      ; 5.538      ;
; -4.144 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.892      ; 5.538      ;
; -4.144 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.892      ; 5.538      ;
; -4.144 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.892      ; 5.538      ;
; -4.144 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.892      ; 5.538      ;
; -4.144 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.892      ; 5.538      ;
; -4.144 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.892      ; 5.538      ;
; -4.101 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txBitCount[1]                                                                            ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.861     ; 2.242      ;
; -4.066 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.821      ; 5.389      ;
; -4.066 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.821      ; 5.389      ;
; -4.066 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.821      ; 5.389      ;
; -4.066 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.821      ; 5.389      ;
; -4.066 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.821      ; 5.389      ;
; -4.066 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.821      ; 5.389      ;
; -4.066 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.821      ; 5.389      ;
; -4.066 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.821      ; 5.389      ;
; -4.051 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io4|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.892      ; 5.445      ;
; -4.051 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.892      ; 5.445      ;
; -4.051 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.892      ; 5.445      ;
; -4.051 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.892      ; 5.445      ;
; -4.051 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.892      ; 5.445      ;
; -4.051 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.892      ; 5.445      ;
; -4.051 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.892      ; 5.445      ;
; -4.051 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.892      ; 5.445      ;
; -4.019 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io4|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.821      ; 5.342      ;
; -4.019 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.821      ; 5.342      ;
; -4.019 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.821      ; 5.342      ;
; -4.019 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.821      ; 5.342      ;
; -4.019 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.821      ; 5.342      ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'BRG:brg3|baud_clk'                                                                                                                                                                                     ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                   ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; -4.741 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txBuffer[0]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.640     ; 3.103      ;
; -4.741 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txBuffer[1]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.640     ; 3.103      ;
; -4.741 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txBuffer[2]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.640     ; 3.103      ;
; -4.741 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txBuffer[3]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.640     ; 3.103      ;
; -4.741 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txBuffer[4]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.640     ; 3.103      ;
; -4.741 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txBuffer[5]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.640     ; 3.103      ;
; -4.741 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txBuffer[6]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.640     ; 3.103      ;
; -4.667 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.858     ; 4.348      ;
; -4.667 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.852     ; 4.354      ;
; -4.667 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.858     ; 4.348      ;
; -4.488 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.758      ;
; -4.488 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.758      ;
; -4.488 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.758      ;
; -4.488 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.758      ;
; -4.488 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.758      ;
; -4.488 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.758      ;
; -4.488 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.758      ;
; -4.488 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.758      ;
; -4.477 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.858     ; 4.158      ;
; -4.477 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.852     ; 4.164      ;
; -4.477 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.858     ; 4.158      ;
; -4.369 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.633      ;
; -4.369 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.633      ;
; -4.369 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.633      ;
; -4.369 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.633      ;
; -4.369 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.633      ;
; -4.369 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.633      ;
; -4.369 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.633      ;
; -4.322 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.592      ;
; -4.322 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.592      ;
; -4.322 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.592      ;
; -4.322 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.592      ;
; -4.322 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.592      ;
; -4.322 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.592      ;
; -4.322 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.592      ;
; -4.322 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.592      ;
; -4.270 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.236     ; 3.536      ;
; -4.270 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.236     ; 3.536      ;
; -4.270 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.236     ; 3.536      ;
; -4.270 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.236     ; 3.536      ;
; -4.270 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.236     ; 3.536      ;
; -4.270 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.236     ; 3.536      ;
; -4.203 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.467      ;
; -4.203 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.467      ;
; -4.203 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.467      ;
; -4.203 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.467      ;
; -4.203 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.467      ;
; -4.203 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.467      ;
; -4.203 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.467      ;
; -4.194 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txClockCount[0]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.640     ; 2.556      ;
; -4.194 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txClockCount[1]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.640     ; 2.556      ;
; -4.194 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txClockCount[2]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.640     ; 2.556      ;
; -4.194 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txClockCount[4]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.640     ; 2.556      ;
; -4.194 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txClockCount[5]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.640     ; 2.556      ;
; -4.194 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txClockCount[3]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.640     ; 2.556      ;
; -4.188 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.395      ; 6.122      ;
; -4.188 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.401      ; 6.128      ;
; -4.188 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.395      ; 6.122      ;
; -4.130 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txState.idle                                                                             ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.640     ; 2.492      ;
; -4.080 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.236     ; 3.346      ;
; -4.080 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.236     ; 3.346      ;
; -4.080 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.236     ; 3.346      ;
; -4.080 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.236     ; 3.346      ;
; -4.080 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.236     ; 3.346      ;
; -4.080 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.236     ; 3.346      ;
; -4.078 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.395      ; 6.012      ;
; -4.078 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.401      ; 6.018      ;
; -4.078 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.395      ; 6.012      ;
; -4.015 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txBuffer[7]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.640     ; 2.377      ;
; -4.007 ; T80s:cpu1|WR_n                 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.945      ; 5.491      ;
; -4.007 ; T80s:cpu1|WR_n                 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.951      ; 5.497      ;
; -4.007 ; T80s:cpu1|WR_n                 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.945      ; 5.491      ;
; -4.001 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|txd                                                                                      ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.265      ;
; -3.947 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|txBuffer[7]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.211      ;
; -3.919 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.021      ; 5.442      ;
; -3.919 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.021      ; 5.442      ;
; -3.919 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.021      ; 5.442      ;
; -3.919 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.021      ; 5.442      ;
; -3.919 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.021      ; 5.442      ;
; -3.919 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.021      ; 5.442      ;
; -3.919 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.021      ; 5.442      ;
; -3.919 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.021      ; 5.442      ;
; -3.908 ; T80s:cpu1|T80:u0|A[2]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.395      ; 5.842      ;
; -3.908 ; T80s:cpu1|T80:u0|A[2]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.401      ; 5.848      ;
; -3.908 ; T80s:cpu1|T80:u0|A[2]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.395      ; 5.842      ;
; -3.867 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|txd                                                                                      ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.131      ;
; -3.831 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.324      ; 5.694      ;
; -3.831 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.330      ; 5.700      ;
; -3.831 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.324      ; 5.694      ;
; -3.817 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txBitCount[3]                                                                            ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.640     ; 2.179      ;
; -3.816 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txBitCount[2]                                                                            ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.640     ; 2.178      ;
; -3.815 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txBitCount[1]                                                                            ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.640     ; 2.177      ;
; -3.813 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txBitCount[0]                                                                            ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -2.640     ; 2.175      ;
; -3.813 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|txBuffer[7]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.077      ;
; -3.809 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io3|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.021      ; 5.332      ;
; -3.809 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io3|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.021      ; 5.332      ;
; -3.809 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io3|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.021      ; 5.332      ;
; -3.809 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io3|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.021      ; 5.332      ;
; -3.809 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io3|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.021      ; 5.332      ;
; -3.809 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io3|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 1.021      ; 5.332      ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.368      ; 4.346      ;
; 46.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.377      ; 3.989      ;
; 46.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 3.876      ;
; 46.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.377      ; 3.834      ;
; 46.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 3.710      ;
; 46.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.377      ; 3.560      ;
; 46.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.377      ; 3.492      ;
; 46.927 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.368      ; 3.463      ;
; 47.009 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 3.375      ;
; 47.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.363      ; 3.219      ;
; 47.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.377      ; 3.124      ;
; 47.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.377      ; 2.956      ;
; 47.475 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.376      ; 2.923      ;
; 47.860 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.376      ; 2.538      ;
; 47.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.375      ; 2.517      ;
; 47.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.377      ; 2.442      ;
; 48.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 2.267      ;
; 48.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.361      ; 2.199      ;
; 48.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.363      ; 2.007      ;
; 94.642 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.350     ; 5.030      ;
; 94.650 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.350     ; 5.022      ;
; 94.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.260      ;
; 94.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.260      ;
; 94.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.260      ;
; 94.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.260      ;
; 94.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.260      ;
; 94.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.260      ;
; 94.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.260      ;
; 94.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.260      ;
; 94.942 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.350     ; 4.730      ;
; 94.954 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.350     ; 4.718      ;
; 95.037 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.347     ; 4.638      ;
; 95.045 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.347     ; 4.630      ;
; 95.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.768      ;
; 95.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.768      ;
; 95.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.768      ;
; 95.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.768      ;
; 95.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.768      ;
; 95.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.768      ;
; 95.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.768      ;
; 95.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.768      ;
; 95.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.761      ;
; 95.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.761      ;
; 95.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.761      ;
; 95.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.761      ;
; 95.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.761      ;
; 95.306 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.347     ; 4.369      ;
; 95.311 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.347     ; 4.364      ;
; 95.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.533      ;
; 95.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.533      ;
; 95.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.533      ;
; 95.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.533      ;
; 95.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.533      ;
; 95.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.533      ;
; 95.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.533      ;
; 95.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.533      ;
; 95.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.533      ;
; 95.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.533      ;
; 95.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.533      ;
; 95.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.498      ;
; 95.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.498      ;
; 95.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.498      ;
; 95.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.498      ;
; 95.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.498      ;
; 95.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.498      ;
; 95.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.498      ;
; 95.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.498      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.471      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.471      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.471      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.471      ;
; 95.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.285      ;
; 95.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.285      ;
; 95.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.285      ;
; 95.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.285      ;
; 95.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.285      ;
; 95.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.285      ;
; 95.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.285      ;
; 95.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.285      ;
; 95.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.171      ;
; 95.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.171      ;
; 95.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.171      ;
; 95.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.171      ;
; 95.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.171      ;
; 95.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.171      ;
; 95.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.171      ;
; 95.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.171      ;
; 95.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.152      ;
; 95.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.152      ;
; 95.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.152      ;
; 95.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.152      ;
; 95.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.152      ;
; 95.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.152      ;
; 95.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.152      ;
; 95.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.152      ;
; 95.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.135      ;
; 95.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.135      ;
; 95.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.135      ;
; 95.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.135      ;
; 95.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.135      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'T80s:cpu1|IORQ_n'                                                                                                                    ;
+--------+---------------------------------+---------------------------------------+-------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                               ; Launch Clock      ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------+-------------------+------------------+--------------+------------+------------+
; -0.800 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[26]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.113      ; 4.028      ;
; -0.800 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[30]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.113      ; 4.028      ;
; -0.800 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[28]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.113      ; 4.028      ;
; -0.800 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[31]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.113      ; 4.028      ;
; -0.790 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[29]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.122      ; 4.047      ;
; -0.790 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[25]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.122      ; 4.047      ;
; -0.790 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[27]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.122      ; 4.047      ;
; -0.712 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[26]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.113      ; 4.116      ;
; -0.712 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[30]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.113      ; 4.116      ;
; -0.712 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[28]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.113      ; 4.116      ;
; -0.712 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[31]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.113      ; 4.116      ;
; -0.702 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[29]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.122      ; 4.135      ;
; -0.702 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[25]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.122      ; 4.135      ;
; -0.702 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[27]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.122      ; 4.135      ;
; -0.689 ; T80s:cpu1|T80:u0|DO[2]          ; sd_controller:sd1|address[27]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.948      ; 1.974      ;
; -0.663 ; T80s:cpu1|T80:u0|DO[5]          ; sd_controller:sd1|address[5]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.961      ; 2.013      ;
; -0.646 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[24]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.126      ; 4.195      ;
; -0.643 ; bufferedUART:io5|txByteSent     ; bufferedUART:io5|dataOut[7]           ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.943      ; 3.015      ;
; -0.611 ; T80s:cpu1|T80:u0|DO[5]          ; sd_controller:sd1|din_latched[5]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.955      ; 2.059      ;
; -0.584 ; T80s:cpu1|T80:u0|DO[3]          ; sd_controller:sd1|address[3]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.951      ; 2.082      ;
; -0.569 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[26]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.113      ; 4.259      ;
; -0.569 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[30]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.113      ; 4.259      ;
; -0.569 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[28]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.113      ; 4.259      ;
; -0.569 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[31]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.113      ; 4.259      ;
; -0.566 ; T80s:cpu1|T80:u0|DO[1]          ; sd_controller:sd1|address[1]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.962      ; 2.111      ;
; -0.559 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[29]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.122      ; 4.278      ;
; -0.559 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[25]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.122      ; 4.278      ;
; -0.559 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[27]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.122      ; 4.278      ;
; -0.556 ; T80s:cpu1|T80:u0|DO[3]          ; sd_controller:sd1|address[28]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.939      ; 2.098      ;
; -0.555 ; T80s:cpu1|T80:u0|DO[4]          ; sd_controller:sd1|address[4]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.961      ; 2.121      ;
; -0.545 ; T80s:cpu1|T80:u0|DO[3]          ; sd_controller:sd1|din_latched[3]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.945      ; 2.115      ;
; -0.544 ; T80s:cpu1|T80:u0|DO[0]          ; sd_controller:sd1|address[25]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.958      ; 2.129      ;
; -0.544 ; T80s:cpu1|T80:u0|DO[6]          ; sd_controller:sd1|din_latched[6]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.945      ; 2.116      ;
; -0.541 ; T80s:cpu1|T80:u0|DO[5]          ; sd_controller:sd1|address[30]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.949      ; 2.123      ;
; -0.540 ; T80s:cpu1|T80:u0|DO[4]          ; sd_controller:sd1|address[29]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.958      ; 2.133      ;
; -0.532 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|host_write_flag     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.119      ; 4.302      ;
; -0.528 ; T80s:cpu1|T80:u0|DO[6]          ; sd_controller:sd1|address[22]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.951      ; 2.138      ;
; -0.526 ; T80s:cpu1|T80:u0|DO[6]          ; sd_controller:sd1|address[14]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.951      ; 2.140      ;
; -0.524 ; T80s:cpu1|T80:u0|DO[1]          ; sd_controller:sd1|din_latched[1]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.956      ; 2.147      ;
; -0.518 ; T80s:cpu1|T80:u0|DO[6]          ; sd_controller:sd1|address[31]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.939      ; 2.136      ;
; -0.492 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[12]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.125      ; 4.348      ;
; -0.492 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[13]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.125      ; 4.348      ;
; -0.492 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[9]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.125      ; 4.348      ;
; -0.492 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[10]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.125      ; 4.348      ;
; -0.474 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[8]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.126      ; 4.367      ;
; -0.467 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|host_write_flag     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.119      ; 4.367      ;
; -0.461 ; T80s:cpu1|T80:u0|DO[6]          ; sd_controller:sd1|address[23]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.951      ; 2.205      ;
; -0.460 ; T80s:cpu1|T80:u0|DO[6]          ; sd_controller:sd1|address[15]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.951      ; 2.206      ;
; -0.459 ; bufferedUART:io5|txByteSent     ; bufferedUART:io5|dataOut[1]           ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.943      ; 3.199      ;
; -0.455 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[14]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.125      ; 4.385      ;
; -0.455 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[15]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.125      ; 4.385      ;
; -0.455 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[11]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.125      ; 4.385      ;
; -0.454 ; T80s:cpu1|T80:u0|DO[7]          ; sd_controller:sd1|din_latched[7]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.945      ; 2.206      ;
; -0.452 ; T80s:cpu1|T80:u0|DO[1]          ; sd_controller:sd1|address[26]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.950      ; 2.213      ;
; -0.442 ; bufferedUART:io5|rxInPointer[4] ; bufferedUART:io5|rxReadPointer[0]     ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.948      ; 3.221      ;
; -0.437 ; bufferedUART:io5|rxInPointer[5] ; bufferedUART:io5|rxReadPointer[0]     ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.948      ; 3.226      ;
; -0.429 ; T80s:cpu1|T80:u0|DO[0]          ; sd_controller:sd1|address[0]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.961      ; 2.247      ;
; -0.424 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[24]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.126      ; 4.417      ;
; -0.420 ; T80s:cpu1|T80:u0|DO[3]          ; sd_controller:sd1|address[20]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.951      ; 2.246      ;
; -0.420 ; T80s:cpu1|T80:u0|DO[3]          ; sd_controller:sd1|address[12]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.951      ; 2.246      ;
; -0.417 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[12]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.125      ; 4.423      ;
; -0.417 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[13]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.125      ; 4.423      ;
; -0.417 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[9]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.125      ; 4.423      ;
; -0.417 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[10]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.125      ; 4.423      ;
; -0.407 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|block_write         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.116      ; 4.424      ;
; -0.407 ; T80s:cpu1|T80:u0|DO[7]          ; sd_controller:sd1|address[7]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.951      ; 2.259      ;
; -0.403 ; bufferedUART:io5|rxInPointer[2] ; bufferedUART:io5|rxReadPointer[0]     ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.948      ; 3.260      ;
; -0.402 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|din_latched[4]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.119      ; 4.432      ;
; -0.402 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|din_latched[1]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.119      ; 4.432      ;
; -0.402 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|din_latched[0]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.119      ; 4.432      ;
; -0.402 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|din_latched[5]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.119      ; 4.432      ;
; -0.402 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|din_latched[7]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.119      ; 4.432      ;
; -0.402 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|din_latched[2]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.119      ; 4.432      ;
; -0.402 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|din_latched[3]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.119      ; 4.432      ;
; -0.402 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|din_latched[6]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.119      ; 4.432      ;
; -0.389 ; bufferedUART:io5|rxInPointer[1] ; bufferedUART:io5|rxReadPointer[0]     ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.948      ; 3.274      ;
; -0.389 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|block_read          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.116      ; 4.442      ;
; -0.388 ; T80s:cpu1|T80:u0|DO[2]          ; sd_controller:sd1|din_latched[2]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.945      ; 2.272      ;
; -0.384 ; T80s:cpu1|T80:u0|DO[4]          ; sd_controller:sd1|address[13]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.961      ; 2.292      ;
; -0.380 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[14]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.125      ; 4.460      ;
; -0.380 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[15]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.125      ; 4.460      ;
; -0.380 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[11]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.125      ; 4.460      ;
; -0.378 ; T80s:cpu1|T80:u0|DO[1]          ; sd_controller:sd1|address[17]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.962      ; 2.299      ;
; -0.376 ; T80s:cpu1|T80:u0|DO[3]          ; sd_controller:sd1|address[11]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.951      ; 2.290      ;
; -0.375 ; T80s:cpu1|T80:u0|DO[4]          ; sd_controller:sd1|address[21]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.961      ; 2.301      ;
; -0.371 ; T80s:cpu1|T80:u0|DO[3]          ; sd_controller:sd1|address[19]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.951      ; 2.295      ;
; -0.367 ; T80s:cpu1|T80:u0|DO[1]          ; sd_controller:sd1|address[9]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.962      ; 2.310      ;
; -0.367 ; T80s:cpu1|T80:u0|DO[1]          ; sd_controller:sd1|address[18]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.962      ; 2.310      ;
; -0.361 ; bufferedUART:io5|rxInPointer[4] ; bufferedUART:io5|dataOut[7]           ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.948      ; 3.302      ;
; -0.356 ; bufferedUART:io5|rxInPointer[5] ; bufferedUART:io5|dataOut[7]           ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.948      ; 3.307      ;
; -0.355 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[16]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.126      ; 4.486      ;
; -0.348 ; T80s:cpu1|T80:u0|DO[6]          ; sd_controller:sd1|address[6]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.951      ; 2.318      ;
; -0.345 ; bufferedUART:io5|rxInPointer[0] ; bufferedUART:io5|rxReadPointer[0]     ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.948      ; 3.318      ;
; -0.338 ; T80s:cpu1|T80:u0|DO[2]          ; sd_controller:sd1|address[2]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.951      ; 2.328      ;
; -0.338 ; T80s:cpu1|T80:u0|A[0]           ; SBCTextDisplayRGB:io2|dispByteWritten ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 3.729      ; 3.106      ;
; -0.331 ; bufferedUART:io5|rxInPointer[1] ; bufferedUART:io5|rxReadPointer[2]     ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.947      ; 3.331      ;
; -0.330 ; bufferedUART:io5|rxInPointer[1] ; bufferedUART:io5|rxReadPointer[4]     ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.947      ; 3.332      ;
; -0.329 ; bufferedUART:io5|rxInPointer[1] ; bufferedUART:io5|rxReadPointer[5]     ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.947      ; 3.333      ;
; -0.327 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|block_read          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.116      ; 4.504      ;
; -0.323 ; bufferedUART:io5|rxInPointer[4] ; bufferedUART:io5|rxReadPointer[2]     ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.947      ; 3.339      ;
+--------+---------------------------------+---------------------------------------+-------------------+------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'BRG:brg3|baud_clk'                                                                                                                                                                                               ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.368 ; bufferedUART:io3|rxCurrentByteBuffer[0] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.454      ; 1.052      ;
; 0.397 ; bufferedUART:io3|rxCurrentByteBuffer[7] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.454      ; 1.081      ;
; 0.403 ; bufferedUART:io3|rxCurrentByteBuffer[2] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.454      ; 1.087      ;
; 0.405 ; bufferedUART:io3|rxCurrentByteBuffer[5] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.454      ; 1.089      ;
; 0.405 ; bufferedUART:io3|rxState.stopBit        ; bufferedUART:io3|rxState.stopBit                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io3|rxState.idle           ; bufferedUART:io3|rxState.idle                                                                             ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io3|rxState.dataBit        ; bufferedUART:io3|rxState.dataBit                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io3|rxBitCount[3]          ; bufferedUART:io3|rxBitCount[3]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io3|rxBitCount[2]          ; bufferedUART:io3|rxBitCount[2]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io3|rxBitCount[1]          ; bufferedUART:io3|rxBitCount[1]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.406 ; bufferedUART:io3|txd                    ; bufferedUART:io3|txd                                                                                      ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; bufferedUART:io3|txBuffer[7]            ; bufferedUART:io3|txBuffer[7]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; bufferedUART:io3|txState.dataBit        ; bufferedUART:io3|txState.dataBit                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; bufferedUART:io3|txBitCount[3]          ; bufferedUART:io3|txBitCount[3]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; bufferedUART:io3|txBitCount[1]          ; bufferedUART:io3|txBitCount[1]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; bufferedUART:io3|txBitCount[0]          ; bufferedUART:io3|txBitCount[0]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; bufferedUART:io3|txBitCount[2]          ; bufferedUART:io3|txBitCount[2]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; bufferedUART:io3|txState.stopBit        ; bufferedUART:io3|txState.stopBit                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; bufferedUART:io3|txByteSent             ; bufferedUART:io3|txByteSent                                                                               ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.420 ; bufferedUART:io3|rxBitCount[0]          ; bufferedUART:io3|rxBitCount[0]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.684      ;
; 0.424 ; bufferedUART:io3|rxCurrentByteBuffer[1] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.454      ; 1.108      ;
; 0.447 ; bufferedUART:io3|rxCurrentByteBuffer[3] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.454      ; 1.131      ;
; 0.473 ; bufferedUART:io3|rxBitCount[1]          ; bufferedUART:io3|rxBitCount[2]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.737      ;
; 0.495 ; bufferedUART:io3|rxCurrentByteBuffer[3] ; bufferedUART:io3|rxCurrentByteBuffer[2]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.759      ;
; 0.495 ; bufferedUART:io3|rxCurrentByteBuffer[7] ; bufferedUART:io3|rxCurrentByteBuffer[6]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.759      ;
; 0.497 ; bufferedUART:io3|rxCurrentByteBuffer[2] ; bufferedUART:io3|rxCurrentByteBuffer[1]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.761      ;
; 0.497 ; bufferedUART:io3|rxCurrentByteBuffer[5] ; bufferedUART:io3|rxCurrentByteBuffer[4]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.761      ;
; 0.603 ; bufferedUART:io3|txBuffer[1]            ; bufferedUART:io3|txBuffer[0]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 0.866      ;
; 0.604 ; bufferedUART:io3|txBuffer[6]            ; bufferedUART:io3|txBuffer[5]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 0.867      ;
; 0.605 ; bufferedUART:io3|txBuffer[2]            ; bufferedUART:io3|txBuffer[1]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 0.868      ;
; 0.605 ; bufferedUART:io3|txBuffer[3]            ; bufferedUART:io3|txBuffer[2]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 0.868      ;
; 0.606 ; bufferedUART:io3|txBuffer[4]            ; bufferedUART:io3|txBuffer[3]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 0.869      ;
; 0.623 ; bufferedUART:io3|rxCurrentByteBuffer[6] ; bufferedUART:io3|rxCurrentByteBuffer[5]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.887      ;
; 0.649 ; bufferedUART:io3|txBuffer[7]            ; bufferedUART:io3|txBuffer[6]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 0.912      ;
; 0.657 ; bufferedUART:io3|rxInPointer[5]         ; bufferedUART:io3|rxInPointer[5]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 0.920      ;
; 0.660 ; bufferedUART:io3|rxState.dataBit        ; bufferedUART:io3|rxBitCount[0]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.924      ;
; 0.661 ; bufferedUART:io3|rxState.dataBit        ; bufferedUART:io3|rxBitCount[3]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.925      ;
; 0.670 ; bufferedUART:io3|rxCurrentByteBuffer[1] ; bufferedUART:io3|rxCurrentByteBuffer[0]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.934      ;
; 0.673 ; bufferedUART:io3|rxCurrentByteBuffer[4] ; bufferedUART:io3|rxCurrentByteBuffer[3]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.937      ;
; 0.701 ; bufferedUART:io3|txBuffer[5]            ; bufferedUART:io3|txBuffer[4]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 0.964      ;
; 0.709 ; bufferedUART:io3|txClockCount[5]        ; bufferedUART:io3|txClockCount[5]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 0.972      ;
; 0.711 ; bufferedUART:io3|txClockCount[4]        ; bufferedUART:io3|txClockCount[4]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 0.974      ;
; 0.714 ; bufferedUART:io3|rxCurrentByteBuffer[4] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.454      ; 1.398      ;
; 0.716 ; bufferedUART:io3|rxInPointer[2]         ; bufferedUART:io3|rxInPointer[2]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 0.979      ;
; 0.720 ; bufferedUART:io3|rxClockCount[0]        ; bufferedUART:io3|rxClockCount[0]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.984      ;
; 0.730 ; bufferedUART:io3|rxInPointer[1]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.455      ; 1.415      ;
; 0.737 ; bufferedUART:io3|rxClockCount[3]        ; bufferedUART:io3|rxClockCount[3]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 1.001      ;
; 0.739 ; bufferedUART:io3|rxClockCount[5]        ; bufferedUART:io3|rxClockCount[5]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 1.003      ;
; 0.762 ; bufferedUART:io3|rxInPointer[0]         ; bufferedUART:io3|rxInPointer[0]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.025      ;
; 0.778 ; bufferedUART:io3|txBitCount[0]          ; bufferedUART:io3|txBitCount[1]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.041      ;
; 0.867 ; bufferedUART:io3|txClockCount[2]        ; bufferedUART:io3|txClockCount[2]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.130      ;
; 0.874 ; bufferedUART:io3|txClockCount[3]        ; bufferedUART:io3|txClockCount[3]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.137      ;
; 0.875 ; bufferedUART:io3|txClockCount[1]        ; bufferedUART:io3|txClockCount[1]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.138      ;
; 0.882 ; bufferedUART:io3|rxClockCount[1]        ; bufferedUART:io3|rxClockCount[1]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 1.146      ;
; 0.890 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[7]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.649      ; 3.994      ;
; 0.892 ; bufferedUART:io3|rxInPointer[4]         ; bufferedUART:io3|rxInPointer[4]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.155      ;
; 0.916 ; bufferedUART:io3|txClockCount[0]        ; bufferedUART:io3|txClockCount[0]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.179      ;
; 0.916 ; bufferedUART:io3|rxBitCount[0]          ; bufferedUART:io3|rxBitCount[1]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 1.180      ;
; 0.918 ; bufferedUART:io3|rxClockCount[2]        ; bufferedUART:io3|rxClockCount[2]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 1.182      ;
; 0.923 ; bufferedUART:io3|rxClockCount[4]        ; bufferedUART:io3|rxClockCount[4]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 1.187      ;
; 0.930 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txd                                                                                      ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.649      ; 4.034      ;
; 0.933 ; bufferedUART:io3|rxBitCount[3]          ; bufferedUART:io3|rxState.stopBit                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 1.197      ;
; 0.949 ; bufferedUART:io3|rxInPointer[2]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.455      ; 1.634      ;
; 0.963 ; bufferedUART:io3|rxBitCount[3]          ; bufferedUART:io3|rxState.dataBit                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 1.227      ;
; 0.967 ; bufferedUART:io3|rxInPointer[3]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.455      ; 1.652      ;
; 0.971 ; bufferedUART:io3|rxInPointer[0]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.455      ; 1.656      ;
; 1.018 ; bufferedUART:io3|rxClockCount[0]        ; bufferedUART:io3|rxClockCount[1]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 1.282      ;
; 1.024 ; bufferedUART:io3|rxCurrentByteBuffer[6] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.454      ; 1.708      ;
; 1.030 ; bufferedUART:io3|txClockCount[4]        ; bufferedUART:io3|txClockCount[5]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.293      ;
; 1.033 ; bufferedUART:io3|rxClockCount[0]        ; bufferedUART:io3|rxClockCount[2]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 1.297      ;
; 1.034 ; bufferedUART:io3|rxInPointer[2]         ; bufferedUART:io3|rxInPointer[3]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.297      ;
; 1.050 ; bufferedUART:io3|rxInPointer[2]         ; bufferedUART:io3|rxInPointer[4]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.313      ;
; 1.055 ; bufferedUART:io3|rxInPointer[0]         ; bufferedUART:io3|rxInPointer[1]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.318      ;
; 1.059 ; bufferedUART:io3|rxClockCount[3]        ; bufferedUART:io3|rxClockCount[4]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 1.323      ;
; 1.072 ; bufferedUART:io3|rxInPointer[0]         ; bufferedUART:io3|rxInPointer[2]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.335      ;
; 1.130 ; bufferedUART:io3|rxInPointer[1]         ; bufferedUART:io3|rxInPointer[1]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.393      ;
; 1.136 ; bufferedUART:io3|rxInPointer[3]         ; bufferedUART:io3|rxInPointer[3]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.399      ;
; 1.140 ; bufferedUART:io3|rxClockCount[0]        ; bufferedUART:io3|rxClockCount[3]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 1.404      ;
; 1.155 ; bufferedUART:io3|rxClockCount[0]        ; bufferedUART:io3|rxClockCount[4]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 1.419      ;
; 1.156 ; bufferedUART:io3|rxInPointer[2]         ; bufferedUART:io3|rxInPointer[5]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.419      ;
; 1.162 ; bufferedUART:io3|txState.dataBit        ; bufferedUART:io3|txBuffer[4]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.425      ;
; 1.163 ; bufferedUART:io3|txClockCount[2]        ; bufferedUART:io3|txClockCount[3]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.426      ;
; 1.166 ; bufferedUART:io3|rxClockCount[3]        ; bufferedUART:io3|rxClockCount[5]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 1.430      ;
; 1.168 ; bufferedUART:io3|txState.idle           ; bufferedUART:io3|txByteSent                                                                               ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.431      ;
; 1.175 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[0]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.649      ; 4.279      ;
; 1.175 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[1]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.649      ; 4.279      ;
; 1.175 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[2]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.649      ; 4.279      ;
; 1.175 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[3]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.649      ; 4.279      ;
; 1.175 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[4]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.649      ; 4.279      ;
; 1.175 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[5]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.649      ; 4.279      ;
; 1.175 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[6]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.649      ; 4.279      ;
; 1.177 ; bufferedUART:io3|rxInPointer[0]         ; bufferedUART:io3|rxInPointer[3]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.440      ;
; 1.188 ; bufferedUART:io3|rxInPointer[4]         ; bufferedUART:io3|rxInPointer[5]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.451      ;
; 1.190 ; bufferedUART:io3|rxState.dataBit        ; bufferedUART:io3|rxBitCount[2]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 1.454      ;
; 1.194 ; bufferedUART:io3|rxInPointer[0]         ; bufferedUART:io3|rxInPointer[4]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.457      ;
; 1.196 ; bufferedUART:io3|rxState.dataBit        ; bufferedUART:io3|rxBitCount[1]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 1.460      ;
; 1.198 ; bufferedUART:io3|txClockCount[0]        ; bufferedUART:io3|txClockCount[1]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.461      ;
; 1.203 ; bufferedUART:io3|rxBitCount[0]          ; bufferedUART:io3|rxBitCount[2]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 1.467      ;
; 1.214 ; bufferedUART:io3|rxClockCount[2]        ; bufferedUART:io3|rxClockCount[3]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 1.478      ;
; 1.227 ; bufferedUART:io3|rxClockCount[4]        ; bufferedUART:io3|rxClockCount[5]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 1.491      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'BRG:brg2|baud_clk'                                                                                                                                                                                               ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.369 ; bufferedUART:io5|rxCurrentByteBuffer[0] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.454      ; 1.053      ;
; 0.374 ; bufferedUART:io5|rxCurrentByteBuffer[4] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.453      ; 1.057      ;
; 0.377 ; bufferedUART:io5|rxCurrentByteBuffer[1] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.454      ; 1.061      ;
; 0.393 ; bufferedUART:io5|rxCurrentByteBuffer[3] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.454      ; 1.077      ;
; 0.395 ; bufferedUART:io5|rxCurrentByteBuffer[7] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.453      ; 1.078      ;
; 0.406 ; bufferedUART:io5|txd                    ; bufferedUART:io5|txd                                                                                      ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txState.dataBit                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; bufferedUART:io5|txState.stopBit        ; bufferedUART:io5|txState.stopBit                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; bufferedUART:io5|txByteSent             ; bufferedUART:io5|txByteSent                                                                               ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; bufferedUART:io5|rxState.stopBit        ; bufferedUART:io5|rxState.stopBit                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.407 ; bufferedUART:io5|txBuffer[7]            ; bufferedUART:io5|txBuffer[7]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.407 ; bufferedUART:io5|txBitCount[2]          ; bufferedUART:io5|txBitCount[2]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.407 ; bufferedUART:io5|txBitCount[1]          ; bufferedUART:io5|txBitCount[1]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.407 ; bufferedUART:io5|txBitCount[0]          ; bufferedUART:io5|txBitCount[0]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.407 ; bufferedUART:io5|txBitCount[3]          ; bufferedUART:io5|txBitCount[3]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.407 ; bufferedUART:io5|rxState.dataBit        ; bufferedUART:io5|rxState.dataBit                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.407 ; bufferedUART:io5|rxState.idle           ; bufferedUART:io5|rxState.idle                                                                             ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.407 ; bufferedUART:io5|rxBitCount[2]          ; bufferedUART:io5|rxBitCount[2]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.407 ; bufferedUART:io5|rxBitCount[1]          ; bufferedUART:io5|rxBitCount[1]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.407 ; bufferedUART:io5|rxBitCount[3]          ; bufferedUART:io5|rxBitCount[3]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.422 ; bufferedUART:io5|rxCurrentByteBuffer[6] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.453      ; 1.105      ;
; 0.422 ; bufferedUART:io5|rxBitCount[0]          ; bufferedUART:io5|rxBitCount[0]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.684      ;
; 0.445 ; bufferedUART:io5|rxCurrentByteBuffer[2] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.454      ; 1.129      ;
; 0.445 ; bufferedUART:io5|rxCurrentByteBuffer[5] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.453      ; 1.128      ;
; 0.467 ; bufferedUART:io5|rxInPointer[3]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.454      ; 1.151      ;
; 0.496 ; bufferedUART:io5|rxCurrentByteBuffer[2] ; bufferedUART:io5|rxCurrentByteBuffer[1]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.068      ; 0.759      ;
; 0.496 ; bufferedUART:io5|rxCurrentByteBuffer[3] ; bufferedUART:io5|rxCurrentByteBuffer[2]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.068      ; 0.759      ;
; 0.497 ; bufferedUART:io5|rxCurrentByteBuffer[7] ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.759      ;
; 0.604 ; bufferedUART:io5|txBuffer[1]            ; bufferedUART:io5|txBuffer[0]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.866      ;
; 0.604 ; bufferedUART:io5|txBuffer[2]            ; bufferedUART:io5|txBuffer[1]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.866      ;
; 0.604 ; bufferedUART:io5|txBuffer[4]            ; bufferedUART:io5|txBuffer[3]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.866      ;
; 0.604 ; bufferedUART:io5|txBuffer[6]            ; bufferedUART:io5|txBuffer[5]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.866      ;
; 0.605 ; bufferedUART:io5|txBuffer[3]            ; bufferedUART:io5|txBuffer[2]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.867      ;
; 0.624 ; bufferedUART:io5|rxCurrentByteBuffer[1] ; bufferedUART:io5|rxCurrentByteBuffer[0]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.068      ; 0.887      ;
; 0.626 ; bufferedUART:io5|rxCurrentByteBuffer[6] ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.888      ;
; 0.648 ; bufferedUART:io5|rxClockCount[5]        ; bufferedUART:io5|rxClockCount[5]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.068      ; 0.911      ;
; 0.648 ; bufferedUART:io5|rxInPointer[1]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.454      ; 1.332      ;
; 0.659 ; bufferedUART:io5|rxInPointer[5]         ; bufferedUART:io5|rxInPointer[5]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.921      ;
; 0.697 ; bufferedUART:io5|txClockCount[3]        ; bufferedUART:io5|txClockCount[3]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.068      ; 0.960      ;
; 0.699 ; bufferedUART:io5|txBuffer[5]            ; bufferedUART:io5|txBuffer[4]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.961      ;
; 0.699 ; bufferedUART:io5|rxClockCount[2]        ; bufferedUART:io5|rxClockCount[2]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.068      ; 0.962      ;
; 0.700 ; bufferedUART:io5|txClockCount[1]        ; bufferedUART:io5|txClockCount[1]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.068      ; 0.963      ;
; 0.700 ; bufferedUART:io5|rxBitCount[1]          ; bufferedUART:io5|rxBitCount[2]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.962      ;
; 0.702 ; bufferedUART:io5|txClockCount[2]        ; bufferedUART:io5|txClockCount[2]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.068      ; 0.965      ;
; 0.706 ; bufferedUART:io5|txClockCount[5]        ; bufferedUART:io5|txClockCount[5]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.068      ; 0.969      ;
; 0.710 ; bufferedUART:io5|txClockCount[4]        ; bufferedUART:io5|txClockCount[4]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.068      ; 0.973      ;
; 0.713 ; bufferedUART:io5|rxClockCount[3]        ; bufferedUART:io5|rxClockCount[3]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.068      ; 0.976      ;
; 0.713 ; bufferedUART:io5|rxBitCount[0]          ; bufferedUART:io5|rxBitCount[2]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.975      ;
; 0.714 ; bufferedUART:io5|rxBitCount[0]          ; bufferedUART:io5|rxBitCount[1]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.976      ;
; 0.723 ; bufferedUART:io5|rxInPointer[2]         ; bufferedUART:io5|rxInPointer[2]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.985      ;
; 0.726 ; bufferedUART:io5|rxClockCount[0]        ; bufferedUART:io5|rxClockCount[0]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.068      ; 0.989      ;
; 0.728 ; bufferedUART:io5|rxState.dataBit        ; bufferedUART:io5|rxBitCount[1]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.990      ;
; 0.733 ; bufferedUART:io5|rxState.dataBit        ; bufferedUART:io5|rxBitCount[3]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.995      ;
; 0.741 ; bufferedUART:io5|txClockCount[0]        ; bufferedUART:io5|txClockCount[0]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.068      ; 1.004      ;
; 0.745 ; bufferedUART:io5|rxInPointer[3]         ; bufferedUART:io5|rxInPointer[3]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.007      ;
; 0.749 ; bufferedUART:io5|rxInPointer[0]         ; bufferedUART:io5|rxInPointer[0]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.011      ;
; 0.761 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txd                                                                                      ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 2.489      ; 3.705      ;
; 0.768 ; bufferedUART:io5|txState.idle           ; bufferedUART:io5|txByteSent                                                                               ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.068      ; 1.031      ;
; 0.780 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[7]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 2.488      ; 3.723      ;
; 0.800 ; bufferedUART:io5|rxCurrentByteBuffer[5] ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.062      ;
; 0.836 ; bufferedUART:io5|rxBitCount[2]          ; bufferedUART:io5|rxBitCount[3]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.098      ;
; 0.874 ; bufferedUART:io5|rxClockCount[4]        ; bufferedUART:io5|rxClockCount[4]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.068      ; 1.137      ;
; 0.880 ; bufferedUART:io5|rxInPointer[4]         ; bufferedUART:io5|rxInPointer[4]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.142      ;
; 0.881 ; bufferedUART:io5|rxClockCount[1]        ; bufferedUART:io5|rxClockCount[1]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.068      ; 1.144      ;
; 0.882 ; bufferedUART:io5|rxState.dataBit        ; bufferedUART:io5|rxBitCount[2]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.144      ;
; 0.885 ; bufferedUART:io5|rxState.dataBit        ; bufferedUART:io5|rxBitCount[0]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.147      ;
; 0.899 ; bufferedUART:io5|rxInPointer[1]         ; bufferedUART:io5|rxInPointer[1]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.161      ;
; 0.921 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBuffer[4]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.069      ; 1.185      ;
; 0.923 ; bufferedUART:io5|rxCurrentByteBuffer[4] ; bufferedUART:io5|rxCurrentByteBuffer[3]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.185      ;
; 0.965 ; bufferedUART:io5|rxInPointer[0]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.454      ; 1.649      ;
; 0.965 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBitCount[1]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.227      ;
; 0.974 ; bufferedUART:io5|txBitCount[0]          ; bufferedUART:io5|txBitCount[1]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.236      ;
; 0.978 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBitCount[3]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.240      ;
; 0.981 ; bufferedUART:io5|rxBitCount[0]          ; bufferedUART:io5|rxBitCount[3]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.243      ;
; 0.984 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBitCount[2]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.246      ;
; 0.995 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[0]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 2.490      ; 3.940      ;
; 0.995 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[1]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 2.490      ; 3.940      ;
; 0.995 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[2]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 2.490      ; 3.940      ;
; 0.995 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[3]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 2.490      ; 3.940      ;
; 0.995 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[4]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 2.490      ; 3.940      ;
; 0.995 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[5]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 2.490      ; 3.940      ;
; 0.995 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[6]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 2.490      ; 3.940      ;
; 0.996 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBitCount[0]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.258      ;
; 1.018 ; bufferedUART:io5|rxClockCount[2]        ; bufferedUART:io5|rxClockCount[3]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.068      ; 1.281      ;
; 1.019 ; bufferedUART:io5|txClockCount[3]        ; bufferedUART:io5|txClockCount[4]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.068      ; 1.282      ;
; 1.021 ; bufferedUART:io5|txClockCount[2]        ; bufferedUART:io5|txClockCount[3]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.068      ; 1.284      ;
; 1.021 ; bufferedUART:io5|rxClockCount[0]        ; bufferedUART:io5|rxClockCount[1]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.068      ; 1.284      ;
; 1.024 ; bufferedUART:io5|txClockCount[1]        ; bufferedUART:io5|txClockCount[2]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.068      ; 1.287      ;
; 1.029 ; bufferedUART:io5|txClockCount[4]        ; bufferedUART:io5|txClockCount[5]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.068      ; 1.292      ;
; 1.033 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBuffer[6]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.069      ; 1.297      ;
; 1.033 ; bufferedUART:io5|rxClockCount[2]        ; bufferedUART:io5|rxClockCount[4]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.068      ; 1.296      ;
; 1.034 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBuffer[3]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.069      ; 1.298      ;
; 1.035 ; bufferedUART:io5|txClockCount[0]        ; bufferedUART:io5|txClockCount[1]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.068      ; 1.298      ;
; 1.036 ; bufferedUART:io5|rxClockCount[0]        ; bufferedUART:io5|rxClockCount[2]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.068      ; 1.299      ;
; 1.036 ; bufferedUART:io5|txClockCount[2]        ; bufferedUART:io5|txClockCount[4]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.068      ; 1.299      ;
; 1.037 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBuffer[5]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.069      ; 1.301      ;
; 1.037 ; bufferedUART:io5|rxClockCount[3]        ; bufferedUART:io5|rxClockCount[4]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.068      ; 1.300      ;
; 1.040 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBuffer[2]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.069      ; 1.304      ;
; 1.042 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBuffer[1]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.069      ; 1.306      ;
; 1.042 ; bufferedUART:io5|rxInPointer[2]         ; bufferedUART:io5|rxInPointer[3]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.304      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cpuClock'                                                                                                        ;
+-------+-------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; T80s:cpu1|T80:u0|PC[0]        ; T80s:cpu1|T80:u0|PC[0]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; T80s:cpu1|T80:u0|R[7]         ; T80s:cpu1|T80:u0|R[7]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; T80s:cpu1|T80:u0|MCycle[0]    ; T80s:cpu1|T80:u0|MCycle[0]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; T80s:cpu1|T80:u0|IntCycle     ; T80s:cpu1|T80:u0|IntCycle      ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; T80s:cpu1|T80:u0|TState[0]    ; T80s:cpu1|T80:u0|TState[0]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; T80s:cpu1|T80:u0|TState[1]    ; T80s:cpu1|T80:u0|TState[1]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; T80s:cpu1|T80:u0|Halt_FF      ; T80s:cpu1|T80:u0|Halt_FF       ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; T80s:cpu1|T80:u0|BTR_r        ; T80s:cpu1|T80:u0|BTR_r         ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; T80s:cpu1|T80:u0|TState[2]    ; T80s:cpu1|T80:u0|TState[2]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; T80s:cpu1|T80:u0|IntE_FF2     ; T80s:cpu1|T80:u0|IntE_FF2      ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; T80s:cpu1|T80:u0|IntE_FF1     ; T80s:cpu1|T80:u0|IntE_FF1      ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; T80s:cpu1|T80:u0|Alternate    ; T80s:cpu1|T80:u0|Alternate     ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; T80s:cpu1|T80:u0|XY_Ind       ; T80s:cpu1|T80:u0|XY_Ind        ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.669      ;
; 0.492 ; T80s:cpu1|T80:u0|ACC[7]       ; T80s:cpu1|T80:u0|Ap[7]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.759      ;
; 0.500 ; T80s:cpu1|T80:u0|ACC[0]       ; T80s:cpu1|T80:u0|Ap[0]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.767      ;
; 0.500 ; T80s:cpu1|T80:u0|ACC[1]       ; T80s:cpu1|T80:u0|Ap[1]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.767      ;
; 0.503 ; T80s:cpu1|T80:u0|ACC[6]       ; T80s:cpu1|T80:u0|Ap[6]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.770      ;
; 0.599 ; T80s:cpu1|T80:u0|Ap[4]        ; T80s:cpu1|T80:u0|ACC[4]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.866      ;
; 0.601 ; T80s:cpu1|T80:u0|Ap[6]        ; T80s:cpu1|T80:u0|ACC[6]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.868      ;
; 0.625 ; T80s:cpu1|T80:u0|R[6]         ; T80s:cpu1|T80:u0|R[6]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.892      ;
; 0.644 ; T80s:cpu1|T80:u0|I[5]         ; T80s:cpu1|T80:u0|A[13]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.911      ;
; 0.651 ; T80s:cpu1|T80:u0|ACC[4]       ; T80s:cpu1|T80:u0|Ap[4]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.918      ;
; 0.654 ; T80s:cpu1|T80:u0|Alternate    ; T80s:cpu1|T80:u0|RegAddrB_r[2] ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.920      ;
; 0.656 ; T80s:cpu1|T80:u0|Alternate    ; T80s:cpu1|T80:u0|RegAddrC[2]   ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.922      ;
; 0.656 ; T80s:cpu1|T80:u0|Auto_Wait_t1 ; T80s:cpu1|T80:u0|Auto_Wait_t2  ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.922      ;
; 0.669 ; T80s:cpu1|T80:u0|F[5]         ; T80s:cpu1|T80:u0|Fp[5]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.935      ;
; 0.669 ; T80s:cpu1|T80:u0|F[3]         ; T80s:cpu1|T80:u0|Fp[3]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.935      ;
; 0.671 ; T80s:cpu1|T80:u0|ACC[5]       ; T80s:cpu1|T80:u0|Ap[5]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.938      ;
; 0.673 ; T80s:cpu1|T80:u0|ACC[2]       ; T80s:cpu1|T80:u0|I[2]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.940      ;
; 0.675 ; T80s:cpu1|T80:u0|ACC[3]       ; T80s:cpu1|T80:u0|Ap[3]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.942      ;
; 0.676 ; T80s:cpu1|T80:u0|ACC[2]       ; T80s:cpu1|T80:u0|Ap[2]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.943      ;
; 0.688 ; T80s:cpu1|T80:u0|Ap[2]        ; T80s:cpu1|T80:u0|ACC[2]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.955      ;
; 0.700 ; T80s:cpu1|T80:u0|ACC[1]       ; T80s:cpu1|T80:u0|I[1]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.967      ;
; 0.707 ; T80s:cpu1|T80:u0|R[1]         ; T80s:cpu1|T80:u0|R[1]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.974      ;
; 0.710 ; T80s:cpu1|T80:u0|R[3]         ; T80s:cpu1|T80:u0|R[3]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.977      ;
; 0.712 ; T80s:cpu1|T80:u0|Ap[1]        ; T80s:cpu1|T80:u0|ACC[1]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; T80s:cpu1|T80:u0|Ap[7]        ; T80s:cpu1|T80:u0|ACC[7]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; T80s:cpu1|T80:u0|R[2]         ; T80s:cpu1|T80:u0|R[2]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; T80s:cpu1|T80:u0|R[4]         ; T80s:cpu1|T80:u0|R[4]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.980      ;
; 0.730 ; T80s:cpu1|T80:u0|R[0]         ; T80s:cpu1|T80:u0|R[0]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.997      ;
; 0.732 ; T80s:cpu1|T80:u0|Ap[3]        ; T80s:cpu1|T80:u0|ACC[3]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.999      ;
; 0.732 ; T80s:cpu1|T80:u0|R[5]         ; T80s:cpu1|T80:u0|R[5]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.999      ;
; 0.735 ; T80s:cpu1|T80:u0|Ap[0]        ; T80s:cpu1|T80:u0|ACC[0]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 1.002      ;
; 0.742 ; T80s:cpu1|T80:u0|Alternate    ; T80s:cpu1|T80:u0|RegAddrA_r[2] ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.008      ;
; 0.751 ; T80s:cpu1|T80:u0|MCycle[2]    ; T80s:cpu1|T80:u0|MCycle[2]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.017      ;
; 0.789 ; T80s:cpu1|T80:u0|Auto_Wait_t2 ; T80s:cpu1|T80:u0|TState[2]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.055      ;
; 0.794 ; T80s:cpu1|T80:u0|Auto_Wait_t2 ; T80s:cpu1|T80:u0|TState[1]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.060      ;
; 0.807 ; T80s:cpu1|T80:u0|XY_Ind       ; T80s:cpu1|T80:u0|RegAddrA_r[0] ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.073      ;
; 0.818 ; T80s:cpu1|T80:u0|TState[0]    ; T80s:cpu1|T80:u0|TState[1]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.084      ;
; 0.829 ; T80s:cpu1|T80:u0|XY_Ind       ; T80s:cpu1|T80:u0|RegAddrB_r[0] ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.095      ;
; 0.830 ; T80s:cpu1|T80:u0|XY_State[1]  ; T80s:cpu1|T80:u0|RegAddrC[2]   ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.096      ;
; 0.832 ; T80s:cpu1|T80:u0|XY_State[1]  ; T80s:cpu1|T80:u0|RegAddrB_r[2] ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.098      ;
; 0.833 ; T80s:cpu1|T80:u0|XY_State[1]  ; T80s:cpu1|T80:u0|RegAddrA_r[2] ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.099      ;
; 0.896 ; T80s:cpu1|T80:u0|Ap[5]        ; T80s:cpu1|T80:u0|ACC[5]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 1.163      ;
; 0.900 ; T80s:cpu1|T80:u0|ACC[4]       ; T80s:cpu1|T80:u0|I[4]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 1.167      ;
; 0.956 ; T80s:cpu1|T80:u0|A[3]         ; T80s:cpu1|DI_Reg[5]            ; cpuClock     ; cpuClock    ; 0.000        ; 2.345      ; 3.496      ;
; 0.984 ; T80s:cpu1|T80:u0|ACC[5]       ; T80s:cpu1|T80:u0|ACC[5]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 1.251      ;
; 1.028 ; T80s:cpu1|T80:u0|R[0]         ; T80s:cpu1|T80:u0|R[1]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; T80s:cpu1|T80:u0|R[1]         ; T80s:cpu1|T80:u0|R[2]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 1.296      ;
; 1.031 ; T80s:cpu1|T80:u0|R[2]         ; T80s:cpu1|T80:u0|R[3]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; T80s:cpu1|T80:u0|R[4]         ; T80s:cpu1|T80:u0|R[5]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 1.298      ;
; 1.033 ; T80s:cpu1|T80:u0|A[3]         ; T80s:cpu1|DI_Reg[6]            ; cpuClock     ; cpuClock    ; 0.000        ; 2.345      ; 3.573      ;
; 1.033 ; T80s:cpu1|T80:u0|A[3]         ; T80s:cpu1|DI_Reg[4]            ; cpuClock     ; cpuClock    ; 0.000        ; 2.798      ; 4.026      ;
; 1.034 ; T80s:cpu1|T80:u0|R[3]         ; T80s:cpu1|T80:u0|R[4]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 1.301      ;
; 1.036 ; T80s:cpu1|T80:u0|Auto_Wait_t2 ; T80s:cpu1|T80:u0|TState[0]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.302      ;
; 1.038 ; T80s:cpu1|T80:u0|XY_Ind       ; T80s:cpu1|T80:u0|RegAddrA_r[2] ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.304      ;
; 1.042 ; T80s:cpu1|T80:u0|XY_State[0]  ; T80s:cpu1|T80:u0|RegAddrB_r[0] ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.308      ;
; 1.043 ; T80s:cpu1|T80:u0|R[0]         ; T80s:cpu1|T80:u0|R[2]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 1.310      ;
; 1.047 ; T80s:cpu1|T80:u0|R[4]         ; T80s:cpu1|T80:u0|R[6]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 1.314      ;
; 1.047 ; T80s:cpu1|T80:u0|R[2]         ; T80s:cpu1|T80:u0|R[4]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 1.314      ;
; 1.056 ; T80s:cpu1|T80:u0|R[5]         ; T80s:cpu1|T80:u0|R[6]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 1.323      ;
; 1.063 ; T80s:cpu1|T80:u0|I[3]         ; T80s:cpu1|T80:u0|A[11]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 1.328      ;
; 1.072 ; T80s:cpu1|T80:u0|MCycle[0]    ; T80s:cpu1|T80:u0|Pre_XY_F_M[0] ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 1.339      ;
; 1.085 ; T80s:cpu1|T80:u0|F[2]         ; T80s:cpu1|T80:u0|Fp[2]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 1.350      ;
; 1.095 ; T80s:cpu1|T80:u0|TmpAddr[4]   ; T80s:cpu1|T80:u0|PC[4]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 1.362      ;
; 1.098 ; T80s:cpu1|T80:u0|A[1]         ; T80s:cpu1|DI_Reg[5]            ; cpuClock     ; cpuClock    ; 0.000        ; 2.345      ; 3.638      ;
; 1.098 ; T80s:cpu1|T80:u0|ACC[3]       ; T80s:cpu1|T80:u0|I[3]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.372      ;
; 1.113 ; T80s:cpu1|T80:u0|F[6]         ; T80s:cpu1|T80:u0|Fp[6]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 1.378      ;
; 1.121 ; T80s:cpu1|T80:u0|BusB[5]      ; T80s:cpu1|T80:u0|F[5]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.387      ;
; 1.122 ; T80s:cpu1|T80:u0|XY_Ind       ; T80s:cpu1|T80:u0|RegAddrB_r[2] ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.388      ;
; 1.122 ; T80s:cpu1|T80:u0|R[1]         ; T80s:cpu1|T80:u0|R[3]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 1.389      ;
; 1.125 ; T80s:cpu1|T80:u0|I[1]         ; T80s:cpu1|T80:u0|A[9]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 1.390      ;
; 1.128 ; T80s:cpu1|T80:u0|TmpAddr[8]   ; T80s:cpu1|T80:u0|A[8]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 1.395      ;
; 1.129 ; T80s:cpu1|T80:u0|MCycle[1]    ; T80s:cpu1|T80:u0|MCycle[1]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.395      ;
; 1.129 ; T80s:cpu1|T80:u0|R[3]         ; T80s:cpu1|T80:u0|R[5]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 1.396      ;
; 1.150 ; T80s:cpu1|T80:u0|R[0]         ; T80s:cpu1|T80:u0|R[3]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 1.417      ;
; 1.151 ; T80s:cpu1|T80:u0|R[1]         ; T80s:cpu1|T80:u0|R[4]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 1.418      ;
; 1.153 ; T80s:cpu1|T80:u0|R[2]         ; T80s:cpu1|T80:u0|R[5]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 1.420      ;
; 1.156 ; T80s:cpu1|T80:u0|R[3]         ; T80s:cpu1|T80:u0|R[6]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 1.423      ;
; 1.162 ; T80s:cpu1|T80:u0|TState[0]    ; T80s:cpu1|T80:u0|TState[2]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.428      ;
; 1.165 ; T80s:cpu1|T80:u0|R[0]         ; T80s:cpu1|T80:u0|R[4]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 1.432      ;
; 1.169 ; T80s:cpu1|T80:u0|R[2]         ; T80s:cpu1|T80:u0|R[6]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 1.436      ;
; 1.173 ; T80s:cpu1|T80:u0|IntCycle     ; T80s:cpu1|T80:u0|Auto_Wait_t1  ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.439      ;
; 1.185 ; T80s:cpu1|T80:u0|XY_State[1]  ; T80s:cpu1|T80:u0|RegAddrB_r[0] ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.451      ;
; 1.187 ; T80s:cpu1|T80:u0|I[4]         ; T80s:cpu1|T80:u0|ACC[4]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 1.454      ;
; 1.190 ; T80s:cpu1|T80:u0|XY_State[0]  ; T80s:cpu1|T80:u0|RegAddrA_r[0] ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.456      ;
; 1.195 ; T80s:cpu1|T80:u0|XY_State[1]  ; T80s:cpu1|T80:u0|RegAddrA_r[0] ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.461      ;
; 1.212 ; T80s:cpu1|T80:u0|No_BTR       ; T80s:cpu1|T80:u0|BTR_r         ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.478      ;
; 1.220 ; T80s:cpu1|T80:u0|ACC[7]       ; T80s:cpu1|T80:u0|I[7]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.494      ;
; 1.243 ; T80s:cpu1|T80:u0|A[3]         ; T80s:cpu1|DI_Reg[0]            ; cpuClock     ; cpuClock    ; 0.000        ; 2.353      ; 3.791      ;
+-------+-------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.403 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                             ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                             ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                             ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                             ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.684      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.717      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.722      ;
; 0.458 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.723      ;
; 0.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.725      ;
; 0.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.725      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.737      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                             ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.740      ;
; 0.475 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                             ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.741      ;
; 0.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.745      ;
; 0.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.745      ;
; 0.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.745      ;
; 0.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.745      ;
; 0.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.746      ;
; 0.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.746      ;
; 0.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.747      ;
; 0.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.747      ;
; 0.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.753      ;
; 0.487 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                             ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.753      ;
; 0.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.754      ;
; 0.540 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.124      ;
; 0.543 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_datain_reg0                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.357      ; 1.130      ;
; 0.547 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.131      ;
; 0.547 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.346      ; 1.123      ;
; 0.549 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.346      ; 1.125      ;
; 0.554 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.346      ; 1.130      ;
; 0.555 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.139      ;
; 0.557 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.346      ; 1.133      ;
; 0.560 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.346      ; 1.136      ;
; 0.561 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                                       ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.349      ; 1.140      ;
; 0.563 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.346      ; 1.139      ;
; 0.568 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.346      ; 1.144      ;
; 0.573 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.157      ;
; 0.574 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.346      ; 1.150      ;
; 0.576 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.346      ; 1.152      ;
; 0.586 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                                       ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.346      ; 1.162      ;
; 0.599 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.865      ;
; 0.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.866      ;
; 0.601 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.866      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.867      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.868      ;
; 0.603 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.868      ;
; 0.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.871      ;
; 0.613 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.879      ;
; 0.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.883      ;
; 0.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.885      ;
; 0.624 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.890      ;
; 0.628 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.893      ;
; 0.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.900      ;
; 0.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.901      ;
; 0.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.902      ;
; 0.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.903      ;
; 0.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.906      ;
; 0.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.907      ;
; 0.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.912      ;
; 0.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.913      ;
; 0.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.914      ;
; 0.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.916      ;
; 0.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.920      ;
; 0.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.922      ;
; 0.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.922      ;
; 0.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.922      ;
; 0.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.927      ;
; 0.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.928      ;
; 0.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.928      ;
; 0.663 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.928      ;
; 0.676 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.942      ;
; 0.676 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                                       ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.942      ;
; 0.677 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.943      ;
; 0.677 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.943      ;
; 0.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.954      ;
; 0.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.956      ;
; 0.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.966      ;
; 0.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.966      ;
; 0.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.967      ;
; 0.707 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_datain_reg0                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.357      ; 1.294      ;
; 0.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.978      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'BRG:brg1|baud_clk'                                                                                                                                                                                               ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.405 ; bufferedUART:io1|txd                    ; bufferedUART:io1|txd                                                                                      ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|txState.stopBit        ; bufferedUART:io1|txState.stopBit                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txState.dataBit                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|rxState.stopBit        ; bufferedUART:io1|rxState.stopBit                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|rxState.dataBit        ; bufferedUART:io1|rxState.dataBit                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|rxBitCount[1]          ; bufferedUART:io1|rxBitCount[1]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|rxBitCount[2]          ; bufferedUART:io1|rxBitCount[2]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|rxBitCount[3]          ; bufferedUART:io1|rxBitCount[3]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.406 ; bufferedUART:io1|txBuffer[7]            ; bufferedUART:io1|txBuffer[7]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; bufferedUART:io1|txBitCount[2]          ; bufferedUART:io1|txBitCount[2]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; bufferedUART:io1|txBitCount[1]          ; bufferedUART:io1|txBitCount[1]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; bufferedUART:io1|txBitCount[0]          ; bufferedUART:io1|txBitCount[0]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; bufferedUART:io1|txBitCount[3]          ; bufferedUART:io1|txBitCount[3]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; bufferedUART:io1|txByteSent             ; bufferedUART:io1|txByteSent                                                                               ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; bufferedUART:io1|rxState.idle           ; bufferedUART:io1|rxState.idle                                                                             ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.420 ; bufferedUART:io1|rxBitCount[0]          ; bufferedUART:io1|rxBitCount[0]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.684      ;
; 0.438 ; bufferedUART:io1|rxCurrentByteBuffer[0] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.459      ; 1.127      ;
; 0.465 ; bufferedUART:io1|rxCurrentByteBuffer[2] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.459      ; 1.154      ;
; 0.480 ; bufferedUART:io1|rxCurrentByteBuffer[1] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.459      ; 1.169      ;
; 0.491 ; bufferedUART:io1|rxCurrentByteBuffer[4] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.459      ; 1.180      ;
; 0.495 ; bufferedUART:io1|rxCurrentByteBuffer[1] ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.759      ;
; 0.496 ; bufferedUART:io1|rxCurrentByteBuffer[2] ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.760      ;
; 0.496 ; bufferedUART:io1|rxCurrentByteBuffer[3] ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.760      ;
; 0.602 ; bufferedUART:io1|txBuffer[2]            ; bufferedUART:io1|txBuffer[1]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.866      ;
; 0.603 ; bufferedUART:io1|txBuffer[3]            ; bufferedUART:io1|txBuffer[2]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.867      ;
; 0.604 ; bufferedUART:io1|txBuffer[1]            ; bufferedUART:io1|txBuffer[0]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.868      ;
; 0.605 ; bufferedUART:io1|txBuffer[6]            ; bufferedUART:io1|txBuffer[5]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.869      ;
; 0.625 ; bufferedUART:io1|rxCurrentByteBuffer[5] ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.889      ;
; 0.625 ; bufferedUART:io1|rxCurrentByteBuffer[6] ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.889      ;
; 0.668 ; bufferedUART:io1|rxState.dataBit        ; bufferedUART:io1|rxBitCount[1]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.932      ;
; 0.668 ; bufferedUART:io1|rxState.dataBit        ; bufferedUART:io1|rxBitCount[2]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.932      ;
; 0.668 ; bufferedUART:io1|rxState.dataBit        ; bufferedUART:io1|rxBitCount[3]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.932      ;
; 0.668 ; bufferedUART:io1|rxState.dataBit        ; bufferedUART:io1|rxBitCount[0]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.932      ;
; 0.670 ; bufferedUART:io1|rxCurrentByteBuffer[4] ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.934      ;
; 0.673 ; bufferedUART:io1|rxClockCount[5]        ; bufferedUART:io1|rxClockCount[5]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.937      ;
; 0.697 ; bufferedUART:io1|txBuffer[4]            ; bufferedUART:io1|txBuffer[3]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.961      ;
; 0.697 ; bufferedUART:io1|txClockCount[2]        ; bufferedUART:io1|txClockCount[2]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.961      ;
; 0.697 ; bufferedUART:io1|txClockCount[1]        ; bufferedUART:io1|txClockCount[1]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.961      ;
; 0.698 ; bufferedUART:io1|txBuffer[5]            ; bufferedUART:io1|txBuffer[4]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.962      ;
; 0.698 ; bufferedUART:io1|rxInPointer[1]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.455      ; 1.383      ;
; 0.705 ; bufferedUART:io1|rxCurrentByteBuffer[6] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.459      ; 1.394      ;
; 0.711 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txd                                                                                      ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 2.913      ; 4.079      ;
; 0.711 ; bufferedUART:io1|txClockCount[4]        ; bufferedUART:io1|txClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.975      ;
; 0.712 ; bufferedUART:io1|rxBitCount[1]          ; bufferedUART:io1|rxBitCount[2]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.976      ;
; 0.720 ; bufferedUART:io1|rxCurrentByteBuffer[5] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.459      ; 1.409      ;
; 0.722 ; bufferedUART:io1|txClockCount[5]        ; bufferedUART:io1|txClockCount[5]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.986      ;
; 0.724 ; bufferedUART:io1|rxClockCount[3]        ; bufferedUART:io1|rxClockCount[3]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.988      ;
; 0.724 ; bufferedUART:io1|rxBitCount[0]          ; bufferedUART:io1|rxBitCount[1]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.988      ;
; 0.725 ; bufferedUART:io1|txClockCount[0]        ; bufferedUART:io1|txClockCount[0]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.989      ;
; 0.725 ; bufferedUART:io1|rxBitCount[0]          ; bufferedUART:io1|rxBitCount[2]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.989      ;
; 0.736 ; bufferedUART:io1|rxInPointer[5]         ; bufferedUART:io1|rxInPointer[5]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.000      ;
; 0.737 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txBuffer[7]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 2.901      ; 4.093      ;
; 0.740 ; bufferedUART:io1|rxInPointer[3]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.455      ; 1.425      ;
; 0.748 ; bufferedUART:io1|rxInPointer[2]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.455      ; 1.433      ;
; 0.757 ; bufferedUART:io1|txState.idle           ; bufferedUART:io1|txByteSent                                                                               ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.068      ; 1.020      ;
; 0.777 ; bufferedUART:io1|txBitCount[0]          ; bufferedUART:io1|txBitCount[1]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.068      ; 1.040      ;
; 0.798 ; bufferedUART:io1|rxCurrentByteBuffer[7] ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.062      ;
; 0.874 ; bufferedUART:io1|rxClockCount[4]        ; bufferedUART:io1|rxClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.138      ;
; 0.876 ; bufferedUART:io1|rxClockCount[2]        ; bufferedUART:io1|rxClockCount[2]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.140      ;
; 0.879 ; bufferedUART:io1|rxCurrentByteBuffer[7] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.459      ; 1.568      ;
; 0.879 ; bufferedUART:io1|rxClockCount[1]        ; bufferedUART:io1|rxClockCount[1]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.143      ;
; 0.885 ; bufferedUART:io1|rxClockCount[0]        ; bufferedUART:io1|rxClockCount[0]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.149      ;
; 0.892 ; bufferedUART:io1|rxInPointer[2]         ; bufferedUART:io1|rxInPointer[2]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.156      ;
; 0.893 ; bufferedUART:io1|rxInPointer[4]         ; bufferedUART:io1|rxInPointer[4]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.157      ;
; 0.904 ; bufferedUART:io1|txBuffer[7]            ; bufferedUART:io1|txBuffer[6]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.074      ; 1.173      ;
; 0.904 ; bufferedUART:io1|rxInPointer[3]         ; bufferedUART:io1|rxInPointer[3]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.168      ;
; 0.908 ; bufferedUART:io1|rxInPointer[1]         ; bufferedUART:io1|rxInPointer[1]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.172      ;
; 0.930 ; bufferedUART:io1|txClockCount[3]        ; bufferedUART:io1|txClockCount[3]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.194      ;
; 0.938 ; bufferedUART:io1|rxInPointer[0]         ; bufferedUART:io1|rxInPointer[0]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.202      ;
; 0.984 ; bufferedUART:io1|rxInPointer[0]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.455      ; 1.669      ;
; 1.016 ; bufferedUART:io1|txClockCount[2]        ; bufferedUART:io1|txClockCount[3]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.280      ;
; 1.019 ; bufferedUART:io1|txClockCount[1]        ; bufferedUART:io1|txClockCount[2]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.283      ;
; 1.020 ; bufferedUART:io1|txClockCount[0]        ; bufferedUART:io1|txClockCount[1]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.284      ;
; 1.030 ; bufferedUART:io1|txClockCount[4]        ; bufferedUART:io1|txClockCount[5]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.294      ;
; 1.031 ; bufferedUART:io1|txClockCount[2]        ; bufferedUART:io1|txClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.295      ;
; 1.035 ; bufferedUART:io1|txClockCount[0]        ; bufferedUART:io1|txClockCount[2]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.299      ;
; 1.046 ; bufferedUART:io1|rxClockCount[3]        ; bufferedUART:io1|rxClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.310      ;
; 1.104 ; bufferedUART:io1|txClockCount[5]        ; bufferedUART:io1|txState.dataBit                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.368      ;
; 1.108 ; bufferedUART:io1|txBitCount[2]          ; bufferedUART:io1|txBitCount[3]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.068      ; 1.371      ;
; 1.115 ; bufferedUART:io1|txClockCount[1]        ; bufferedUART:io1|txClockCount[3]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.379      ;
; 1.133 ; bufferedUART:io1|txClockCount[5]        ; bufferedUART:io1|txState.stopBit                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.397      ;
; 1.138 ; bufferedUART:io1|txClockCount[2]        ; bufferedUART:io1|txClockCount[5]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.402      ;
; 1.141 ; bufferedUART:io1|txClockCount[1]        ; bufferedUART:io1|txClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.405      ;
; 1.142 ; bufferedUART:io1|txClockCount[0]        ; bufferedUART:io1|txClockCount[3]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.406      ;
; 1.146 ; bufferedUART:io1|rxClockCount[3]        ; bufferedUART:io1|rxClockCount[5]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.410      ;
; 1.157 ; bufferedUART:io1|txClockCount[0]        ; bufferedUART:io1|txClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.421      ;
; 1.167 ; bufferedUART:io1|rxClockCount[0]        ; bufferedUART:io1|rxClockCount[1]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.431      ;
; 1.178 ; bufferedUART:io1|rxClockCount[4]        ; bufferedUART:io1|rxClockCount[5]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.442      ;
; 1.180 ; bufferedUART:io1|rxClockCount[2]        ; bufferedUART:io1|rxClockCount[3]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.444      ;
; 1.188 ; bufferedUART:io1|rxInPointer[2]         ; bufferedUART:io1|rxInPointer[3]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.452      ;
; 1.189 ; bufferedUART:io1|rxInPointer[4]         ; bufferedUART:io1|rxInPointer[5]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.453      ;
; 1.199 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxCurrentByteBuffer[7]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 2.912      ; 4.566      ;
; 1.199 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 2.912      ; 4.566      ;
; 1.199 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 2.912      ; 4.566      ;
; 1.199 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 2.912      ; 4.566      ;
; 1.199 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 2.912      ; 4.566      ;
; 1.199 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 2.912      ; 4.566      ;
; 1.199 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 2.912      ; 4.566      ;
; 1.199 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 2.912      ; 4.566      ;
; 1.220 ; bufferedUART:io1|rxInPointer[0]         ; bufferedUART:io1|rxInPointer[1]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.484      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'BRG:brg4|baud_clk'                                                                                                                                                                                               ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.405 ; bufferedUART:io4|rxState.dataBit        ; bufferedUART:io4|rxState.dataBit                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io4|rxBitCount[3]          ; bufferedUART:io4|rxBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io4|rxBitCount[1]          ; bufferedUART:io4|rxBitCount[1]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io4|rxBitCount[2]          ; bufferedUART:io4|rxBitCount[2]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io4|rxState.stopBit        ; bufferedUART:io4|rxState.stopBit                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io4|rxState.idle           ; bufferedUART:io4|rxState.idle                                                                             ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.406 ; bufferedUART:io4|txd                    ; bufferedUART:io4|txd                                                                                      ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; bufferedUART:io4|txBuffer[7]            ; bufferedUART:io4|txBuffer[7]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; bufferedUART:io4|txState.stopBit        ; bufferedUART:io4|txState.stopBit                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; bufferedUART:io4|txState.dataBit        ; bufferedUART:io4|txState.dataBit                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; bufferedUART:io4|txBitCount[1]          ; bufferedUART:io4|txBitCount[1]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; bufferedUART:io4|txBitCount[0]          ; bufferedUART:io4|txBitCount[0]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; bufferedUART:io4|txBitCount[2]          ; bufferedUART:io4|txBitCount[2]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; bufferedUART:io4|txBitCount[3]          ; bufferedUART:io4|txBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; bufferedUART:io4|txByteSent             ; bufferedUART:io4|txByteSent                                                                               ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.414 ; bufferedUART:io4|rxCurrentByteBuffer[5] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.457      ; 1.101      ;
; 0.420 ; bufferedUART:io4|rxBitCount[0]          ; bufferedUART:io4|rxBitCount[0]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 0.684      ;
; 0.435 ; bufferedUART:io4|rxCurrentByteBuffer[2] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.457      ; 1.122      ;
; 0.458 ; bufferedUART:io4|rxCurrentByteBuffer[4] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.457      ; 1.145      ;
; 0.497 ; bufferedUART:io4|rxCurrentByteBuffer[5] ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 0.761      ;
; 0.523 ; bufferedUART:io4|rxState.dataBit        ; bufferedUART:io4|rxBitCount[0]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 0.787      ;
; 0.527 ; bufferedUART:io4|rxState.dataBit        ; bufferedUART:io4|rxBitCount[1]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 0.791      ;
; 0.528 ; bufferedUART:io4|rxState.dataBit        ; bufferedUART:io4|rxBitCount[2]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 0.792      ;
; 0.603 ; bufferedUART:io4|txBuffer[1]            ; bufferedUART:io4|txBuffer[0]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 0.866      ;
; 0.603 ; bufferedUART:io4|txBuffer[3]            ; bufferedUART:io4|txBuffer[2]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 0.866      ;
; 0.606 ; bufferedUART:io4|txBuffer[2]            ; bufferedUART:io4|txBuffer[1]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 0.869      ;
; 0.656 ; bufferedUART:io4|rxCurrentByteBuffer[0] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.457      ; 1.343      ;
; 0.670 ; bufferedUART:io4|rxCurrentByteBuffer[6] ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 0.934      ;
; 0.670 ; bufferedUART:io4|rxCurrentByteBuffer[7] ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 0.934      ;
; 0.672 ; bufferedUART:io4|rxCurrentByteBuffer[3] ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 0.936      ;
; 0.694 ; bufferedUART:io4|txBuffer[4]            ; bufferedUART:io4|txBuffer[3]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 0.957      ;
; 0.694 ; bufferedUART:io4|txBuffer[5]            ; bufferedUART:io4|txBuffer[4]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 0.957      ;
; 0.696 ; bufferedUART:io4|rxClockCount[2]        ; bufferedUART:io4|rxClockCount[2]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 0.960      ;
; 0.697 ; bufferedUART:io4|rxClockCount[1]        ; bufferedUART:io4|rxClockCount[1]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 0.961      ;
; 0.698 ; bufferedUART:io4|txBuffer[6]            ; bufferedUART:io4|txBuffer[5]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 0.961      ;
; 0.699 ; bufferedUART:io4|rxClockCount[4]        ; bufferedUART:io4|rxClockCount[4]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 0.963      ;
; 0.700 ; bufferedUART:io4|rxBitCount[1]          ; bufferedUART:io4|rxBitCount[2]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 0.964      ;
; 0.702 ; bufferedUART:io4|txClockCount[2]        ; bufferedUART:io4|txClockCount[2]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 0.965      ;
; 0.707 ; bufferedUART:io4|txClockCount[5]        ; bufferedUART:io4|txClockCount[5]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 0.970      ;
; 0.707 ; bufferedUART:io4|rxCurrentByteBuffer[3] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.457      ; 1.394      ;
; 0.708 ; bufferedUART:io4|rxBitCount[0]          ; bufferedUART:io4|rxBitCount[1]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 0.972      ;
; 0.709 ; bufferedUART:io4|rxBitCount[0]          ; bufferedUART:io4|rxBitCount[2]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 0.973      ;
; 0.718 ; bufferedUART:io4|rxInPointer[5]         ; bufferedUART:io4|rxInPointer[5]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 0.982      ;
; 0.718 ; bufferedUART:io4|rxInPointer[3]         ; bufferedUART:io4|rxInPointer[3]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 0.982      ;
; 0.723 ; bufferedUART:io4|rxInPointer[4]         ; bufferedUART:io4|rxInPointer[4]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 0.987      ;
; 0.724 ; bufferedUART:io4|rxClockCount[0]        ; bufferedUART:io4|rxClockCount[0]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 0.988      ;
; 0.725 ; bufferedUART:io4|txClockCount[4]        ; bufferedUART:io4|txClockCount[4]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 0.988      ;
; 0.728 ; bufferedUART:io4|rxClockCount[3]        ; bufferedUART:io4|rxClockCount[3]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 0.992      ;
; 0.729 ; bufferedUART:io4|rxClockCount[5]        ; bufferedUART:io4|rxClockCount[5]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 0.993      ;
; 0.730 ; bufferedUART:io4|rxCurrentByteBuffer[6] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.457      ; 1.417      ;
; 0.740 ; bufferedUART:io4|rxCurrentByteBuffer[1] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.457      ; 1.427      ;
; 0.744 ; bufferedUART:io4|rxInPointer[2]         ; bufferedUART:io4|rxInPointer[2]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 1.008      ;
; 0.744 ; bufferedUART:io4|rxInPointer[0]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.452      ; 1.426      ;
; 0.745 ; bufferedUART:io4|rxCurrentByteBuffer[7] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.457      ; 1.432      ;
; 0.745 ; bufferedUART:io4|rxState.dataBit        ; bufferedUART:io4|rxBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 1.009      ;
; 0.750 ; bufferedUART:io4|rxInPointer[2]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.452      ; 1.432      ;
; 0.766 ; bufferedUART:io4|rxInPointer[0]         ; bufferedUART:io4|rxInPointer[0]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 1.030      ;
; 0.776 ; bufferedUART:io4|txBitCount[0]          ; bufferedUART:io4|txBitCount[1]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 1.039      ;
; 0.807 ; bufferedUART:io4|txState.idle           ; bufferedUART:io4|txByteSent                                                                               ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 1.070      ;
; 0.809 ; bufferedUART:io4|txBitCount[2]          ; bufferedUART:io4|txBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 1.072      ;
; 0.849 ; bufferedUART:io4|rxCurrentByteBuffer[1] ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 1.113      ;
; 0.849 ; bufferedUART:io4|rxBitCount[2]          ; bufferedUART:io4|rxBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 1.113      ;
; 0.863 ; bufferedUART:io4|rxCurrentByteBuffer[4] ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 1.127      ;
; 0.876 ; bufferedUART:io4|txClockCount[3]        ; bufferedUART:io4|txClockCount[3]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 1.139      ;
; 0.878 ; bufferedUART:io4|txClockCount[1]        ; bufferedUART:io4|txClockCount[1]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 1.141      ;
; 0.895 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|txBuffer[7]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 2.519      ; 3.869      ;
; 0.895 ; bufferedUART:io4|txClockCount[0]        ; bufferedUART:io4|txClockCount[0]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 1.158      ;
; 0.896 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|txd                                                                                      ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 2.518      ; 3.869      ;
; 0.911 ; bufferedUART:io4|txState.dataBit        ; bufferedUART:io4|txBitCount[0]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 1.175      ;
; 0.918 ; bufferedUART:io4|rxInPointer[1]         ; bufferedUART:io4|rxInPointer[1]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 1.182      ;
; 0.944 ; bufferedUART:io4|txBitCount[1]          ; bufferedUART:io4|txBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 1.207      ;
; 0.980 ; bufferedUART:io4|txState.dataBit        ; bufferedUART:io4|txBuffer[5]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.070      ; 1.245      ;
; 0.982 ; bufferedUART:io4|txState.dataBit        ; bufferedUART:io4|txBuffer[4]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.070      ; 1.247      ;
; 0.996 ; bufferedUART:io4|rxBitCount[0]          ; bufferedUART:io4|rxBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 1.260      ;
; 1.006 ; bufferedUART:io4|txState.idle           ; bufferedUART:io4|txBuffer[7]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 1.269      ;
; 1.015 ; bufferedUART:io4|rxClockCount[2]        ; bufferedUART:io4|rxClockCount[3]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 1.279      ;
; 1.018 ; bufferedUART:io4|rxClockCount[4]        ; bufferedUART:io4|rxClockCount[5]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 1.282      ;
; 1.019 ; bufferedUART:io4|rxClockCount[0]        ; bufferedUART:io4|rxClockCount[1]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 1.283      ;
; 1.021 ; bufferedUART:io4|rxClockCount[1]        ; bufferedUART:io4|rxClockCount[2]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 1.285      ;
; 1.021 ; bufferedUART:io4|txClockCount[2]        ; bufferedUART:io4|txClockCount[3]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 1.284      ;
; 1.030 ; bufferedUART:io4|rxClockCount[2]        ; bufferedUART:io4|rxClockCount[4]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 1.294      ;
; 1.034 ; bufferedUART:io4|rxClockCount[0]        ; bufferedUART:io4|rxClockCount[2]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 1.298      ;
; 1.036 ; bufferedUART:io4|txClockCount[2]        ; bufferedUART:io4|txClockCount[4]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 1.299      ;
; 1.040 ; bufferedUART:io4|rxInPointer[3]         ; bufferedUART:io4|rxInPointer[4]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 1.304      ;
; 1.042 ; bufferedUART:io4|rxInPointer[4]         ; bufferedUART:io4|rxInPointer[5]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 1.306      ;
; 1.044 ; bufferedUART:io4|txClockCount[4]        ; bufferedUART:io4|txClockCount[5]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 1.307      ;
; 1.046 ; bufferedUART:io4|rxCurrentByteBuffer[2] ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 1.310      ;
; 1.047 ; bufferedUART:io4|rxInPointer[1]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.452      ; 1.729      ;
; 1.052 ; bufferedUART:io4|rxClockCount[3]        ; bufferedUART:io4|rxClockCount[4]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 1.316      ;
; 1.061 ; bufferedUART:io4|rxInPointer[0]         ; bufferedUART:io4|rxInPointer[1]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 1.325      ;
; 1.063 ; bufferedUART:io4|rxInPointer[2]         ; bufferedUART:io4|rxInPointer[3]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 1.327      ;
; 1.072 ; bufferedUART:io4|rxBitCount[3]          ; bufferedUART:io4|rxState.stopBit                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 1.336      ;
; 1.074 ; bufferedUART:io4|rxInPointer[3]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.452      ; 1.756      ;
; 1.076 ; bufferedUART:io4|rxInPointer[0]         ; bufferedUART:io4|rxInPointer[2]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 1.340      ;
; 1.078 ; bufferedUART:io4|rxInPointer[2]         ; bufferedUART:io4|rxInPointer[4]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 1.342      ;
; 1.083 ; bufferedUART:io4|rxBitCount[1]          ; bufferedUART:io4|rxBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 1.347      ;
; 1.100 ; bufferedUART:io4|rxBitCount[3]          ; bufferedUART:io4|rxState.dataBit                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 1.364      ;
; 1.103 ; bufferedUART:io4|txState.stopBit        ; bufferedUART:io4|txState.dataBit                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 1.366      ;
; 1.104 ; bufferedUART:io4|txBuffer[7]            ; bufferedUART:io4|txBuffer[6]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.069      ; 1.368      ;
; 1.105 ; bufferedUART:io4|txBitCount[0]          ; bufferedUART:io4|txBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 1.368      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'BRG:brg1|baud_clk'                                                                                             ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                          ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; -4.452 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.187      ; 6.141      ;
; -4.452 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.187      ; 6.141      ;
; -4.452 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.187      ; 6.141      ;
; -4.452 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.187      ; 6.141      ;
; -4.452 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.187      ; 6.141      ;
; -4.452 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.187      ; 6.141      ;
; -4.452 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txByteSent      ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.187      ; 6.141      ;
; -4.424 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.187      ; 6.113      ;
; -4.424 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.187      ; 6.113      ;
; -4.424 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.187      ; 6.113      ;
; -4.424 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.187      ; 6.113      ;
; -4.424 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.187      ; 6.113      ;
; -4.424 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.187      ; 6.113      ;
; -4.424 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txByteSent      ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.187      ; 6.113      ;
; -4.356 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 6.055      ;
; -4.356 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 6.055      ;
; -4.356 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 6.055      ;
; -4.356 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 6.055      ;
; -4.356 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 6.055      ;
; -4.356 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 6.055      ;
; -4.356 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 6.055      ;
; -4.356 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 6.055      ;
; -4.356 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 6.055      ;
; -4.356 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 6.055      ;
; -4.356 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 6.055      ;
; -4.356 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 6.055      ;
; -4.328 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 6.027      ;
; -4.328 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 6.027      ;
; -4.328 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 6.027      ;
; -4.328 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 6.027      ;
; -4.328 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 6.027      ;
; -4.328 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 6.027      ;
; -4.328 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 6.027      ;
; -4.328 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 6.027      ;
; -4.328 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 6.027      ;
; -4.328 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 6.027      ;
; -4.328 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 6.027      ;
; -4.328 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 6.027      ;
; -4.296 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.187      ; 5.985      ;
; -4.296 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.187      ; 5.985      ;
; -4.296 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.187      ; 5.985      ;
; -4.296 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.187      ; 5.985      ;
; -4.296 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.187      ; 5.985      ;
; -4.296 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.187      ; 5.985      ;
; -4.296 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txByteSent      ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.187      ; 5.985      ;
; -4.283 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 5.983      ;
; -4.283 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 5.983      ;
; -4.283 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 5.983      ;
; -4.283 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 5.983      ;
; -4.283 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 5.983      ;
; -4.283 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 5.983      ;
; -4.283 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 5.983      ;
; -4.283 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 5.983      ;
; -4.255 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 5.955      ;
; -4.255 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 5.955      ;
; -4.255 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 5.955      ;
; -4.255 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 5.955      ;
; -4.255 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 5.955      ;
; -4.255 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 5.955      ;
; -4.255 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 5.955      ;
; -4.255 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 5.955      ;
; -4.200 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 5.899      ;
; -4.200 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 5.899      ;
; -4.200 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 5.899      ;
; -4.200 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 5.899      ;
; -4.200 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 5.899      ;
; -4.200 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 5.899      ;
; -4.200 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 5.899      ;
; -4.200 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 5.899      ;
; -4.200 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 5.899      ;
; -4.200 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 5.899      ;
; -4.200 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 5.899      ;
; -4.200 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.197      ; 5.899      ;
; -4.169 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|rxState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.258      ; 5.929      ;
; -4.169 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|txBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.258      ; 5.929      ;
; -4.169 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|txBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.258      ; 5.929      ;
; -4.169 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|txBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.258      ; 5.929      ;
; -4.169 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|txBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.258      ; 5.929      ;
; -4.169 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|txState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.258      ; 5.929      ;
; -4.169 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|txByteSent      ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.258      ; 5.929      ;
; -4.159 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.995     ; 3.666      ;
; -4.159 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.995     ; 3.666      ;
; -4.159 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.995     ; 3.666      ;
; -4.159 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.995     ; 3.666      ;
; -4.159 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.995     ; 3.666      ;
; -4.159 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.995     ; 3.666      ;
; -4.159 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txByteSent      ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.995     ; 3.666      ;
; -4.127 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 5.827      ;
; -4.127 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 5.827      ;
; -4.127 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 5.827      ;
; -4.127 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 5.827      ;
; -4.127 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 5.827      ;
; -4.127 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 5.827      ;
; -4.127 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 5.827      ;
; -4.127 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.198      ; 5.827      ;
; -4.073 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|rxClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.268      ; 5.843      ;
; -4.073 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|rxClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.268      ; 5.843      ;
; -4.073 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|rxClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.268      ; 5.843      ;
; -4.073 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|rxClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.268      ; 5.843      ;
; -4.073 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|rxClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.268      ; 5.843      ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'BRG:brg2|baud_clk'                                                                                             ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                          ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; -4.403 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.388     ; 3.517      ;
; -4.403 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.388     ; 3.517      ;
; -4.403 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txByteSent      ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.388     ; 3.517      ;
; -4.375 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.392     ; 3.485      ;
; -4.375 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.392     ; 3.485      ;
; -4.375 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.392     ; 3.485      ;
; -4.375 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.392     ; 3.485      ;
; -4.375 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.392     ; 3.485      ;
; -4.375 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.392     ; 3.485      ;
; -4.375 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.392     ; 3.485      ;
; -4.343 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txBitCount[0]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.392     ; 3.453      ;
; -4.343 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txBitCount[1]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.392     ; 3.453      ;
; -4.343 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txBitCount[2]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.392     ; 3.453      ;
; -4.343 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txBitCount[3]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.392     ; 3.453      ;
; -4.343 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.794      ; 5.639      ;
; -4.343 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.794      ; 5.639      ;
; -4.343 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txByteSent      ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.794      ; 5.639      ;
; -4.315 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.790      ; 5.607      ;
; -4.315 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.790      ; 5.607      ;
; -4.315 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.790      ; 5.607      ;
; -4.315 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.790      ; 5.607      ;
; -4.315 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.790      ; 5.607      ;
; -4.315 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.790      ; 5.607      ;
; -4.315 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.790      ; 5.607      ;
; -4.315 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.794      ; 5.611      ;
; -4.315 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.794      ; 5.611      ;
; -4.315 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txByteSent      ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.794      ; 5.611      ;
; -4.287 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.790      ; 5.579      ;
; -4.287 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.790      ; 5.579      ;
; -4.287 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.790      ; 5.579      ;
; -4.287 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.790      ; 5.579      ;
; -4.287 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.790      ; 5.579      ;
; -4.287 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.790      ; 5.579      ;
; -4.287 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.790      ; 5.579      ;
; -4.283 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txBitCount[0]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.790      ; 5.575      ;
; -4.283 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txBitCount[1]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.790      ; 5.575      ;
; -4.283 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txBitCount[2]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.790      ; 5.575      ;
; -4.283 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txBitCount[3]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.790      ; 5.575      ;
; -4.255 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txBitCount[0]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.790      ; 5.547      ;
; -4.255 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txBitCount[1]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.790      ; 5.547      ;
; -4.255 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txBitCount[2]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.790      ; 5.547      ;
; -4.255 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txBitCount[3]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.790      ; 5.547      ;
; -4.187 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.794      ; 5.483      ;
; -4.187 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.794      ; 5.483      ;
; -4.187 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txByteSent      ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.794      ; 5.483      ;
; -4.168 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.388     ; 3.282      ;
; -4.168 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.388     ; 3.282      ;
; -4.168 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txByteSent      ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.388     ; 3.282      ;
; -4.159 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.790      ; 5.451      ;
; -4.159 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.790      ; 5.451      ;
; -4.159 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.790      ; 5.451      ;
; -4.159 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.790      ; 5.451      ;
; -4.159 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.790      ; 5.451      ;
; -4.159 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.790      ; 5.451      ;
; -4.159 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.790      ; 5.451      ;
; -4.140 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.392     ; 3.250      ;
; -4.140 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.392     ; 3.250      ;
; -4.140 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.392     ; 3.250      ;
; -4.140 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.392     ; 3.250      ;
; -4.140 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.392     ; 3.250      ;
; -4.140 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.392     ; 3.250      ;
; -4.140 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.392     ; 3.250      ;
; -4.127 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txBitCount[0]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.790      ; 5.419      ;
; -4.127 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txBitCount[1]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.790      ; 5.419      ;
; -4.127 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txBitCount[2]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.790      ; 5.419      ;
; -4.127 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txBitCount[3]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.790      ; 5.419      ;
; -4.125 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.390     ; 3.237      ;
; -4.125 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.390     ; 3.237      ;
; -4.125 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.390     ; 3.237      ;
; -4.125 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.390     ; 3.237      ;
; -4.125 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.390     ; 3.237      ;
; -4.125 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.390     ; 3.237      ;
; -4.125 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.390     ; 3.237      ;
; -4.108 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txBitCount[0]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.392     ; 3.218      ;
; -4.108 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txBitCount[1]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.392     ; 3.218      ;
; -4.108 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txBitCount[2]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.392     ; 3.218      ;
; -4.108 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txBitCount[3]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.392     ; 3.218      ;
; -4.065 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.792      ; 5.359      ;
; -4.065 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.792      ; 5.359      ;
; -4.065 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.792      ; 5.359      ;
; -4.065 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.792      ; 5.359      ;
; -4.065 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.792      ; 5.359      ;
; -4.065 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.792      ; 5.359      ;
; -4.065 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.792      ; 5.359      ;
; -4.049 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.865      ; 5.416      ;
; -4.049 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.865      ; 5.416      ;
; -4.049 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txByteSent      ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.865      ; 5.416      ;
; -4.040 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.389     ; 3.153      ;
; -4.040 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxBitCount[0]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.389     ; 3.153      ;
; -4.040 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxBitCount[1]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.389     ; 3.153      ;
; -4.040 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxBitCount[2]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.389     ; 3.153      ;
; -4.040 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxBitCount[3]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.389     ; 3.153      ;
; -4.040 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -1.389     ; 3.153      ;
; -4.037 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|rxClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.792      ; 5.331      ;
; -4.037 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|rxClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.792      ; 5.331      ;
; -4.037 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|rxClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.792      ; 5.331      ;
; -4.037 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|rxState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.792      ; 5.331      ;
; -4.037 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|rxClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.792      ; 5.331      ;
; -4.037 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|rxClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.792      ; 5.331      ;
; -4.037 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|rxClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.792      ; 5.331      ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'BRG:brg4|baud_clk'                                                                                             ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                          ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; -4.268 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.358     ; 3.412      ;
; -4.268 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.358     ; 3.412      ;
; -4.268 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.358     ; 3.412      ;
; -4.268 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.358     ; 3.412      ;
; -4.268 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.358     ; 3.412      ;
; -4.268 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.358     ; 3.412      ;
; -4.268 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.358     ; 3.412      ;
; -4.264 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.363     ; 3.403      ;
; -4.264 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.363     ; 3.403      ;
; -4.264 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.363     ; 3.403      ;
; -4.264 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.363     ; 3.403      ;
; -4.264 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.363     ; 3.403      ;
; -4.264 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.363     ; 3.403      ;
; -4.264 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.363     ; 3.403      ;
; -4.264 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.363     ; 3.403      ;
; -4.217 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.362     ; 3.357      ;
; -4.217 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.362     ; 3.357      ;
; -4.217 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.362     ; 3.357      ;
; -4.217 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.362     ; 3.357      ;
; -4.217 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.362     ; 3.357      ;
; -4.217 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txByteSent      ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.362     ; 3.357      ;
; -4.107 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.358     ; 3.251      ;
; -4.107 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.358     ; 3.251      ;
; -4.107 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.358     ; 3.251      ;
; -4.107 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.358     ; 3.251      ;
; -4.107 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.358     ; 3.251      ;
; -4.107 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.358     ; 3.251      ;
; -4.107 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.358     ; 3.251      ;
; -4.103 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.363     ; 3.242      ;
; -4.103 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.363     ; 3.242      ;
; -4.103 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.363     ; 3.242      ;
; -4.103 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.363     ; 3.242      ;
; -4.103 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.363     ; 3.242      ;
; -4.103 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.363     ; 3.242      ;
; -4.103 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.363     ; 3.242      ;
; -4.103 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.363     ; 3.242      ;
; -4.056 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.362     ; 3.196      ;
; -4.056 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.362     ; 3.196      ;
; -4.056 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.362     ; 3.196      ;
; -4.056 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.362     ; 3.196      ;
; -4.056 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.362     ; 3.196      ;
; -4.056 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txByteSent      ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.362     ; 3.196      ;
; -3.964 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|rxState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.895      ; 5.361      ;
; -3.964 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|rxState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.895      ; 5.361      ;
; -3.964 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|rxBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.895      ; 5.361      ;
; -3.964 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|rxBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.895      ; 5.361      ;
; -3.964 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|rxBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.895      ; 5.361      ;
; -3.964 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|rxBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.895      ; 5.361      ;
; -3.964 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|rxState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.895      ; 5.361      ;
; -3.960 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.890      ; 5.352      ;
; -3.960 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.890      ; 5.352      ;
; -3.960 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.890      ; 5.352      ;
; -3.960 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.890      ; 5.352      ;
; -3.960 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.890      ; 5.352      ;
; -3.960 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.890      ; 5.352      ;
; -3.960 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.890      ; 5.352      ;
; -3.960 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.890      ; 5.352      ;
; -3.920 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.359     ; 3.063      ;
; -3.920 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.359     ; 3.063      ;
; -3.920 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.359     ; 3.063      ;
; -3.920 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.359     ; 3.063      ;
; -3.920 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.359     ; 3.063      ;
; -3.920 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -1.359     ; 3.063      ;
; -3.913 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.891      ; 5.306      ;
; -3.913 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.891      ; 5.306      ;
; -3.913 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.891      ; 5.306      ;
; -3.913 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.891      ; 5.306      ;
; -3.913 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.891      ; 5.306      ;
; -3.913 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txByteSent      ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.891      ; 5.306      ;
; -3.885 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.895      ; 5.282      ;
; -3.885 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.895      ; 5.282      ;
; -3.885 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.895      ; 5.282      ;
; -3.885 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.895      ; 5.282      ;
; -3.885 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.895      ; 5.282      ;
; -3.885 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.895      ; 5.282      ;
; -3.885 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.895      ; 5.282      ;
; -3.851 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.890      ; 5.243      ;
; -3.851 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.890      ; 5.243      ;
; -3.851 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.890      ; 5.243      ;
; -3.851 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.890      ; 5.243      ;
; -3.851 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.890      ; 5.243      ;
; -3.851 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.890      ; 5.243      ;
; -3.851 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.890      ; 5.243      ;
; -3.851 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.890      ; 5.243      ;
; -3.810 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.891      ; 5.203      ;
; -3.810 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.891      ; 5.203      ;
; -3.810 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.891      ; 5.203      ;
; -3.810 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.891      ; 5.203      ;
; -3.810 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.891      ; 5.203      ;
; -3.810 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txByteSent      ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.891      ; 5.203      ;
; -3.779 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.824      ; 5.105      ;
; -3.779 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.824      ; 5.105      ;
; -3.779 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.824      ; 5.105      ;
; -3.779 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.824      ; 5.105      ;
; -3.779 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.824      ; 5.105      ;
; -3.779 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.824      ; 5.105      ;
; -3.779 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.824      ; 5.105      ;
; -3.775 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.819      ; 5.096      ;
; -3.775 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.819      ; 5.096      ;
; -3.775 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.819      ; 5.096      ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'BRG:brg3|baud_clk'                                                                                             ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                          ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; -4.265 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.529      ;
; -4.265 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.529      ;
; -4.265 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.529      ;
; -4.265 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.529      ;
; -4.265 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.529      ;
; -4.261 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.525      ;
; -4.261 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.525      ;
; -4.261 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.525      ;
; -4.261 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.525      ;
; -4.261 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.525      ;
; -4.261 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.525      ;
; -4.261 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.525      ;
; -4.261 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.525      ;
; -4.170 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txByteSent      ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.434      ;
; -4.144 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.414      ;
; -4.144 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.414      ;
; -4.131 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.395      ;
; -4.131 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.395      ;
; -4.131 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.395      ;
; -4.131 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.395      ;
; -4.131 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.395      ;
; -4.127 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.391      ;
; -4.127 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.391      ;
; -4.127 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.391      ;
; -4.127 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.391      ;
; -4.127 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.391      ;
; -4.127 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.391      ;
; -4.127 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.391      ;
; -4.127 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.391      ;
; -4.098 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.368      ;
; -4.098 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.368      ;
; -4.098 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.368      ;
; -4.098 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.368      ;
; -4.098 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.368      ;
; -4.098 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.368      ;
; -4.098 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.368      ;
; -4.098 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.368      ;
; -4.098 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.368      ;
; -4.098 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.368      ;
; -4.098 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.368      ;
; -4.036 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txByteSent      ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.238     ; 3.300      ;
; -4.010 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.280      ;
; -4.010 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.280      ;
; -3.964 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.234      ;
; -3.964 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.234      ;
; -3.964 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.234      ;
; -3.964 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.234      ;
; -3.964 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.234      ;
; -3.964 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.234      ;
; -3.964 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.234      ;
; -3.964 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.234      ;
; -3.964 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.234      ;
; -3.964 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.234      ;
; -3.964 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -1.232     ; 3.234      ;
; -3.793 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.015      ; 5.310      ;
; -3.793 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.015      ; 5.310      ;
; -3.793 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.015      ; 5.310      ;
; -3.793 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.015      ; 5.310      ;
; -3.793 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.015      ; 5.310      ;
; -3.789 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.015      ; 5.306      ;
; -3.789 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.015      ; 5.306      ;
; -3.789 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.015      ; 5.306      ;
; -3.789 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.015      ; 5.306      ;
; -3.789 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.015      ; 5.306      ;
; -3.789 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.015      ; 5.306      ;
; -3.789 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.015      ; 5.306      ;
; -3.789 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.015      ; 5.306      ;
; -3.696 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txByteSent      ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.015      ; 5.213      ;
; -3.692 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.015      ; 5.209      ;
; -3.692 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.015      ; 5.209      ;
; -3.692 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.015      ; 5.209      ;
; -3.692 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.015      ; 5.209      ;
; -3.692 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.015      ; 5.209      ;
; -3.688 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.015      ; 5.205      ;
; -3.688 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.015      ; 5.205      ;
; -3.688 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.015      ; 5.205      ;
; -3.688 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.015      ; 5.205      ;
; -3.688 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.015      ; 5.205      ;
; -3.688 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.015      ; 5.205      ;
; -3.688 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.015      ; 5.205      ;
; -3.688 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.015      ; 5.205      ;
; -3.650 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.021      ; 5.173      ;
; -3.650 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.021      ; 5.173      ;
; -3.628 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.021      ; 5.151      ;
; -3.628 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.021      ; 5.151      ;
; -3.628 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.021      ; 5.151      ;
; -3.628 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.021      ; 5.151      ;
; -3.628 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.021      ; 5.151      ;
; -3.628 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.021      ; 5.151      ;
; -3.628 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.021      ; 5.151      ;
; -3.628 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.021      ; 5.151      ;
; -3.628 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.021      ; 5.151      ;
; -3.628 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.021      ; 5.151      ;
; -3.628 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.021      ; 5.151      ;
; -3.621 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.565      ; 4.688      ;
; -3.621 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.565      ; 4.688      ;
; -3.621 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.565      ; 4.688      ;
; -3.621 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.565      ; 4.688      ;
; -3.621 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.565      ; 4.688      ;
; -3.617 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.565      ; 4.684      ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 96.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.177      ;
; 97.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.471      ;
; 97.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.471      ;
; 97.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.471      ;
; 97.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.471      ;
; 97.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.471      ;
; 97.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.471      ;
; 97.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.471      ;
; 97.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.417      ;
; 97.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.417      ;
; 97.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.417      ;
; 97.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.396      ;
; 97.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.396      ;
; 97.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.396      ;
; 97.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.396      ;
; 97.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.396      ;
; 97.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.396      ;
; 97.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.396      ;
; 97.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.232      ;
; 97.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.232      ;
; 97.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.232      ;
; 97.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.232      ;
; 97.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.232      ;
; 97.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.232      ;
; 97.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.232      ;
; 97.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.232      ;
; 97.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.232      ;
; 97.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.199      ;
; 97.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.197      ;
; 97.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.215      ;
; 97.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.215      ;
; 97.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.215      ;
; 97.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.215      ;
; 97.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.215      ;
; 97.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.215      ;
; 97.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.215      ;
; 97.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.215      ;
; 97.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.215      ;
; 97.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.215      ;
; 97.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.215      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.159      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.159      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.159      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.159      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.159      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.159      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.159      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.159      ;
; 97.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.126      ;
; 97.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.126      ;
; 97.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.126      ;
; 97.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.126      ;
; 97.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.126      ;
; 97.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.126      ;
; 97.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.126      ;
; 97.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.126      ;
; 97.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.126      ;
; 97.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.126      ;
; 97.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.126      ;
; 97.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.126      ;
; 98.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.873      ;
; 98.120 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.830      ;
; 98.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.563      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'BRG:brg2|baud_clk'                                                                                                ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                          ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; 0.796 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.491      ; 3.742      ;
; 0.796 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.491      ; 3.742      ;
; 0.796 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.491      ; 3.742      ;
; 0.796 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.491      ; 3.742      ;
; 0.796 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.491      ; 3.742      ;
; 0.796 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.491      ; 3.742      ;
; 0.871 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.491      ; 3.817      ;
; 0.871 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.491      ; 3.817      ;
; 0.871 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.491      ; 3.817      ;
; 0.871 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.491      ; 3.817      ;
; 0.871 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.491      ; 3.817      ;
; 0.871 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.491      ; 3.817      ;
; 0.871 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.491      ; 3.817      ;
; 0.983 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.488      ; 3.926      ;
; 0.983 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.488      ; 3.926      ;
; 0.983 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.488      ; 3.926      ;
; 0.983 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.488      ; 3.926      ;
; 1.020 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.489      ; 3.964      ;
; 1.020 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.489      ; 3.964      ;
; 1.020 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.489      ; 3.964      ;
; 1.020 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.489      ; 3.964      ;
; 1.020 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.489      ; 3.964      ;
; 1.020 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.489      ; 3.964      ;
; 1.020 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.489      ; 3.964      ;
; 1.060 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.493      ; 4.008      ;
; 1.060 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.493      ; 4.008      ;
; 1.060 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.493      ; 4.008      ;
; 1.343 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.491      ; 3.789      ;
; 1.343 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.491      ; 3.789      ;
; 1.343 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.491      ; 3.789      ;
; 1.343 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.491      ; 3.789      ;
; 1.343 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.491      ; 3.789      ;
; 1.343 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.491      ; 3.789      ;
; 1.424 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.491      ; 3.870      ;
; 1.424 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.491      ; 3.870      ;
; 1.424 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.491      ; 3.870      ;
; 1.424 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.491      ; 3.870      ;
; 1.424 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.491      ; 3.870      ;
; 1.424 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.491      ; 3.870      ;
; 1.424 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.491      ; 3.870      ;
; 1.635 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.488      ; 4.078      ;
; 1.635 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.488      ; 4.078      ;
; 1.635 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.488      ; 4.078      ;
; 1.635 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.488      ; 4.078      ;
; 1.664 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.489      ; 4.108      ;
; 1.664 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.489      ; 4.108      ;
; 1.664 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.489      ; 4.108      ;
; 1.664 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.489      ; 4.108      ;
; 1.664 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.489      ; 4.108      ;
; 1.664 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.489      ; 4.108      ;
; 1.664 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.489      ; 4.108      ;
; 1.692 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.493      ; 4.140      ;
; 1.692 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.493      ; 4.140      ;
; 1.692 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.493      ; 4.140      ;
; 3.330 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxState.dataBit ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.062      ; 4.107      ;
; 3.330 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxBitCount[0]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.062      ; 4.107      ;
; 3.330 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxBitCount[1]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.062      ; 4.107      ;
; 3.330 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxBitCount[2]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.062      ; 4.107      ;
; 3.330 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxBitCount[3]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.062      ; 4.107      ;
; 3.330 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxState.idle    ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.062      ; 4.107      ;
; 3.411 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[1] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.062      ; 4.188      ;
; 3.411 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[4] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.062      ; 4.188      ;
; 3.411 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[5] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.062      ; 4.188      ;
; 3.411 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxState.stopBit ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.062      ; 4.188      ;
; 3.411 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[2] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.062      ; 4.188      ;
; 3.411 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[3] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.062      ; 4.188      ;
; 3.411 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[0] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.062      ; 4.188      ;
; 3.513 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxState.dataBit ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.629      ; 3.857      ;
; 3.513 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxBitCount[0]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.629      ; 3.857      ;
; 3.513 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxBitCount[1]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.629      ; 3.857      ;
; 3.513 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxBitCount[2]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.629      ; 3.857      ;
; 3.513 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxBitCount[3]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.629      ; 3.857      ;
; 3.513 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxState.idle    ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.629      ; 3.857      ;
; 3.559 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io5|rxState.dataBit ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.062      ; 4.336      ;
; 3.559 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io5|rxBitCount[0]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.062      ; 4.336      ;
; 3.559 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io5|rxBitCount[1]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.062      ; 4.336      ;
; 3.559 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io5|rxBitCount[2]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.062      ; 4.336      ;
; 3.559 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io5|rxBitCount[3]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.062      ; 4.336      ;
; 3.559 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io5|rxState.idle    ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.062      ; 4.336      ;
; 3.569 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txBitCount[0]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.059      ; 4.343      ;
; 3.569 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txBitCount[1]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.059      ; 4.343      ;
; 3.569 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txBitCount[2]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.059      ; 4.343      ;
; 3.569 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txBitCount[3]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.059      ; 4.343      ;
; 3.588 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxClockCount[1] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.629      ; 3.932      ;
; 3.588 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxClockCount[4] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.629      ; 3.932      ;
; 3.588 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxClockCount[5] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.629      ; 3.932      ;
; 3.588 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxState.stopBit ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.629      ; 3.932      ;
; 3.588 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxClockCount[2] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.629      ; 3.932      ;
; 3.588 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxClockCount[3] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.629      ; 3.932      ;
; 3.588 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxClockCount[0] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.629      ; 3.932      ;
; 3.606 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txClockCount[0] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.060      ; 4.381      ;
; 3.606 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txClockCount[1] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.060      ; 4.381      ;
; 3.606 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txClockCount[3] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.060      ; 4.381      ;
; 3.606 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txClockCount[4] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.060      ; 4.381      ;
; 3.606 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txClockCount[5] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.060      ; 4.381      ;
; 3.606 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txState.dataBit ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.060      ; 4.381      ;
; 3.606 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txClockCount[2] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.060      ; 4.381      ;
; 3.634 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io5|rxClockCount[1] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.062      ; 4.411      ;
; 3.634 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io5|rxClockCount[4] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.062      ; 4.411      ;
; 3.634 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io5|rxClockCount[5] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.062      ; 4.411      ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'BRG:brg4|baud_clk'                                                                                                ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                          ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; 0.995 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.523      ; 3.973      ;
; 0.995 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.523      ; 3.973      ;
; 0.995 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.523      ; 3.973      ;
; 0.995 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.523      ; 3.973      ;
; 0.995 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.523      ; 3.973      ;
; 0.995 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.523      ; 3.973      ;
; 1.227 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.519      ; 4.201      ;
; 1.227 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.519      ; 4.201      ;
; 1.227 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.519      ; 4.201      ;
; 1.227 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.519      ; 4.201      ;
; 1.227 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.519      ; 4.201      ;
; 1.227 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.519      ; 4.201      ;
; 1.267 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.518      ; 4.240      ;
; 1.267 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.518      ; 4.240      ;
; 1.267 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.518      ; 4.240      ;
; 1.267 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.518      ; 4.240      ;
; 1.267 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.518      ; 4.240      ;
; 1.267 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.518      ; 4.240      ;
; 1.267 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.518      ; 4.240      ;
; 1.267 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.518      ; 4.240      ;
; 1.298 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.524      ; 4.277      ;
; 1.298 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.524      ; 4.277      ;
; 1.298 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.524      ; 4.277      ;
; 1.298 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.524      ; 4.277      ;
; 1.298 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.524      ; 4.277      ;
; 1.298 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.524      ; 4.277      ;
; 1.298 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.524      ; 4.277      ;
; 1.450 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.523      ; 3.928      ;
; 1.450 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.523      ; 3.928      ;
; 1.450 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.523      ; 3.928      ;
; 1.450 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.523      ; 3.928      ;
; 1.450 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.523      ; 3.928      ;
; 1.450 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.523      ; 3.928      ;
; 1.736 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.519      ; 4.210      ;
; 1.736 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.519      ; 4.210      ;
; 1.736 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.519      ; 4.210      ;
; 1.736 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.519      ; 4.210      ;
; 1.736 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.519      ; 4.210      ;
; 1.736 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.519      ; 4.210      ;
; 1.781 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.518      ; 4.254      ;
; 1.781 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.518      ; 4.254      ;
; 1.781 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.518      ; 4.254      ;
; 1.781 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.518      ; 4.254      ;
; 1.781 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.518      ; 4.254      ;
; 1.781 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.518      ; 4.254      ;
; 1.781 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.518      ; 4.254      ;
; 1.781 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.518      ; 4.254      ;
; 1.783 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.524      ; 4.262      ;
; 1.783 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.524      ; 4.262      ;
; 1.783 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.524      ; 4.262      ;
; 1.783 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.524      ; 4.262      ;
; 1.783 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.524      ; 4.262      ;
; 1.783 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.524      ; 4.262      ;
; 1.783 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.524      ; 4.262      ;
; 2.465 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[0] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.094      ; 3.274      ;
; 2.465 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[1] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.094      ; 3.274      ;
; 2.465 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[3] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.094      ; 3.274      ;
; 2.465 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[4] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.094      ; 3.274      ;
; 2.465 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[5] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.094      ; 3.274      ;
; 2.465 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[2] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.094      ; 3.274      ;
; 2.708 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txBitCount[0]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.090      ; 3.513      ;
; 2.708 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txBitCount[1]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.090      ; 3.513      ;
; 2.708 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txBitCount[2]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.090      ; 3.513      ;
; 2.708 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txBitCount[3]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.090      ; 3.513      ;
; 2.708 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txState.idle    ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.090      ; 3.513      ;
; 2.708 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txByteSent      ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.090      ; 3.513      ;
; 2.748 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[0] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.089      ; 3.552      ;
; 2.748 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[1] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.089      ; 3.552      ;
; 2.748 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[2] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.089      ; 3.552      ;
; 2.748 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[3] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.089      ; 3.552      ;
; 2.748 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[4] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.089      ; 3.552      ;
; 2.748 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[5] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.089      ; 3.552      ;
; 2.748 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txState.dataBit ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.089      ; 3.552      ;
; 2.748 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txState.stopBit ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.089      ; 3.552      ;
; 2.779 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxState.stopBit ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.095      ; 3.589      ;
; 2.779 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxState.idle    ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.095      ; 3.589      ;
; 2.779 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxBitCount[0]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.095      ; 3.589      ;
; 2.779 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxBitCount[1]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.095      ; 3.589      ;
; 2.779 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxBitCount[2]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.095      ; 3.589      ;
; 2.779 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxBitCount[3]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.095      ; 3.589      ;
; 2.779 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxState.dataBit ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.095      ; 3.589      ;
; 3.411 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io4|rxClockCount[0] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.025      ; 4.151      ;
; 3.411 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io4|rxClockCount[1] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.025      ; 4.151      ;
; 3.411 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io4|rxClockCount[3] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.025      ; 4.151      ;
; 3.411 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io4|rxClockCount[4] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.025      ; 4.151      ;
; 3.411 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io4|rxClockCount[5] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.025      ; 4.151      ;
; 3.411 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io4|rxClockCount[2] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.025      ; 4.151      ;
; 3.501 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io4|rxClockCount[0] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.094      ; 4.310      ;
; 3.501 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io4|rxClockCount[1] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.094      ; 4.310      ;
; 3.501 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io4|rxClockCount[3] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.094      ; 4.310      ;
; 3.501 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io4|rxClockCount[4] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.094      ; 4.310      ;
; 3.501 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io4|rxClockCount[5] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.094      ; 4.310      ;
; 3.501 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io4|rxClockCount[2] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.094      ; 4.310      ;
; 3.643 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io4|txBitCount[0]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.021      ; 4.379      ;
; 3.643 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io4|txBitCount[1]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.021      ; 4.379      ;
; 3.643 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io4|txBitCount[2]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.021      ; 4.379      ;
; 3.643 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io4|txBitCount[3]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.021      ; 4.379      ;
; 3.643 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io4|txState.idle    ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.021      ; 4.379      ;
; 3.643 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io4|txByteSent      ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.021      ; 4.379      ;
; 3.683 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io4|txClockCount[0] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.020      ; 4.418      ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'BRG:brg1|baud_clk'                                                                                                ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                          ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; 1.043 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.913      ; 4.411      ;
; 1.043 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.913      ; 4.411      ;
; 1.043 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.913      ; 4.411      ;
; 1.043 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.913      ; 4.411      ;
; 1.043 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.913      ; 4.411      ;
; 1.043 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.913      ; 4.411      ;
; 1.043 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.913      ; 4.411      ;
; 1.043 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.913      ; 4.411      ;
; 1.102 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.912      ; 4.469      ;
; 1.102 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.912      ; 4.469      ;
; 1.102 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.912      ; 4.469      ;
; 1.102 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.912      ; 4.469      ;
; 1.102 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.912      ; 4.469      ;
; 1.102 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.912      ; 4.469      ;
; 1.102 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.912      ; 4.469      ;
; 1.102 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.912      ; 4.469      ;
; 1.102 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.912      ; 4.469      ;
; 1.102 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.912      ; 4.469      ;
; 1.102 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.912      ; 4.469      ;
; 1.102 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.912      ; 4.469      ;
; 1.197 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.901      ; 4.553      ;
; 1.197 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.901      ; 4.553      ;
; 1.197 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.901      ; 4.553      ;
; 1.197 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.901      ; 4.553      ;
; 1.197 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.901      ; 4.553      ;
; 1.197 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.901      ; 4.553      ;
; 1.197 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.901      ; 4.553      ;
; 1.597 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.913      ; 4.465      ;
; 1.597 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.913      ; 4.465      ;
; 1.597 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.913      ; 4.465      ;
; 1.597 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.913      ; 4.465      ;
; 1.597 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.913      ; 4.465      ;
; 1.597 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.913      ; 4.465      ;
; 1.597 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.913      ; 4.465      ;
; 1.597 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.913      ; 4.465      ;
; 1.666 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.912      ; 4.533      ;
; 1.666 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.912      ; 4.533      ;
; 1.666 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.912      ; 4.533      ;
; 1.666 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.912      ; 4.533      ;
; 1.666 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.912      ; 4.533      ;
; 1.666 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.912      ; 4.533      ;
; 1.666 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.912      ; 4.533      ;
; 1.666 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.912      ; 4.533      ;
; 1.666 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.912      ; 4.533      ;
; 1.666 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.912      ; 4.533      ;
; 1.666 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.912      ; 4.533      ;
; 1.666 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.912      ; 4.533      ;
; 1.760 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.901      ; 4.616      ;
; 1.760 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.901      ; 4.616      ;
; 1.760 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.901      ; 4.616      ;
; 1.760 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.901      ; 4.616      ;
; 1.760 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.901      ; 4.616      ;
; 1.760 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.901      ; 4.616      ;
; 1.760 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.901      ; 4.616      ;
; 2.447 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txClockCount[0] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.484      ; 3.646      ;
; 2.447 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txClockCount[1] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.484      ; 3.646      ;
; 2.447 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txClockCount[2] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.484      ; 3.646      ;
; 2.447 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txClockCount[3] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.484      ; 3.646      ;
; 2.447 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txState.dataBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.484      ; 3.646      ;
; 2.447 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txClockCount[4] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.484      ; 3.646      ;
; 2.447 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txClockCount[5] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.484      ; 3.646      ;
; 2.447 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txState.stopBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.484      ; 3.646      ;
; 2.506 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxClockCount[0] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.483      ; 3.704      ;
; 2.506 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxClockCount[1] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.483      ; 3.704      ;
; 2.506 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxClockCount[3] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.483      ; 3.704      ;
; 2.506 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxClockCount[4] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.483      ; 3.704      ;
; 2.506 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxClockCount[5] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.483      ; 3.704      ;
; 2.506 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxState.dataBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.483      ; 3.704      ;
; 2.506 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxBitCount[0]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.483      ; 3.704      ;
; 2.506 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxBitCount[1]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.483      ; 3.704      ;
; 2.506 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxBitCount[2]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.483      ; 3.704      ;
; 2.506 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxBitCount[3]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.483      ; 3.704      ;
; 2.506 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxState.stopBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.483      ; 3.704      ;
; 2.506 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxClockCount[2] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.483      ; 3.704      ;
; 2.601 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxState.idle    ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.472      ; 3.788      ;
; 2.601 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txBitCount[0]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.472      ; 3.788      ;
; 2.601 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txBitCount[1]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.472      ; 3.788      ;
; 2.601 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txBitCount[2]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.472      ; 3.788      ;
; 2.601 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txBitCount[3]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.472      ; 3.788      ;
; 2.601 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txState.idle    ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.472      ; 3.788      ;
; 2.601 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txByteSent      ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.472      ; 3.788      ;
; 3.745 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txClockCount[0] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.484      ; 4.944      ;
; 3.745 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txClockCount[1] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.484      ; 4.944      ;
; 3.745 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txClockCount[2] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.484      ; 4.944      ;
; 3.745 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txClockCount[3] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.484      ; 4.944      ;
; 3.745 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txState.dataBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.484      ; 4.944      ;
; 3.745 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txClockCount[4] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.484      ; 4.944      ;
; 3.745 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txClockCount[5] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.484      ; 4.944      ;
; 3.745 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txState.stopBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.484      ; 4.944      ;
; 3.760 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[0] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.051      ; 4.526      ;
; 3.760 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[1] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.051      ; 4.526      ;
; 3.760 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[2] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.051      ; 4.526      ;
; 3.760 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[3] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.051      ; 4.526      ;
; 3.760 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txState.dataBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.051      ; 4.526      ;
; 3.760 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[4] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.051      ; 4.526      ;
; 3.760 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[5] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.051      ; 4.526      ;
; 3.760 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txState.stopBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.051      ; 4.526      ;
; 3.804 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|rxClockCount[0] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.483      ; 5.002      ;
; 3.804 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|rxClockCount[1] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.483      ; 5.002      ;
; 3.804 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|rxClockCount[3] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.483      ; 5.002      ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'BRG:brg3|baud_clk'                                                                                                ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                          ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; 1.115 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.656      ; 4.226      ;
; 1.115 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.656      ; 4.226      ;
; 1.115 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.656      ; 4.226      ;
; 1.115 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.656      ; 4.226      ;
; 1.115 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.656      ; 4.226      ;
; 1.115 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.656      ; 4.226      ;
; 1.115 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.656      ; 4.226      ;
; 1.115 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.656      ; 4.226      ;
; 1.115 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.656      ; 4.226      ;
; 1.115 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.656      ; 4.226      ;
; 1.115 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.656      ; 4.226      ;
; 1.136 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.656      ; 4.247      ;
; 1.136 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.656      ; 4.247      ;
; 1.181 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.649      ; 4.285      ;
; 1.271 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.649      ; 4.375      ;
; 1.271 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.649      ; 4.375      ;
; 1.271 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.649      ; 4.375      ;
; 1.271 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.649      ; 4.375      ;
; 1.271 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.649      ; 4.375      ;
; 1.271 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.649      ; 4.375      ;
; 1.271 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.649      ; 4.375      ;
; 1.271 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.649      ; 4.375      ;
; 1.275 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.649      ; 4.379      ;
; 1.275 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.649      ; 4.379      ;
; 1.275 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.649      ; 4.379      ;
; 1.275 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.649      ; 4.379      ;
; 1.275 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.649      ; 4.379      ;
; 1.603 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.656      ; 4.214      ;
; 1.603 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.656      ; 4.214      ;
; 1.603 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.656      ; 4.214      ;
; 1.603 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.656      ; 4.214      ;
; 1.603 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.656      ; 4.214      ;
; 1.603 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.656      ; 4.214      ;
; 1.603 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.656      ; 4.214      ;
; 1.603 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.656      ; 4.214      ;
; 1.603 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.656      ; 4.214      ;
; 1.603 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.656      ; 4.214      ;
; 1.603 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.656      ; 4.214      ;
; 1.647 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.656      ; 4.258      ;
; 1.647 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.656      ; 4.258      ;
; 1.674 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.649      ; 4.278      ;
; 1.760 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.649      ; 4.364      ;
; 1.760 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.649      ; 4.364      ;
; 1.760 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.649      ; 4.364      ;
; 1.760 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.649      ; 4.364      ;
; 1.760 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.649      ; 4.364      ;
; 1.760 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.649      ; 4.364      ;
; 1.760 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.649      ; 4.364      ;
; 1.760 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.649      ; 4.364      ;
; 1.765 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.649      ; 4.369      ;
; 1.765 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.649      ; 4.369      ;
; 1.765 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.649      ; 4.369      ;
; 1.765 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.649      ; 4.369      ;
; 1.765 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.649      ; 4.369      ;
; 2.852 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[0] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.227      ; 3.794      ;
; 2.852 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[1] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.227      ; 3.794      ;
; 2.852 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[3] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.227      ; 3.794      ;
; 2.852 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[4] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.227      ; 3.794      ;
; 2.852 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[5] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.227      ; 3.794      ;
; 2.852 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxState.idle    ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.227      ; 3.794      ;
; 2.852 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[2] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.227      ; 3.794      ;
; 2.852 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxState.dataBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.227      ; 3.794      ;
; 2.852 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxBitCount[0]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.227      ; 3.794      ;
; 2.852 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxBitCount[3]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.227      ; 3.794      ;
; 2.852 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxState.stopBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.227      ; 3.794      ;
; 2.873 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxBitCount[1]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.227      ; 3.815      ;
; 2.873 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxBitCount[2]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.227      ; 3.815      ;
; 2.918 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txByteSent      ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.220      ; 3.853      ;
; 3.008 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txState.dataBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.220      ; 3.943      ;
; 3.008 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[0] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.220      ; 3.943      ;
; 3.008 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[1] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.220      ; 3.943      ;
; 3.008 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[2] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.220      ; 3.943      ;
; 3.008 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[4] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.220      ; 3.943      ;
; 3.008 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[5] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.220      ; 3.943      ;
; 3.008 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[3] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.220      ; 3.943      ;
; 3.008 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txState.stopBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.220      ; 3.943      ;
; 3.012 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txBitCount[0]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.220      ; 3.947      ;
; 3.012 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txBitCount[1]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.220      ; 3.947      ;
; 3.012 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txBitCount[2]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.220      ; 3.947      ;
; 3.012 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txBitCount[3]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.220      ; 3.947      ;
; 3.012 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txState.idle    ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.220      ; 3.947      ;
; 3.244 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxClockCount[0] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.227      ; 4.186      ;
; 3.244 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxClockCount[1] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.227      ; 4.186      ;
; 3.244 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxClockCount[3] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.227      ; 4.186      ;
; 3.244 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxClockCount[4] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.227      ; 4.186      ;
; 3.244 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxClockCount[5] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.227      ; 4.186      ;
; 3.244 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxState.idle    ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.227      ; 4.186      ;
; 3.244 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxClockCount[2] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.227      ; 4.186      ;
; 3.244 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxState.dataBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.227      ; 4.186      ;
; 3.244 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxBitCount[0]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.227      ; 4.186      ;
; 3.244 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxBitCount[3]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.227      ; 4.186      ;
; 3.244 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxState.stopBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.227      ; 4.186      ;
; 3.265 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxBitCount[1]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.227      ; 4.207      ;
; 3.265 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxBitCount[2]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.227      ; 4.207      ;
; 3.306 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxClockCount[0] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.158      ; 4.179      ;
; 3.306 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxClockCount[1] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.158      ; 4.179      ;
; 3.306 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxClockCount[3] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.158      ; 4.179      ;
; 3.306 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxClockCount[4] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.158      ; 4.179      ;
; 3.306 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxClockCount[5] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.158      ; 4.179      ;
; 3.306 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxState.idle    ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.158      ; 4.179      ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.496      ;
; 1.446 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.711      ;
; 1.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.727      ;
; 1.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.893      ;
; 1.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.893      ;
; 1.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.893      ;
; 1.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.893      ;
; 1.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.893      ;
; 1.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.893      ;
; 1.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.893      ;
; 1.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.893      ;
; 1.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.893      ;
; 1.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.893      ;
; 1.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.893      ;
; 1.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.893      ;
; 1.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.981      ;
; 1.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.981      ;
; 1.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.981      ;
; 1.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.981      ;
; 1.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.981      ;
; 1.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.981      ;
; 1.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.981      ;
; 1.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.981      ;
; 1.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.981      ;
; 1.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.981      ;
; 1.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.981      ;
; 1.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.959      ;
; 1.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.959      ;
; 1.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.959      ;
; 1.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.959      ;
; 1.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.959      ;
; 1.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.959      ;
; 1.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.959      ;
; 1.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.959      ;
; 1.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.992      ;
; 1.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.994      ;
; 1.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.028      ;
; 1.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.028      ;
; 1.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.028      ;
; 1.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.028      ;
; 1.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.028      ;
; 1.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.028      ;
; 1.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.028      ;
; 1.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.028      ;
; 1.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.028      ;
; 1.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.135      ;
; 1.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.135      ;
; 1.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.135      ;
; 1.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.135      ;
; 1.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.135      ;
; 1.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.135      ;
; 1.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.135      ;
; 1.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.213      ;
; 1.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.213      ;
; 1.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.213      ;
; 1.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.246      ;
; 1.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.246      ;
; 1.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.246      ;
; 1.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.246      ;
; 1.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.246      ;
; 1.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.246      ;
; 1.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.246      ;
; 2.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.746      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 9
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 343.357 ns




+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; cpuClock            ; -5.644 ; -1451.385     ;
; T80s:cpu1|IORQ_n    ; -2.145 ; -138.849      ;
; BRG:brg2|baud_clk   ; -2.138 ; -69.298       ;
; BRG:brg1|baud_clk   ; -2.058 ; -68.443       ;
; BRG:brg4|baud_clk   ; -1.901 ; -69.467       ;
; BRG:brg3|baud_clk   ; -1.777 ; -66.167       ;
; altera_reserved_tck ; 48.393 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Hold Summary            ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; T80s:cpu1|IORQ_n    ; -0.185 ; -2.168        ;
; BRG:brg1|baud_clk   ; 0.139  ; 0.000         ;
; BRG:brg3|baud_clk   ; 0.148  ; 0.000         ;
; BRG:brg2|baud_clk   ; 0.151  ; 0.000         ;
; BRG:brg4|baud_clk   ; 0.171  ; 0.000         ;
; altera_reserved_tck ; 0.186  ; 0.000         ;
; cpuClock            ; 0.186  ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; BRG:brg2|baud_clk   ; -1.747 ; -44.786       ;
; BRG:brg4|baud_clk   ; -1.698 ; -44.268       ;
; BRG:brg3|baud_clk   ; -1.669 ; -43.650       ;
; BRG:brg1|baud_clk   ; -1.594 ; -41.894       ;
; altera_reserved_tck ; 98.418 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; BRG:brg2|baud_clk   ; 0.257 ; 0.000         ;
; BRG:brg4|baud_clk   ; 0.284 ; 0.000         ;
; BRG:brg1|baud_clk   ; 0.311 ; 0.000         ;
; BRG:brg3|baud_clk   ; 0.338 ; 0.000         ;
; altera_reserved_tck ; 0.562 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; cpuClock            ; -1.000 ; -353.000          ;
; T80s:cpu1|IORQ_n    ; -1.000 ; -281.326          ;
; BRG:brg1|baud_clk   ; -1.000 ; -53.000           ;
; BRG:brg2|baud_clk   ; -1.000 ; -53.000           ;
; BRG:brg3|baud_clk   ; -1.000 ; -53.000           ;
; BRG:brg4|baud_clk   ; -1.000 ; -53.000           ;
; altera_reserved_tck ; 49.293 ; 0.000             ;
+---------------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cpuClock'                                                                                                                ;
+--------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.644 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.143      ; 6.774      ;
; -5.623 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.145      ; 6.755      ;
; -5.621 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.157      ; 6.765      ;
; -5.618 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.144      ; 6.749      ;
; -5.609 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.158      ; 6.754      ;
; -5.590 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.141      ; 6.718      ;
; -5.586 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.145      ; 6.718      ;
; -5.571 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.150      ; 6.708      ;
; -5.569 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.143      ; 6.699      ;
; -5.567 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][6] ; cpuClock     ; cpuClock    ; 1.000        ; 0.154      ; 6.708      ;
; -5.567 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.155      ; 6.709      ;
; -5.564 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.142      ; 6.693      ;
; -5.561 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.157      ; 6.705      ;
; -5.555 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.156      ; 6.698      ;
; -5.546 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; cpuClock     ; cpuClock    ; 1.000        ; 0.142      ; 6.675      ;
; -5.539 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|IncDecZ                  ; cpuClock     ; cpuClock    ; 1.000        ; 0.136      ; 6.662      ;
; -5.535 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.157      ; 6.679      ;
; -5.535 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.143      ; 6.665      ;
; -5.532 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][2] ; cpuClock     ; cpuClock    ; 1.000        ; 0.157      ; 6.676      ;
; -5.532 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.143      ; 6.662      ;
; -5.517 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.144      ; 6.648      ;
; -5.517 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.148      ; 6.652      ;
; -5.514 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.145      ; 6.646      ;
; -5.513 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][6] ; cpuClock     ; cpuClock    ; 1.000        ; 0.152      ; 6.652      ;
; -5.512 ; T80s:cpu1|T80:u0|MCycle[2] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.141      ; 6.640      ;
; -5.512 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.157      ; 6.656      ;
; -5.511 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][6] ; cpuClock     ; cpuClock    ; 1.000        ; 0.136      ; 6.634      ;
; -5.509 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.143      ; 6.639      ;
; -5.509 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.144      ; 6.640      ;
; -5.508 ; T80s:cpu1|T80:u0|IR[3]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.141      ; 6.636      ;
; -5.507 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.155      ; 6.649      ;
; -5.501 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.160      ; 6.648      ;
; -5.501 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.136      ; 6.624      ;
; -5.500 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.158      ; 6.645      ;
; -5.499 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|A[6]                     ; cpuClock     ; cpuClock    ; 1.000        ; -1.146     ; 5.340      ;
; -5.498 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.145      ; 6.630      ;
; -5.497 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|A[7]                     ; cpuClock     ; cpuClock    ; 1.000        ; -1.146     ; 5.338      ;
; -5.495 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.165      ; 6.647      ;
; -5.495 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][6] ; cpuClock     ; cpuClock    ; 1.000        ; 0.150      ; 6.632      ;
; -5.495 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|A[5]                     ; cpuClock     ; cpuClock    ; 1.000        ; -1.146     ; 5.336      ;
; -5.494 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.141      ; 6.622      ;
; -5.492 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; cpuClock     ; cpuClock    ; 1.000        ; 0.140      ; 6.619      ;
; -5.491 ; T80s:cpu1|T80:u0|MCycle[2] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.143      ; 6.621      ;
; -5.489 ; T80s:cpu1|T80:u0|MCycle[2] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.155      ; 6.631      ;
; -5.488 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][6] ; cpuClock     ; cpuClock    ; 1.000        ; 0.149      ; 6.624      ;
; -5.488 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.143      ; 6.618      ;
; -5.487 ; T80s:cpu1|T80:u0|IR[3]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.143      ; 6.617      ;
; -5.486 ; T80s:cpu1|T80:u0|MCycle[2] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.142      ; 6.615      ;
; -5.485 ; T80s:cpu1|T80:u0|IR[3]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.155      ; 6.627      ;
; -5.485 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|IncDecZ                  ; cpuClock     ; cpuClock    ; 1.000        ; 0.134      ; 6.606      ;
; -5.483 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.157      ; 6.627      ;
; -5.482 ; T80s:cpu1|T80:u0|IR[3]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.142      ; 6.611      ;
; -5.481 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][6] ; cpuClock     ; cpuClock    ; 1.000        ; 0.139      ; 6.607      ;
; -5.481 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.155      ; 6.623      ;
; -5.479 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][6] ; cpuClock     ; cpuClock    ; 1.000        ; 0.155      ; 6.621      ;
; -5.478 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.144      ; 6.609      ;
; -5.478 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][2] ; cpuClock     ; cpuClock    ; 1.000        ; 0.155      ; 6.620      ;
; -5.477 ; T80s:cpu1|T80:u0|MCycle[2] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.156      ; 6.620      ;
; -5.477 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.145      ; 6.609      ;
; -5.476 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.149      ; 6.612      ;
; -5.473 ; T80s:cpu1|T80:u0|IR[3]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.156      ; 6.616      ;
; -5.472 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.170      ; 6.629      ;
; -5.468 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.147      ; 6.602      ;
; -5.468 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.144      ; 6.599      ;
; -5.467 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.160      ; 6.614      ;
; -5.467 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.145      ; 6.599      ;
; -5.466 ; T80s:cpu1|T80:u0|IR[0]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.141      ; 6.594      ;
; -5.466 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.143      ; 6.596      ;
; -5.465 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.157      ; 6.609      ;
; -5.464 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.157      ; 6.608      ;
; -5.464 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.143      ; 6.594      ;
; -5.463 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.142      ; 6.592      ;
; -5.462 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.157      ; 6.606      ;
; -5.462 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.144      ; 6.593      ;
; -5.462 ; T80s:cpu1|T80:u0|MCycle[0] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.141      ; 6.590      ;
; -5.462 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.150      ; 6.599      ;
; -5.459 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][6] ; cpuClock     ; cpuClock    ; 1.000        ; 0.145      ; 6.591      ;
; -5.459 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.157      ; 6.603      ;
; -5.458 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][6] ; cpuClock     ; cpuClock    ; 1.000        ; 0.154      ; 6.599      ;
; -5.457 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][6] ; cpuClock     ; cpuClock    ; 1.000        ; 0.134      ; 6.578      ;
; -5.455 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.141      ; 6.583      ;
; -5.454 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.161      ; 6.602      ;
; -5.454 ; T80s:cpu1|T80:u0|MCycle[2] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.143      ; 6.584      ;
; -5.453 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.158      ; 6.598      ;
; -5.452 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.160      ; 6.599      ;
; -5.452 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.157      ; 6.596      ;
; -5.450 ; T80s:cpu1|T80:u0|IR[3]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.143      ; 6.580      ;
; -5.449 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.170      ; 6.606      ;
; -5.449 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.145      ; 6.581      ;
; -5.447 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][6] ; cpuClock     ; cpuClock    ; 1.000        ; 0.142      ; 6.576      ;
; -5.447 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.158      ; 6.592      ;
; -5.447 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.134      ; 6.568      ;
; -5.445 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.170      ; 6.602      ;
; -5.445 ; T80s:cpu1|T80:u0|IR[0]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.143      ; 6.575      ;
; -5.445 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.145      ; 6.577      ;
; -5.444 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.143      ; 6.574      ;
; -5.443 ; T80s:cpu1|T80:u0|IR[0]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.155      ; 6.585      ;
; -5.443 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.157      ; 6.587      ;
; -5.441 ; T80s:cpu1|T80:u0|MCycle[0] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.143      ; 6.571      ;
; -5.441 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.163      ; 6.591      ;
+--------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'T80s:cpu1|IORQ_n'                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -2.145 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.578     ; 2.554      ;
; -2.116 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.321     ; 2.804      ;
; -2.113 ; bufferedUART:io4|rxReadPointer[1]                                                                         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.321     ; 2.801      ;
; -2.079 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.594      ;
; -2.078 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.593      ;
; -2.076 ; bufferedUART:io4|rxReadPointer[1]                                                                         ; bufferedUART:io4|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.591      ;
; -2.075 ; bufferedUART:io4|rxReadPointer[1]                                                                         ; bufferedUART:io4|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.590      ;
; -2.073 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.619     ; 2.441      ;
; -2.070 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.585      ;
; -2.069 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.584      ;
; -2.068 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.583      ;
; -2.067 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.582      ;
; -2.067 ; bufferedUART:io4|rxReadPointer[1]                                                                         ; bufferedUART:io4|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.582      ;
; -2.066 ; bufferedUART:io4|rxReadPointer[1]                                                                         ; bufferedUART:io4|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.581      ;
; -2.065 ; bufferedUART:io4|rxReadPointer[1]                                                                         ; bufferedUART:io4|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.580      ;
; -2.064 ; bufferedUART:io4|rxReadPointer[1]                                                                         ; bufferedUART:io4|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.579      ;
; -2.055 ; bufferedUART:io3|rxReadPointer[3]                                                                         ; bufferedUART:io3|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.432     ; 2.610      ;
; -2.051 ; bufferedUART:io3|rxReadPointer[3]                                                                         ; bufferedUART:io3|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.432     ; 2.606      ;
; -2.050 ; bufferedUART:io3|rxReadPointer[3]                                                                         ; bufferedUART:io3|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.432     ; 2.605      ;
; -2.050 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 2.568      ;
; -2.049 ; bufferedUART:io3|rxReadPointer[3]                                                                         ; bufferedUART:io3|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.432     ; 2.604      ;
; -2.049 ; bufferedUART:io3|rxReadPointer[3]                                                                         ; bufferedUART:io3|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.432     ; 2.604      ;
; -2.029 ; bufferedUART:io3|rxReadPointer[3]                                                                         ; bufferedUART:io3|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.433     ; 2.583      ;
; -2.023 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.410     ; 2.600      ;
; -2.013 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.321     ; 2.701      ;
; -2.000 ; bufferedUART:io3|rxReadPointer[3]                                                                         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.287     ; 2.722      ;
; -1.998 ; bufferedUART:io4|rxReadPointer[1]                                                                         ; bufferedUART:io4|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.464     ; 2.521      ;
; -1.998 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.464     ; 2.521      ;
; -1.982 ; bufferedUART:io3|rxReadPointer[3]                                                                         ; bufferedUART:io3|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.433     ; 2.536      ;
; -1.982 ; bufferedUART:io4|rxReadPointer[2]                                                                         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.321     ; 2.670      ;
; -1.976 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.491      ;
; -1.975 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[2]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.626     ; 2.336      ;
; -1.975 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.490      ;
; -1.967 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.482      ;
; -1.966 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.481      ;
; -1.965 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.480      ;
; -1.964 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.479      ;
; -1.948 ; bufferedUART:io4|rxReadPointer[0]                                                                         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.321     ; 2.636      ;
; -1.945 ; bufferedUART:io4|rxReadPointer[2]                                                                         ; bufferedUART:io4|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.460      ;
; -1.944 ; bufferedUART:io4|rxReadPointer[2]                                                                         ; bufferedUART:io4|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.459      ;
; -1.936 ; bufferedUART:io4|rxReadPointer[2]                                                                         ; bufferedUART:io4|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.451      ;
; -1.935 ; bufferedUART:io4|rxReadPointer[2]                                                                         ; bufferedUART:io4|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.450      ;
; -1.934 ; bufferedUART:io4|rxReadPointer[2]                                                                         ; bufferedUART:io4|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.449      ;
; -1.933 ; bufferedUART:io4|rxReadPointer[2]                                                                         ; bufferedUART:io4|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.448      ;
; -1.928 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[5]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.597     ; 2.318      ;
; -1.916 ; bufferedUART:io4|rxReadPointer[2]                                                                         ; bufferedUART:io4|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 2.434      ;
; -1.914 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 2.432      ;
; -1.911 ; bufferedUART:io3|rxReadPointer[3]                                                                         ; bufferedUART:io3|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.429     ; 2.469      ;
; -1.911 ; bufferedUART:io4|rxReadPointer[0]                                                                         ; bufferedUART:io4|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.426      ;
; -1.910 ; bufferedUART:io4|rxReadPointer[0]                                                                         ; bufferedUART:io4|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.425      ;
; -1.902 ; bufferedUART:io4|rxReadPointer[0]                                                                         ; bufferedUART:io4|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.417      ;
; -1.901 ; bufferedUART:io4|rxReadPointer[0]                                                                         ; bufferedUART:io4|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.416      ;
; -1.900 ; bufferedUART:io4|rxReadPointer[0]                                                                         ; bufferedUART:io4|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.415      ;
; -1.899 ; bufferedUART:io4|rxReadPointer[0]                                                                         ; bufferedUART:io4|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.414      ;
; -1.888 ; bufferedUART:io3|rxReadPointer[2]                                                                         ; bufferedUART:io3|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.432     ; 2.443      ;
; -1.884 ; bufferedUART:io3|rxReadPointer[2]                                                                         ; bufferedUART:io3|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.432     ; 2.439      ;
; -1.883 ; bufferedUART:io3|rxReadPointer[2]                                                                         ; bufferedUART:io3|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.432     ; 2.438      ;
; -1.882 ; bufferedUART:io3|rxReadPointer[2]                                                                         ; bufferedUART:io3|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.432     ; 2.437      ;
; -1.882 ; bufferedUART:io3|rxReadPointer[2]                                                                         ; bufferedUART:io3|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.432     ; 2.437      ;
; -1.864 ; bufferedUART:io4|rxReadPointer[2]                                                                         ; bufferedUART:io4|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.464     ; 2.387      ;
; -1.862 ; bufferedUART:io3|rxReadPointer[2]                                                                         ; bufferedUART:io3|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.433     ; 2.416      ;
; -1.852 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.321     ; 2.540      ;
; -1.833 ; bufferedUART:io3|rxReadPointer[2]                                                                         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.287     ; 2.555      ;
; -1.833 ; bufferedUART:io4|rxReadPointer[0]                                                                         ; bufferedUART:io4|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.464     ; 2.356      ;
; -1.832 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[2]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.596     ; 2.223      ;
; -1.815 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.330      ;
; -1.814 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.329      ;
; -1.806 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.321      ;
; -1.805 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.320      ;
; -1.804 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.319      ;
; -1.803 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 2.318      ;
; -1.802 ; bufferedUART:io3|rxReadPointer[2]                                                                         ; bufferedUART:io3|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.433     ; 2.356      ;
; -1.802 ; bufferedUART:io4|rxReadPointer[1]                                                                         ; bufferedUART:io4|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 2.320      ;
; -1.784 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[3]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.596     ; 2.175      ;
; -1.753 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 2.271      ;
; -1.751 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[4]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.574     ; 2.164      ;
; -1.744 ; bufferedUART:io3|rxReadPointer[2]                                                                         ; bufferedUART:io3|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.429     ; 2.302      ;
; -1.732 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.464     ; 2.255      ;
; -1.665 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.432     ; 2.220      ;
; -1.661 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.432     ; 2.216      ;
; -1.660 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.432     ; 2.215      ;
; -1.659 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.432     ; 2.214      ;
; -1.659 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.432     ; 2.214      ;
; -1.637 ; bufferedUART:io4|rxReadPointer[0]                                                                         ; bufferedUART:io4|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 2.155      ;
; -1.631 ; bufferedUART:io3|rxReadPointer[5]                                                                         ; bufferedUART:io3|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.432     ; 2.186      ;
; -1.630 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.574     ; 2.043      ;
; -1.627 ; bufferedUART:io3|rxReadPointer[5]                                                                         ; bufferedUART:io3|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.432     ; 2.182      ;
; -1.626 ; bufferedUART:io3|rxReadPointer[5]                                                                         ; bufferedUART:io3|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.432     ; 2.181      ;
; -1.625 ; bufferedUART:io3|rxReadPointer[5]                                                                         ; bufferedUART:io3|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.432     ; 2.180      ;
; -1.625 ; bufferedUART:io3|rxReadPointer[5]                                                                         ; bufferedUART:io3|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.432     ; 2.180      ;
; -1.622 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[1]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.576     ; 2.033      ;
; -1.610 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.287     ; 2.332      ;
; -1.606 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[3]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.609     ; 1.984      ;
; -1.594 ; bufferedUART:io3|rxReadPointer[0]                                                                         ; bufferedUART:io3|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.432     ; 2.149      ;
; -1.593 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[1]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.617     ; 1.963      ;
; -1.592 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[6]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.609     ; 1.970      ;
; -1.590 ; bufferedUART:io3|rxReadPointer[0]                                                                         ; bufferedUART:io3|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.432     ; 2.145      ;
; -1.589 ; bufferedUART:io3|rxReadPointer[0]                                                                         ; bufferedUART:io3|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.432     ; 2.144      ;
; -1.588 ; bufferedUART:io3|rxReadPointer[0]                                                                         ; bufferedUART:io3|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.432     ; 2.143      ;
; -1.588 ; bufferedUART:io3|rxReadPointer[0]                                                                         ; bufferedUART:io3|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.432     ; 2.143      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'BRG:brg2|baud_clk'                                                                                                                                                                         ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                   ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------------+--------------+------------+------------+
; -2.138 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.374     ; 2.273      ;
; -2.137 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.376     ; 2.270      ;
; -2.137 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.376     ; 2.270      ;
; -2.129 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|rxCurrentByteBuffer[7]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.551     ; 2.065      ;
; -2.129 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.551     ; 2.065      ;
; -2.129 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.551     ; 2.065      ;
; -2.129 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.551     ; 2.065      ;
; -2.045 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.375     ; 2.179      ;
; -2.044 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.377     ; 2.176      ;
; -2.044 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.377     ; 2.176      ;
; -2.036 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxCurrentByteBuffer[7]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.552     ; 1.971      ;
; -2.036 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.552     ; 1.971      ;
; -2.036 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.552     ; 1.971      ;
; -2.036 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.552     ; 1.971      ;
; -1.988 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|rxInPointer[1]                                                                           ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.554     ; 1.921      ;
; -1.988 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|rxInPointer[4]                                                                           ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.554     ; 1.921      ;
; -1.988 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|rxInPointer[0]                                                                           ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.554     ; 1.921      ;
; -1.988 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|rxInPointer[2]                                                                           ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.554     ; 1.921      ;
; -1.988 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|rxInPointer[3]                                                                           ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.554     ; 1.921      ;
; -1.988 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|rxInPointer[5]                                                                           ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.554     ; 1.921      ;
; -1.970 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|rxCurrentByteBuffer[3]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.551     ; 1.906      ;
; -1.970 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|rxCurrentByteBuffer[2]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.551     ; 1.906      ;
; -1.970 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|rxCurrentByteBuffer[1]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.551     ; 1.906      ;
; -1.970 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|rxCurrentByteBuffer[0]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.551     ; 1.906      ;
; -1.895 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxInPointer[1]                                                                           ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.555     ; 1.827      ;
; -1.895 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxInPointer[4]                                                                           ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.555     ; 1.827      ;
; -1.895 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxInPointer[0]                                                                           ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.555     ; 1.827      ;
; -1.895 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxInPointer[2]                                                                           ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.555     ; 1.827      ;
; -1.895 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxInPointer[3]                                                                           ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.555     ; 1.827      ;
; -1.895 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxInPointer[5]                                                                           ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.555     ; 1.827      ;
; -1.877 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxCurrentByteBuffer[3]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.552     ; 1.812      ;
; -1.877 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxCurrentByteBuffer[2]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.552     ; 1.812      ;
; -1.877 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxCurrentByteBuffer[1]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.552     ; 1.812      ;
; -1.877 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxCurrentByteBuffer[0]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.552     ; 1.812      ;
; -1.701 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.736      ; 2.946      ;
; -1.701 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.736      ; 2.946      ;
; -1.700 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.738      ; 2.947      ;
; -1.687 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxCurrentByteBuffer[7]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.561      ; 2.735      ;
; -1.687 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.561      ; 2.735      ;
; -1.687 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.561      ; 2.735      ;
; -1.687 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.561      ; 2.735      ;
; -1.686 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.736      ; 2.931      ;
; -1.686 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.736      ; 2.931      ;
; -1.685 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.738      ; 2.932      ;
; -1.672 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|rxCurrentByteBuffer[7]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.561      ; 2.720      ;
; -1.672 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.561      ; 2.720      ;
; -1.672 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.561      ; 2.720      ;
; -1.672 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.561      ; 2.720      ;
; -1.621 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txBuffer[7]                                                                              ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.554     ; 1.554      ;
; -1.611 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txd                                                                                      ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.553     ; 1.545      ;
; -1.539 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txBuffer[0]                                                                              ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.553     ; 1.473      ;
; -1.539 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txBuffer[1]                                                                              ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.553     ; 1.473      ;
; -1.539 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txBuffer[2]                                                                              ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.553     ; 1.473      ;
; -1.539 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txBuffer[3]                                                                              ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.553     ; 1.473      ;
; -1.539 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txBuffer[4]                                                                              ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.553     ; 1.473      ;
; -1.539 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txBuffer[5]                                                                              ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.553     ; 1.473      ;
; -1.539 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txBuffer[6]                                                                              ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.553     ; 1.473      ;
; -1.533 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxInPointer[1]                                                                           ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.558      ; 2.578      ;
; -1.533 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxInPointer[4]                                                                           ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.558      ; 2.578      ;
; -1.533 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxInPointer[0]                                                                           ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.558      ; 2.578      ;
; -1.533 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxInPointer[2]                                                                           ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.558      ; 2.578      ;
; -1.533 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxInPointer[3]                                                                           ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.558      ; 2.578      ;
; -1.533 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxInPointer[5]                                                                           ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.558      ; 2.578      ;
; -1.519 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxCurrentByteBuffer[3]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.561      ; 2.567      ;
; -1.519 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxCurrentByteBuffer[2]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.561      ; 2.567      ;
; -1.519 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxCurrentByteBuffer[1]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.561      ; 2.567      ;
; -1.519 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxCurrentByteBuffer[0]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.561      ; 2.567      ;
; -1.518 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|rxInPointer[1]                                                                           ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.558      ; 2.563      ;
; -1.518 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|rxInPointer[4]                                                                           ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.558      ; 2.563      ;
; -1.518 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|rxInPointer[0]                                                                           ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.558      ; 2.563      ;
; -1.518 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|rxInPointer[2]                                                                           ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.558      ; 2.563      ;
; -1.518 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|rxInPointer[3]                                                                           ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.558      ; 2.563      ;
; -1.518 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|rxInPointer[5]                                                                           ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.558      ; 2.563      ;
; -1.511 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.738      ; 2.758      ;
; -1.510 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.771      ; 2.790      ;
; -1.510 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.771      ; 2.790      ;
; -1.510 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.736      ; 2.755      ;
; -1.510 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.736      ; 2.755      ;
; -1.509 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.773      ; 2.791      ;
; -1.504 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|rxCurrentByteBuffer[3]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.561      ; 2.552      ;
; -1.504 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|rxCurrentByteBuffer[2]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.561      ; 2.552      ;
; -1.504 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|rxCurrentByteBuffer[1]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.561      ; 2.552      ;
; -1.504 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|rxCurrentByteBuffer[0]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.561      ; 2.552      ;
; -1.503 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|rxCurrentByteBuffer[7]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.561      ; 2.551      ;
; -1.503 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.561      ; 2.551      ;
; -1.503 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.561      ; 2.551      ;
; -1.503 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.561      ; 2.551      ;
; -1.498 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txBuffer[7]                                                                              ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.553     ; 1.432      ;
; -1.496 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io5|rxCurrentByteBuffer[7]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.596      ; 2.579      ;
; -1.496 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.596      ; 2.579      ;
; -1.496 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.596      ; 2.579      ;
; -1.496 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.596      ; 2.579      ;
; -1.491 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.773      ; 2.773      ;
; -1.490 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.771      ; 2.770      ;
; -1.490 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.771      ; 2.770      ;
; -1.488 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txd                                                                                      ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.552     ; 1.423      ;
; -1.483 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|rxCurrentByteBuffer[7]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.596      ; 2.566      ;
; -1.483 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.596      ; 2.566      ;
; -1.483 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.596      ; 2.566      ;
; -1.483 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.596      ; 2.566      ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'BRG:brg1|baud_clk'                                                                                                                                                                                     ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                   ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; -2.058 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.142     ; 2.425      ;
; -2.057 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.144     ; 2.422      ;
; -2.057 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.144     ; 2.422      ;
; -1.984 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.323     ; 2.148      ;
; -1.984 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.323     ; 2.148      ;
; -1.984 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.323     ; 2.148      ;
; -1.984 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.323     ; 2.148      ;
; -1.984 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.323     ; 2.148      ;
; -1.984 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.323     ; 2.148      ;
; -1.984 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.323     ; 2.148      ;
; -1.965 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.143     ; 2.331      ;
; -1.964 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.145     ; 2.328      ;
; -1.964 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.145     ; 2.328      ;
; -1.891 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.324     ; 2.054      ;
; -1.891 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.324     ; 2.054      ;
; -1.891 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.324     ; 2.054      ;
; -1.891 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.324     ; 2.054      ;
; -1.891 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.324     ; 2.054      ;
; -1.891 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.324     ; 2.054      ;
; -1.891 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.324     ; 2.054      ;
; -1.853 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.312     ; 2.028      ;
; -1.853 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.312     ; 2.028      ;
; -1.853 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.312     ; 2.028      ;
; -1.853 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.312     ; 2.028      ;
; -1.853 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.312     ; 2.028      ;
; -1.853 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.312     ; 2.028      ;
; -1.835 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.313     ; 2.009      ;
; -1.835 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.313     ; 2.009      ;
; -1.835 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.313     ; 2.009      ;
; -1.835 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.313     ; 2.009      ;
; -1.835 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.313     ; 2.009      ;
; -1.835 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.313     ; 2.009      ;
; -1.835 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.313     ; 2.009      ;
; -1.835 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.313     ; 2.009      ;
; -1.769 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.968      ; 3.246      ;
; -1.769 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.968      ; 3.246      ;
; -1.768 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.970      ; 3.247      ;
; -1.760 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.313     ; 1.934      ;
; -1.760 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.313     ; 1.934      ;
; -1.760 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.313     ; 1.934      ;
; -1.760 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.313     ; 1.934      ;
; -1.760 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.313     ; 1.934      ;
; -1.760 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.313     ; 1.934      ;
; -1.754 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.968      ; 3.231      ;
; -1.754 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.968      ; 3.231      ;
; -1.753 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.970      ; 3.232      ;
; -1.742 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.314     ; 1.915      ;
; -1.742 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.314     ; 1.915      ;
; -1.742 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.314     ; 1.915      ;
; -1.742 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.314     ; 1.915      ;
; -1.742 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.314     ; 1.915      ;
; -1.742 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.314     ; 1.915      ;
; -1.742 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.314     ; 1.915      ;
; -1.742 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.314     ; 1.915      ;
; -1.578 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.003      ; 3.090      ;
; -1.578 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.003      ; 3.090      ;
; -1.577 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.005      ; 3.091      ;
; -1.570 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.003      ; 3.082      ;
; -1.570 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.003      ; 3.082      ;
; -1.569 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.005      ; 3.083      ;
; -1.563 ; T80s:cpu1|T80:u0|A[7]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.968      ; 3.040      ;
; -1.563 ; T80s:cpu1|T80:u0|A[7]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.968      ; 3.040      ;
; -1.562 ; T80s:cpu1|T80:u0|A[7]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.970      ; 3.041      ;
; -1.545 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.003      ; 3.057      ;
; -1.545 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.003      ; 3.057      ;
; -1.544 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.005      ; 3.058      ;
; -1.522 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.800      ; 2.809      ;
; -1.522 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.800      ; 2.809      ;
; -1.522 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.800      ; 2.809      ;
; -1.522 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.800      ; 2.809      ;
; -1.522 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.800      ; 2.809      ;
; -1.522 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.800      ; 2.809      ;
; -1.507 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.800      ; 2.794      ;
; -1.507 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.800      ; 2.794      ;
; -1.507 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.800      ; 2.794      ;
; -1.507 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.800      ; 2.794      ;
; -1.507 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.800      ; 2.794      ;
; -1.507 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.800      ; 2.794      ;
; -1.505 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.789      ; 2.781      ;
; -1.505 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.789      ; 2.781      ;
; -1.505 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.789      ; 2.781      ;
; -1.505 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.789      ; 2.781      ;
; -1.505 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.789      ; 2.781      ;
; -1.505 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.789      ; 2.781      ;
; -1.505 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.789      ; 2.781      ;
; -1.490 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.789      ; 2.766      ;
; -1.490 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.789      ; 2.766      ;
; -1.490 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.789      ; 2.766      ;
; -1.490 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.789      ; 2.766      ;
; -1.490 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.789      ; 2.766      ;
; -1.490 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.789      ; 2.766      ;
; -1.490 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.789      ; 2.766      ;
; -1.447 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[0]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -0.669     ; 1.765      ;
; -1.447 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[1]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -0.669     ; 1.765      ;
; -1.447 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[2]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -0.669     ; 1.765      ;
; -1.447 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[3]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -0.669     ; 1.765      ;
; -1.447 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[4]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -0.669     ; 1.765      ;
; -1.447 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[5]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -0.669     ; 1.765      ;
; -1.447 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[6]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -0.669     ; 1.765      ;
; -1.440 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.726      ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'BRG:brg4|baud_clk'                                                                                                                                                                                     ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                   ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; -1.901 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.356     ; 2.054      ;
; -1.900 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.358     ; 2.051      ;
; -1.900 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.358     ; 2.051      ;
; -1.813 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.533     ; 1.767      ;
; -1.813 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.533     ; 1.767      ;
; -1.813 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.533     ; 1.767      ;
; -1.813 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.533     ; 1.767      ;
; -1.813 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.533     ; 1.767      ;
; -1.813 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.533     ; 1.767      ;
; -1.808 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.357     ; 1.960      ;
; -1.807 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.359     ; 1.957      ;
; -1.807 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.359     ; 1.957      ;
; -1.798 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.536     ; 1.749      ;
; -1.798 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.536     ; 1.749      ;
; -1.798 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.536     ; 1.749      ;
; -1.798 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.536     ; 1.749      ;
; -1.798 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.536     ; 1.749      ;
; -1.798 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.536     ; 1.749      ;
; -1.798 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.536     ; 1.749      ;
; -1.774 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.534     ; 1.727      ;
; -1.774 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.534     ; 1.727      ;
; -1.774 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.534     ; 1.727      ;
; -1.774 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.534     ; 1.727      ;
; -1.774 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.534     ; 1.727      ;
; -1.774 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.534     ; 1.727      ;
; -1.774 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.534     ; 1.727      ;
; -1.774 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.534     ; 1.727      ;
; -1.720 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.534     ; 1.673      ;
; -1.720 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.534     ; 1.673      ;
; -1.720 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.534     ; 1.673      ;
; -1.720 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.534     ; 1.673      ;
; -1.720 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.534     ; 1.673      ;
; -1.720 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.534     ; 1.673      ;
; -1.705 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.537     ; 1.655      ;
; -1.705 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.537     ; 1.655      ;
; -1.705 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.537     ; 1.655      ;
; -1.705 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.537     ; 1.655      ;
; -1.705 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.537     ; 1.655      ;
; -1.705 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.537     ; 1.655      ;
; -1.705 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.537     ; 1.655      ;
; -1.681 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.535     ; 1.633      ;
; -1.681 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.535     ; 1.633      ;
; -1.681 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.535     ; 1.633      ;
; -1.681 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.535     ; 1.633      ;
; -1.681 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.535     ; 1.633      ;
; -1.681 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.535     ; 1.633      ;
; -1.681 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.535     ; 1.633      ;
; -1.681 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.535     ; 1.633      ;
; -1.549 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txBuffer[0]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -1.199     ; 1.337      ;
; -1.549 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txBuffer[1]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -1.199     ; 1.337      ;
; -1.549 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txBuffer[2]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -1.199     ; 1.337      ;
; -1.549 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txBuffer[3]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -1.199     ; 1.337      ;
; -1.549 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txBuffer[4]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -1.199     ; 1.337      ;
; -1.549 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txBuffer[5]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -1.199     ; 1.337      ;
; -1.549 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txBuffer[6]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -1.199     ; 1.337      ;
; -1.516 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|txd                                                                                      ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.537     ; 1.466      ;
; -1.502 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|txBuffer[7]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.536     ; 1.453      ;
; -1.485 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io4|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.613      ; 2.585      ;
; -1.485 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.613      ; 2.585      ;
; -1.485 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.613      ; 2.585      ;
; -1.485 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.613      ; 2.585      ;
; -1.485 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.613      ; 2.585      ;
; -1.485 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.613      ; 2.585      ;
; -1.485 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.613      ; 2.585      ;
; -1.485 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.613      ; 2.585      ;
; -1.452 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io4|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.613      ; 2.552      ;
; -1.452 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.613      ; 2.552      ;
; -1.452 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.613      ; 2.552      ;
; -1.452 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.613      ; 2.552      ;
; -1.452 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.613      ; 2.552      ;
; -1.452 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.613      ; 2.552      ;
; -1.452 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.613      ; 2.552      ;
; -1.452 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.613      ; 2.552      ;
; -1.428 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|txd                                                                                      ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.538     ; 1.377      ;
; -1.419 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io4|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.613      ; 2.519      ;
; -1.419 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.613      ; 2.519      ;
; -1.419 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.613      ; 2.519      ;
; -1.419 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.613      ; 2.519      ;
; -1.419 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.613      ; 2.519      ;
; -1.419 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.613      ; 2.519      ;
; -1.419 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.613      ; 2.519      ;
; -1.419 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.613      ; 2.519      ;
; -1.416 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.578      ; 2.481      ;
; -1.416 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.578      ; 2.481      ;
; -1.416 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.578      ; 2.481      ;
; -1.416 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.578      ; 2.481      ;
; -1.416 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.578      ; 2.481      ;
; -1.416 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.578      ; 2.481      ;
; -1.416 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.578      ; 2.481      ;
; -1.416 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.578      ; 2.481      ;
; -1.414 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|txBuffer[7]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.537     ; 1.364      ;
; -1.401 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io4|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.578      ; 2.466      ;
; -1.401 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.578      ; 2.466      ;
; -1.401 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.578      ; 2.466      ;
; -1.401 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.578      ; 2.466      ;
; -1.401 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.578      ; 2.466      ;
; -1.401 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.578      ; 2.466      ;
; -1.401 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.578      ; 2.466      ;
; -1.401 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.578      ; 2.466      ;
; -1.380 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.789      ; 2.678      ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'BRG:brg3|baud_clk'                                                                                                                                                                                     ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                   ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; -1.777 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.276     ; 2.010      ;
; -1.776 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.278     ; 2.007      ;
; -1.776 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.278     ; 2.007      ;
; -1.728 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.452     ; 1.763      ;
; -1.728 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.452     ; 1.763      ;
; -1.728 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.452     ; 1.763      ;
; -1.728 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.452     ; 1.763      ;
; -1.728 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.452     ; 1.763      ;
; -1.728 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.452     ; 1.763      ;
; -1.728 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.452     ; 1.763      ;
; -1.728 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.452     ; 1.763      ;
; -1.684 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.277     ; 1.916      ;
; -1.683 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.279     ; 1.913      ;
; -1.683 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.279     ; 1.913      ;
; -1.657 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.458     ; 1.686      ;
; -1.657 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.458     ; 1.686      ;
; -1.657 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.458     ; 1.686      ;
; -1.657 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.458     ; 1.686      ;
; -1.657 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.458     ; 1.686      ;
; -1.657 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.458     ; 1.686      ;
; -1.657 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.458     ; 1.686      ;
; -1.635 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.453     ; 1.669      ;
; -1.635 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.453     ; 1.669      ;
; -1.635 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.453     ; 1.669      ;
; -1.635 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.453     ; 1.669      ;
; -1.635 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.453     ; 1.669      ;
; -1.635 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.453     ; 1.669      ;
; -1.635 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.453     ; 1.669      ;
; -1.635 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.453     ; 1.669      ;
; -1.610 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.455     ; 1.642      ;
; -1.610 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.455     ; 1.642      ;
; -1.610 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.455     ; 1.642      ;
; -1.610 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.455     ; 1.642      ;
; -1.610 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.455     ; 1.642      ;
; -1.610 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.455     ; 1.642      ;
; -1.564 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.459     ; 1.592      ;
; -1.564 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.459     ; 1.592      ;
; -1.564 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.459     ; 1.592      ;
; -1.564 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.459     ; 1.592      ;
; -1.564 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.459     ; 1.592      ;
; -1.564 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.459     ; 1.592      ;
; -1.564 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.459     ; 1.592      ;
; -1.517 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.456     ; 1.548      ;
; -1.517 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.456     ; 1.548      ;
; -1.517 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.456     ; 1.548      ;
; -1.517 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.456     ; 1.548      ;
; -1.517 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.456     ; 1.548      ;
; -1.517 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.456     ; 1.548      ;
; -1.513 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|txd                                                                                      ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.458     ; 1.542      ;
; -1.490 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io3|txBuffer[7]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.458     ; 1.519      ;
; -1.484 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txBuffer[0]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -1.081     ; 1.390      ;
; -1.484 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txBuffer[1]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -1.081     ; 1.390      ;
; -1.484 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txBuffer[2]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -1.081     ; 1.390      ;
; -1.484 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txBuffer[3]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -1.081     ; 1.390      ;
; -1.484 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txBuffer[4]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -1.081     ; 1.390      ;
; -1.484 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txBuffer[5]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -1.081     ; 1.390      ;
; -1.484 ; bufferedUART:io3|txByteWritten ; bufferedUART:io3|txBuffer[6]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 1.000        ; -1.081     ; 1.390      ;
; -1.471 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.869      ; 2.849      ;
; -1.471 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.869      ; 2.849      ;
; -1.470 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.871      ; 2.850      ;
; -1.442 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|txd                                                                                      ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.459     ; 1.470      ;
; -1.442 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.869      ; 2.820      ;
; -1.442 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.869      ; 2.820      ;
; -1.441 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.871      ; 2.821      ;
; -1.419 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io3|txBuffer[7]                                                                              ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; -0.459     ; 1.447      ;
; -1.323 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.505      ;
; -1.323 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.505      ;
; -1.323 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.505      ;
; -1.323 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.505      ;
; -1.323 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.505      ;
; -1.323 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.505      ;
; -1.323 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.505      ;
; -1.323 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.505      ;
; -1.299 ; T80s:cpu1|WR_n                 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.655      ; 2.463      ;
; -1.299 ; T80s:cpu1|WR_n                 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.655      ; 2.463      ;
; -1.298 ; T80s:cpu1|WR_n                 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.657      ; 2.464      ;
; -1.297 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.692      ; 2.476      ;
; -1.297 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.692      ; 2.476      ;
; -1.297 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.692      ; 2.476      ;
; -1.297 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.692      ; 2.476      ;
; -1.297 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.692      ; 2.476      ;
; -1.297 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io3|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.692      ; 2.476      ;
; -1.294 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io3|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.476      ;
; -1.294 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io3|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.476      ;
; -1.294 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io3|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.476      ;
; -1.294 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io3|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.476      ;
; -1.294 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io3|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.476      ;
; -1.294 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io3|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.476      ;
; -1.294 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io3|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.476      ;
; -1.294 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io3|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.476      ;
; -1.286 ; T80s:cpu1|T80:u0|A[2]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.869      ; 2.664      ;
; -1.286 ; T80s:cpu1|T80:u0|A[2]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.869      ; 2.664      ;
; -1.285 ; T80s:cpu1|T80:u0|A[2]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.871      ; 2.665      ;
; -1.280 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.834      ; 2.623      ;
; -1.280 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.834      ; 2.623      ;
; -1.279 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.836      ; 2.624      ;
; -1.268 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io3|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.692      ; 2.447      ;
; -1.268 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io3|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.692      ; 2.447      ;
; -1.268 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io3|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.692      ; 2.447      ;
; -1.268 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io3|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg3|baud_clk ; 0.500        ; 0.692      ; 2.447      ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 2.059      ;
; 48.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.827      ;
; 48.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 1.809      ;
; 48.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 1.754      ;
; 48.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 1.687      ;
; 48.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.673      ;
; 48.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 1.657      ;
; 48.887 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.565      ;
; 48.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.497      ;
; 48.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.481      ;
; 49.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 1.398      ;
; 49.080 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 1.378      ;
; 49.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 1.362      ;
; 49.266 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 1.192      ;
; 49.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.149      ;
; 49.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 1.141      ;
; 49.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.070      ;
; 49.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.050      ;
; 49.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 0.921      ;
; 97.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.418      ;
; 97.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.418      ;
; 97.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.418      ;
; 97.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.418      ;
; 97.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.418      ;
; 97.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.418      ;
; 97.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.418      ;
; 97.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.418      ;
; 97.636 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.181     ; 2.190      ;
; 97.669 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.181     ; 2.157      ;
; 97.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.214      ;
; 97.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.214      ;
; 97.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.214      ;
; 97.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.214      ;
; 97.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.214      ;
; 97.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.214      ;
; 97.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.214      ;
; 97.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.214      ;
; 97.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.197      ;
; 97.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.197      ;
; 97.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.197      ;
; 97.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.197      ;
; 97.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.197      ;
; 97.806 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.181     ; 2.020      ;
; 97.811 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.181     ; 2.015      ;
; 97.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.151      ;
; 97.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.151      ;
; 97.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.151      ;
; 97.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.151      ;
; 97.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.151      ;
; 97.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.151      ;
; 97.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.151      ;
; 97.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.151      ;
; 97.826 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.180     ; 2.001      ;
; 97.854 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.180     ; 1.973      ;
; 97.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.088      ;
; 97.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.088      ;
; 97.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.088      ;
; 97.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.088      ;
; 97.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.053      ;
; 97.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.053      ;
; 97.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.053      ;
; 97.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.053      ;
; 97.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.053      ;
; 97.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.053      ;
; 97.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.053      ;
; 97.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.053      ;
; 97.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.053      ;
; 97.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.053      ;
; 97.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.053      ;
; 97.985 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.180     ; 1.842      ;
; 97.987 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.180     ; 1.840      ;
; 98.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.950      ;
; 98.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.950      ;
; 98.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.950      ;
; 98.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.950      ;
; 98.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.950      ;
; 98.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.950      ;
; 98.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.950      ;
; 98.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.950      ;
; 98.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.935      ;
; 98.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.935      ;
; 98.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.935      ;
; 98.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.935      ;
; 98.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.935      ;
; 98.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.935      ;
; 98.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.935      ;
; 98.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.935      ;
; 98.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.904      ;
; 98.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.904      ;
; 98.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.904      ;
; 98.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.904      ;
; 98.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.904      ;
; 98.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.904      ;
; 98.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.904      ;
; 98.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.904      ;
; 98.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.904      ;
; 98.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.904      ;
; 98.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.904      ;
; 98.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.900      ;
; 98.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.900      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'T80s:cpu1|IORQ_n'                                                                                                                ;
+--------+-----------------------------+---------------------------------------+-------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                               ; Launch Clock      ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+---------------------------------------+-------------------+------------------+--------------+------------+------------+
; -0.185 ; T80s:cpu1|T80:u0|A[1]       ; sd_controller:sd1|address[26]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.497      ; 1.916      ;
; -0.185 ; T80s:cpu1|T80:u0|A[1]       ; sd_controller:sd1|address[30]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.497      ; 1.916      ;
; -0.185 ; T80s:cpu1|T80:u0|A[1]       ; sd_controller:sd1|address[28]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.497      ; 1.916      ;
; -0.185 ; T80s:cpu1|T80:u0|A[1]       ; sd_controller:sd1|address[31]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.497      ; 1.916      ;
; -0.176 ; T80s:cpu1|T80:u0|A[2]       ; sd_controller:sd1|address[26]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.497      ; 1.925      ;
; -0.176 ; T80s:cpu1|T80:u0|A[2]       ; sd_controller:sd1|address[30]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.497      ; 1.925      ;
; -0.176 ; T80s:cpu1|T80:u0|A[2]       ; sd_controller:sd1|address[28]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.497      ; 1.925      ;
; -0.176 ; T80s:cpu1|T80:u0|A[2]       ; sd_controller:sd1|address[31]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.497      ; 1.925      ;
; -0.171 ; T80s:cpu1|T80:u0|A[1]       ; sd_controller:sd1|address[29]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.505      ; 1.938      ;
; -0.171 ; T80s:cpu1|T80:u0|A[1]       ; sd_controller:sd1|address[25]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.505      ; 1.938      ;
; -0.171 ; T80s:cpu1|T80:u0|A[1]       ; sd_controller:sd1|address[27]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.505      ; 1.938      ;
; -0.162 ; T80s:cpu1|T80:u0|A[2]       ; sd_controller:sd1|address[29]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.505      ; 1.947      ;
; -0.162 ; T80s:cpu1|T80:u0|A[2]       ; sd_controller:sd1|address[25]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.505      ; 1.947      ;
; -0.162 ; T80s:cpu1|T80:u0|A[2]       ; sd_controller:sd1|address[27]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.505      ; 1.947      ;
; -0.150 ; T80s:cpu1|T80:u0|A[1]       ; sd_controller:sd1|address[24]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.509      ; 1.963      ;
; -0.087 ; T80s:cpu1|T80:u0|DO[2]      ; sd_controller:sd1|address[27]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.401      ; 0.918      ;
; -0.068 ; T80s:cpu1|T80:u0|DO[5]      ; sd_controller:sd1|address[5]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.408      ; 0.944      ;
; -0.066 ; T80s:cpu1|T80:u0|A[0]       ; sd_controller:sd1|address[26]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.497      ; 2.035      ;
; -0.066 ; T80s:cpu1|T80:u0|A[0]       ; sd_controller:sd1|address[30]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.497      ; 2.035      ;
; -0.066 ; T80s:cpu1|T80:u0|A[0]       ; sd_controller:sd1|address[28]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.497      ; 2.035      ;
; -0.066 ; T80s:cpu1|T80:u0|A[0]       ; sd_controller:sd1|address[31]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.497      ; 2.035      ;
; -0.063 ; T80s:cpu1|T80:u0|A[1]       ; sd_controller:sd1|address[12]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.508      ; 2.049      ;
; -0.063 ; T80s:cpu1|T80:u0|A[1]       ; sd_controller:sd1|address[13]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.508      ; 2.049      ;
; -0.063 ; T80s:cpu1|T80:u0|A[1]       ; sd_controller:sd1|address[9]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.508      ; 2.049      ;
; -0.063 ; T80s:cpu1|T80:u0|A[1]       ; sd_controller:sd1|address[10]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.508      ; 2.049      ;
; -0.056 ; T80s:cpu1|T80:u0|DO[6]      ; sd_controller:sd1|address[22]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.404      ; 0.952      ;
; -0.055 ; T80s:cpu1|T80:u0|DO[6]      ; sd_controller:sd1|address[14]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.404      ; 0.953      ;
; -0.055 ; T80s:cpu1|T80:u0|A[0]       ; sd_controller:sd1|address[29]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.505      ; 2.054      ;
; -0.055 ; T80s:cpu1|T80:u0|A[0]       ; sd_controller:sd1|address[25]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.505      ; 2.054      ;
; -0.055 ; T80s:cpu1|T80:u0|A[0]       ; sd_controller:sd1|address[27]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.505      ; 2.054      ;
; -0.054 ; T80s:cpu1|T80:u0|A[1]       ; sd_controller:sd1|address[8]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.509      ; 2.059      ;
; -0.052 ; T80s:cpu1|T80:u0|A[1]       ; sd_controller:sd1|address[14]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.508      ; 2.060      ;
; -0.052 ; T80s:cpu1|T80:u0|A[1]       ; sd_controller:sd1|address[15]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.508      ; 2.060      ;
; -0.052 ; T80s:cpu1|T80:u0|A[1]       ; sd_controller:sd1|address[11]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.508      ; 2.060      ;
; -0.041 ; T80s:cpu1|T80:u0|A[1]       ; sd_controller:sd1|address[16]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.509      ; 2.072      ;
; -0.032 ; T80s:cpu1|T80:u0|DO[3]      ; sd_controller:sd1|address[3]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.404      ; 0.976      ;
; -0.027 ; T80s:cpu1|T80:u0|DO[5]      ; sd_controller:sd1|din_latched[5]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.403      ; 0.980      ;
; -0.023 ; T80s:cpu1|T80:u0|A[0]       ; sd_controller:sd1|address[24]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.509      ; 2.090      ;
; -0.016 ; T80s:cpu1|T80:u0|DO[1]      ; sd_controller:sd1|address[1]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.407      ; 0.995      ;
; -0.013 ; T80s:cpu1|T80:u0|DO[3]      ; sd_controller:sd1|address[12]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.404      ; 0.995      ;
; -0.009 ; T80s:cpu1|T80:u0|DO[4]      ; sd_controller:sd1|address[4]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.408      ; 1.003      ;
; -0.009 ; T80s:cpu1|T80:u0|DO[6]      ; sd_controller:sd1|address[23]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.404      ; 0.999      ;
; -0.008 ; T80s:cpu1|T80:u0|DO[6]      ; sd_controller:sd1|address[15]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.404      ; 1.000      ;
; -0.008 ; T80s:cpu1|T80:u0|DO[3]      ; sd_controller:sd1|address[28]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.393      ; 0.989      ;
; -0.006 ; T80s:cpu1|T80:u0|A[0]       ; sd_controller:sd1|din_latched[4]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.503      ; 2.101      ;
; -0.006 ; T80s:cpu1|T80:u0|A[0]       ; sd_controller:sd1|din_latched[1]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.503      ; 2.101      ;
; -0.006 ; T80s:cpu1|T80:u0|A[0]       ; sd_controller:sd1|din_latched[0]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.503      ; 2.101      ;
; -0.006 ; T80s:cpu1|T80:u0|A[0]       ; sd_controller:sd1|din_latched[5]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.503      ; 2.101      ;
; -0.006 ; T80s:cpu1|T80:u0|A[0]       ; sd_controller:sd1|din_latched[7]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.503      ; 2.101      ;
; -0.006 ; T80s:cpu1|T80:u0|A[0]       ; sd_controller:sd1|din_latched[2]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.503      ; 2.101      ;
; -0.006 ; T80s:cpu1|T80:u0|A[0]       ; sd_controller:sd1|din_latched[3]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.503      ; 2.101      ;
; -0.006 ; T80s:cpu1|T80:u0|A[0]       ; sd_controller:sd1|din_latched[6]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.503      ; 2.101      ;
; -0.002 ; T80s:cpu1|T80:u0|DO[3]      ; sd_controller:sd1|din_latched[3]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.399      ; 1.001      ;
; 0.004  ; T80s:cpu1|T80:u0|DO[6]      ; sd_controller:sd1|din_latched[6]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.399      ; 1.007      ;
; 0.005  ; T80s:cpu1|T80:u0|A[1]       ; sd_controller:sd1|block_read          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.500      ; 2.109      ;
; 0.009  ; T80s:cpu1|T80:u0|A[0]       ; sd_controller:sd1|host_write_flag     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.503      ; 2.116      ;
; 0.010  ; T80s:cpu1|T80:u0|A[1]       ; sd_controller:sd1|din_latched[4]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.503      ; 2.117      ;
; 0.010  ; T80s:cpu1|T80:u0|A[1]       ; sd_controller:sd1|din_latched[1]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.503      ; 2.117      ;
; 0.010  ; T80s:cpu1|T80:u0|A[1]       ; sd_controller:sd1|din_latched[0]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.503      ; 2.117      ;
; 0.010  ; T80s:cpu1|T80:u0|A[1]       ; sd_controller:sd1|din_latched[5]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.503      ; 2.117      ;
; 0.010  ; T80s:cpu1|T80:u0|A[1]       ; sd_controller:sd1|din_latched[7]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.503      ; 2.117      ;
; 0.010  ; T80s:cpu1|T80:u0|A[1]       ; sd_controller:sd1|din_latched[2]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.503      ; 2.117      ;
; 0.010  ; T80s:cpu1|T80:u0|A[1]       ; sd_controller:sd1|din_latched[3]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.503      ; 2.117      ;
; 0.010  ; T80s:cpu1|T80:u0|A[1]       ; sd_controller:sd1|din_latched[6]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.503      ; 2.117      ;
; 0.011  ; T80s:cpu1|T80:u0|DO[4]      ; sd_controller:sd1|address[29]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.405      ; 1.020      ;
; 0.011  ; T80s:cpu1|T80:u0|A[0]       ; sd_controller:sd1|address[12]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.508      ; 2.123      ;
; 0.011  ; T80s:cpu1|T80:u0|A[0]       ; sd_controller:sd1|address[13]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.508      ; 2.123      ;
; 0.011  ; T80s:cpu1|T80:u0|A[0]       ; sd_controller:sd1|address[9]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.508      ; 2.123      ;
; 0.011  ; T80s:cpu1|T80:u0|A[0]       ; sd_controller:sd1|address[10]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.508      ; 2.123      ;
; 0.014  ; T80s:cpu1|T80:u0|DO[3]      ; sd_controller:sd1|address[20]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.404      ; 1.022      ;
; 0.014  ; T80s:cpu1|T80:u0|DO[6]      ; sd_controller:sd1|address[31]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.393      ; 1.011      ;
; 0.016  ; T80s:cpu1|T80:u0|DO[1]      ; sd_controller:sd1|din_latched[1]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.402      ; 1.022      ;
; 0.017  ; T80s:cpu1|T80:u0|A[2]       ; sd_controller:sd1|din_latched[4]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.503      ; 2.124      ;
; 0.017  ; T80s:cpu1|T80:u0|A[2]       ; sd_controller:sd1|din_latched[1]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.503      ; 2.124      ;
; 0.017  ; T80s:cpu1|T80:u0|A[2]       ; sd_controller:sd1|din_latched[0]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.503      ; 2.124      ;
; 0.017  ; T80s:cpu1|T80:u0|A[2]       ; sd_controller:sd1|din_latched[5]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.503      ; 2.124      ;
; 0.017  ; T80s:cpu1|T80:u0|A[2]       ; sd_controller:sd1|din_latched[7]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.503      ; 2.124      ;
; 0.017  ; T80s:cpu1|T80:u0|A[2]       ; sd_controller:sd1|din_latched[2]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.503      ; 2.124      ;
; 0.017  ; T80s:cpu1|T80:u0|A[2]       ; sd_controller:sd1|din_latched[3]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.503      ; 2.124      ;
; 0.017  ; T80s:cpu1|T80:u0|A[2]       ; sd_controller:sd1|din_latched[6]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.503      ; 2.124      ;
; 0.018  ; T80s:cpu1|T80:u0|DO[1]      ; sd_controller:sd1|address[17]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.407      ; 1.029      ;
; 0.019  ; T80s:cpu1|T80:u0|DO[5]      ; sd_controller:sd1|address[30]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.397      ; 1.020      ;
; 0.019  ; T80s:cpu1|T80:u0|DO[3]      ; sd_controller:sd1|address[11]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.404      ; 1.027      ;
; 0.020  ; T80s:cpu1|T80:u0|DO[0]      ; sd_controller:sd1|address[25]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.405      ; 1.029      ;
; 0.020  ; T80s:cpu1|T80:u0|A[2]       ; sd_controller:sd1|address[24]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.509      ; 2.133      ;
; 0.021  ; T80s:cpu1|T80:u0|DO[1]      ; sd_controller:sd1|address[18]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.407      ; 1.032      ;
; 0.022  ; T80s:cpu1|T80:u0|DO[1]      ; sd_controller:sd1|address[9]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.407      ; 1.033      ;
; 0.022  ; T80s:cpu1|T80:u0|A[0]       ; sd_controller:sd1|address[14]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.508      ; 2.134      ;
; 0.022  ; T80s:cpu1|T80:u0|A[0]       ; sd_controller:sd1|address[15]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.508      ; 2.134      ;
; 0.022  ; T80s:cpu1|T80:u0|A[0]       ; sd_controller:sd1|address[11]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.508      ; 2.134      ;
; 0.023  ; T80s:cpu1|T80:u0|A[0]       ; bufferedUART:io5|dataOut[0]           ; cpuClock          ; T80s:cpu1|IORQ_n ; 0.000        ; 2.385      ; 2.512      ;
; 0.024  ; T80s:cpu1|T80:u0|DO[3]      ; sd_controller:sd1|address[19]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.404      ; 1.032      ;
; 0.026  ; T80s:cpu1|T80:u0|A[1]       ; sd_controller:sd1|block_write         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.500      ; 2.130      ;
; 0.034  ; T80s:cpu1|T80:u0|DO[7]      ; sd_controller:sd1|din_latched[7]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.399      ; 1.037      ;
; 0.035  ; T80s:cpu1|T80:u0|DO[1]      ; sd_controller:sd1|address[26]         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.396      ; 1.035      ;
; 0.035  ; T80s:cpu1|T80:u0|A[2]       ; sd_controller:sd1|host_write_flag     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.503      ; 2.142      ;
; 0.038  ; bufferedUART:io5|txByteSent ; bufferedUART:io5|dataOut[7]           ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 1.751      ; 1.393      ;
; 0.038  ; T80s:cpu1|T80:u0|DO[7]      ; sd_controller:sd1|address[7]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.404      ; 1.046      ;
; 0.042  ; T80s:cpu1|T80:u0|A[0]       ; SBCTextDisplayRGB:io2|dispByteWritten ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.824      ; 1.470      ;
; 0.047  ; T80s:cpu1|T80:u0|DO[0]      ; sd_controller:sd1|address[0]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.408      ; 1.059      ;
+--------+-----------------------------+---------------------------------------+-------------------+------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'BRG:brg1|baud_clk'                                                                                                                                                                                               ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.139 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txd                                                                                      ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.564      ; 1.912      ;
; 0.175 ; bufferedUART:io1|rxCurrentByteBuffer[0] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.221      ; 0.500      ;
; 0.176 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxCurrentByteBuffer[7]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.563      ; 1.948      ;
; 0.176 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.563      ; 1.948      ;
; 0.176 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.563      ; 1.948      ;
; 0.176 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.563      ; 1.948      ;
; 0.176 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.563      ; 1.948      ;
; 0.176 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.563      ; 1.948      ;
; 0.176 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.563      ; 1.948      ;
; 0.176 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.563      ; 1.948      ;
; 0.185 ; bufferedUART:io1|txd                    ; bufferedUART:io1|txd                                                                                      ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|txState.stopBit        ; bufferedUART:io1|txState.stopBit                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txState.dataBit                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|rxState.stopBit        ; bufferedUART:io1|rxState.stopBit                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|rxState.dataBit        ; bufferedUART:io1|rxState.dataBit                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|rxBitCount[1]          ; bufferedUART:io1|rxBitCount[1]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|rxBitCount[2]          ; bufferedUART:io1|rxBitCount[2]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|rxBitCount[3]          ; bufferedUART:io1|rxBitCount[3]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; bufferedUART:io1|txBuffer[7]            ; bufferedUART:io1|txBuffer[7]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io1|txBitCount[2]          ; bufferedUART:io1|txBitCount[2]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io1|txBitCount[1]          ; bufferedUART:io1|txBitCount[1]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io1|txBitCount[0]          ; bufferedUART:io1|txBitCount[0]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io1|txBitCount[3]          ; bufferedUART:io1|txBitCount[3]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io1|txByteSent             ; bufferedUART:io1|txByteSent                                                                               ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io1|rxState.idle           ; bufferedUART:io1|rxState.idle                                                                             ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.192 ; bufferedUART:io1|rxBitCount[0]          ; bufferedUART:io1|rxBitCount[0]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.314      ;
; 0.195 ; bufferedUART:io1|rxCurrentByteBuffer[2] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.221      ; 0.520      ;
; 0.197 ; bufferedUART:io1|rxCurrentByteBuffer[1] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.221      ; 0.522      ;
; 0.199 ; bufferedUART:io1|rxCurrentByteBuffer[4] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.221      ; 0.524      ;
; 0.204 ; bufferedUART:io1|rxCurrentByteBuffer[1] ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.326      ;
; 0.204 ; bufferedUART:io1|rxCurrentByteBuffer[2] ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.326      ;
; 0.204 ; bufferedUART:io1|rxCurrentByteBuffer[3] ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.326      ;
; 0.210 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txBuffer[7]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.557      ; 1.976      ;
; 0.242 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txBuffer[0]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.552      ; 2.003      ;
; 0.242 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txBuffer[1]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.552      ; 2.003      ;
; 0.242 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txBuffer[2]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.552      ; 2.003      ;
; 0.242 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txBuffer[3]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.552      ; 2.003      ;
; 0.242 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txBuffer[4]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.552      ; 2.003      ;
; 0.242 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txBuffer[5]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.552      ; 2.003      ;
; 0.242 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txBuffer[6]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.552      ; 2.003      ;
; 0.248 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxInPointer[3]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.564      ; 2.021      ;
; 0.248 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxInPointer[0]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.564      ; 2.021      ;
; 0.248 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxInPointer[1]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.564      ; 2.021      ;
; 0.248 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxInPointer[2]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.564      ; 2.021      ;
; 0.248 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxInPointer[5]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.564      ; 2.021      ;
; 0.248 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxInPointer[4]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.564      ; 2.021      ;
; 0.252 ; bufferedUART:io1|txBuffer[2]            ; bufferedUART:io1|txBuffer[1]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; bufferedUART:io1|txBuffer[3]            ; bufferedUART:io1|txBuffer[2]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; bufferedUART:io1|txBuffer[1]            ; bufferedUART:io1|txBuffer[0]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; bufferedUART:io1|txBuffer[6]            ; bufferedUART:io1|txBuffer[5]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.376      ;
; 0.263 ; bufferedUART:io1|rxCurrentByteBuffer[6] ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.385      ;
; 0.265 ; bufferedUART:io1|rxCurrentByteBuffer[5] ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.387      ;
; 0.276 ; bufferedUART:io1|rxCurrentByteBuffer[4] ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.398      ;
; 0.286 ; bufferedUART:io1|rxState.dataBit        ; bufferedUART:io1|rxBitCount[1]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.408      ;
; 0.286 ; bufferedUART:io1|rxState.dataBit        ; bufferedUART:io1|rxBitCount[2]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.408      ;
; 0.286 ; bufferedUART:io1|rxState.dataBit        ; bufferedUART:io1|rxBitCount[3]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.408      ;
; 0.286 ; bufferedUART:io1|rxState.dataBit        ; bufferedUART:io1|rxBitCount[0]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.408      ;
; 0.287 ; bufferedUART:io1|rxClockCount[5]        ; bufferedUART:io1|rxClockCount[5]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.409      ;
; 0.295 ; bufferedUART:io1|txBuffer[4]            ; bufferedUART:io1|txBuffer[3]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.416      ;
; 0.297 ; bufferedUART:io1|txBuffer[5]            ; bufferedUART:io1|txBuffer[4]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; bufferedUART:io1|txClockCount[2]        ; bufferedUART:io1|txClockCount[2]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; bufferedUART:io1|txClockCount[1]        ; bufferedUART:io1|txClockCount[1]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.419      ;
; 0.299 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.734      ; 2.262      ;
; 0.303 ; bufferedUART:io1|txClockCount[4]        ; bufferedUART:io1|txClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; bufferedUART:io1|rxBitCount[1]          ; bufferedUART:io1|rxBitCount[2]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.425      ;
; 0.309 ; bufferedUART:io1|txClockCount[5]        ; bufferedUART:io1|txClockCount[5]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.431      ;
; 0.309 ; bufferedUART:io1|txClockCount[0]        ; bufferedUART:io1|txClockCount[0]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.431      ;
; 0.310 ; bufferedUART:io1|rxBitCount[0]          ; bufferedUART:io1|rxBitCount[1]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.432      ;
; 0.311 ; bufferedUART:io1|rxBitCount[0]          ; bufferedUART:io1|rxBitCount[2]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.433      ;
; 0.312 ; bufferedUART:io1|rxCurrentByteBuffer[5] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.221      ; 0.637      ;
; 0.312 ; bufferedUART:io1|rxClockCount[3]        ; bufferedUART:io1|rxClockCount[3]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.434      ;
; 0.315 ; bufferedUART:io1|rxInPointer[5]         ; bufferedUART:io1|rxInPointer[5]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.437      ;
; 0.319 ; bufferedUART:io1|rxInPointer[1]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.218      ; 0.641      ;
; 0.326 ; bufferedUART:io1|txState.idle           ; bufferedUART:io1|txByteSent                                                                               ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.447      ;
; 0.326 ; bufferedUART:io1|rxCurrentByteBuffer[6] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.221      ; 0.651      ;
; 0.326 ; bufferedUART:io1|rxCurrentByteBuffer[7] ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.448      ;
; 0.335 ; bufferedUART:io1|rxInPointer[3]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.218      ; 0.657      ;
; 0.338 ; bufferedUART:io1|txBitCount[0]          ; bufferedUART:io1|txBitCount[1]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.459      ;
; 0.340 ; bufferedUART:io1|rxInPointer[2]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.218      ; 0.662      ;
; 0.342 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.736      ; 2.307      ;
; 0.342 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.734      ; 2.305      ;
; 0.372 ; bufferedUART:io1|rxClockCount[4]        ; bufferedUART:io1|rxClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.494      ;
; 0.374 ; bufferedUART:io1|rxClockCount[2]        ; bufferedUART:io1|rxClockCount[2]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.496      ;
; 0.374 ; bufferedUART:io1|rxClockCount[1]        ; bufferedUART:io1|rxClockCount[1]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.496      ;
; 0.375 ; bufferedUART:io1|rxClockCount[0]        ; bufferedUART:io1|rxClockCount[0]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.497      ;
; 0.381 ; bufferedUART:io1|rxInPointer[3]         ; bufferedUART:io1|rxInPointer[3]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.503      ;
; 0.382 ; bufferedUART:io1|rxInPointer[4]         ; bufferedUART:io1|rxInPointer[4]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.504      ;
; 0.385 ; bufferedUART:io1|rxInPointer[1]         ; bufferedUART:io1|rxInPointer[1]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.507      ;
; 0.385 ; bufferedUART:io1|rxInPointer[2]         ; bufferedUART:io1|rxInPointer[2]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.507      ;
; 0.387 ; bufferedUART:io1|txBuffer[7]            ; bufferedUART:io1|txBuffer[6]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.042      ; 0.513      ;
; 0.398 ; bufferedUART:io1|txClockCount[3]        ; bufferedUART:io1|txClockCount[3]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.520      ;
; 0.400 ; bufferedUART:io1|rxInPointer[0]         ; bufferedUART:io1|rxInPointer[0]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.522      ;
; 0.417 ; bufferedUART:io1|rxCurrentByteBuffer[7] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.221      ; 0.742      ;
; 0.446 ; bufferedUART:io1|txClockCount[1]        ; bufferedUART:io1|txClockCount[2]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.568      ;
; 0.455 ; bufferedUART:io1|txClockCount[2]        ; bufferedUART:io1|txClockCount[3]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.577      ;
; 0.456 ; bufferedUART:io1|txClockCount[0]        ; bufferedUART:io1|txClockCount[1]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.578      ;
; 0.458 ; bufferedUART:io1|txClockCount[2]        ; bufferedUART:io1|txClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.580      ;
; 0.459 ; bufferedUART:io1|rxInPointer[0]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.218      ; 0.781      ;
; 0.459 ; bufferedUART:io1|txClockCount[0]        ; bufferedUART:io1|txClockCount[2]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.581      ;
; 0.461 ; bufferedUART:io1|txClockCount[4]        ; bufferedUART:io1|txClockCount[5]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.583      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'BRG:brg3|baud_clk'                                                                                                                                                                                               ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.148 ; bufferedUART:io3|rxCurrentByteBuffer[0] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.216      ; 0.468      ;
; 0.171 ; bufferedUART:io3|rxCurrentByteBuffer[5] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.216      ; 0.491      ;
; 0.172 ; bufferedUART:io3|rxCurrentByteBuffer[7] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.216      ; 0.492      ;
; 0.175 ; bufferedUART:io3|rxCurrentByteBuffer[1] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.216      ; 0.495      ;
; 0.176 ; bufferedUART:io3|rxCurrentByteBuffer[2] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.216      ; 0.496      ;
; 0.185 ; bufferedUART:io3|txd                    ; bufferedUART:io3|txd                                                                                      ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io3|txState.dataBit        ; bufferedUART:io3|txState.dataBit                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io3|txBitCount[3]          ; bufferedUART:io3|txBitCount[3]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io3|txBitCount[1]          ; bufferedUART:io3|txBitCount[1]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io3|txBitCount[0]          ; bufferedUART:io3|txBitCount[0]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io3|txBitCount[2]          ; bufferedUART:io3|txBitCount[2]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io3|txState.stopBit        ; bufferedUART:io3|txState.stopBit                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io3|txByteSent             ; bufferedUART:io3|txByteSent                                                                               ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; bufferedUART:io3|txBuffer[7]            ; bufferedUART:io3|txBuffer[7]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io3|rxState.stopBit        ; bufferedUART:io3|rxState.stopBit                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io3|rxState.idle           ; bufferedUART:io3|rxState.idle                                                                             ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io3|rxState.dataBit        ; bufferedUART:io3|rxState.dataBit                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io3|rxBitCount[3]          ; bufferedUART:io3|rxBitCount[3]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io3|rxBitCount[2]          ; bufferedUART:io3|rxBitCount[2]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io3|rxBitCount[1]          ; bufferedUART:io3|rxBitCount[1]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.188 ; bufferedUART:io3|rxCurrentByteBuffer[3] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.216      ; 0.508      ;
; 0.193 ; bufferedUART:io3|rxBitCount[0]          ; bufferedUART:io3|rxBitCount[0]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.314      ;
; 0.204 ; bufferedUART:io3|rxCurrentByteBuffer[3] ; bufferedUART:io3|rxCurrentByteBuffer[2]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; bufferedUART:io3|rxCurrentByteBuffer[7] ; bufferedUART:io3|rxCurrentByteBuffer[6]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; bufferedUART:io3|rxBitCount[1]          ; bufferedUART:io3|rxBitCount[2]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.325      ;
; 0.206 ; bufferedUART:io3|rxCurrentByteBuffer[2] ; bufferedUART:io3|rxCurrentByteBuffer[1]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; bufferedUART:io3|rxCurrentByteBuffer[5] ; bufferedUART:io3|rxCurrentByteBuffer[4]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.327      ;
; 0.235 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[0]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.412      ; 1.856      ;
; 0.235 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[1]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.412      ; 1.856      ;
; 0.235 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[2]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.412      ; 1.856      ;
; 0.235 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[3]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.412      ; 1.856      ;
; 0.235 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[4]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.412      ; 1.856      ;
; 0.235 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[5]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.412      ; 1.856      ;
; 0.235 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[6]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.412      ; 1.856      ;
; 0.248 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[7]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.411      ; 1.868      ;
; 0.251 ; bufferedUART:io3|txBuffer[1]            ; bufferedUART:io3|txBuffer[0]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.373      ;
; 0.252 ; bufferedUART:io3|txBuffer[6]            ; bufferedUART:io3|txBuffer[5]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.374      ;
; 0.253 ; bufferedUART:io3|txBuffer[2]            ; bufferedUART:io3|txBuffer[1]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.375      ;
; 0.253 ; bufferedUART:io3|txBuffer[3]            ; bufferedUART:io3|txBuffer[2]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.375      ;
; 0.254 ; bufferedUART:io3|txBuffer[4]            ; bufferedUART:io3|txBuffer[3]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.376      ;
; 0.255 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txd                                                                                      ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.412      ; 1.876      ;
; 0.264 ; bufferedUART:io3|rxCurrentByteBuffer[6] ; bufferedUART:io3|rxCurrentByteBuffer[5]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.385      ;
; 0.270 ; bufferedUART:io3|txBuffer[7]            ; bufferedUART:io3|txBuffer[6]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.392      ;
; 0.278 ; bufferedUART:io3|rxCurrentByteBuffer[1] ; bufferedUART:io3|rxCurrentByteBuffer[0]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.399      ;
; 0.280 ; bufferedUART:io3|rxCurrentByteBuffer[4] ; bufferedUART:io3|rxCurrentByteBuffer[3]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.401      ;
; 0.280 ; bufferedUART:io3|rxInPointer[5]         ; bufferedUART:io3|rxInPointer[5]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.402      ;
; 0.280 ; bufferedUART:io3|rxState.dataBit        ; bufferedUART:io3|rxBitCount[0]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.401      ;
; 0.281 ; bufferedUART:io3|rxState.dataBit        ; bufferedUART:io3|rxBitCount[3]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.402      ;
; 0.295 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.594      ; 2.118      ;
; 0.298 ; bufferedUART:io3|txBuffer[5]            ; bufferedUART:io3|txBuffer[4]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.420      ;
; 0.300 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxInPointer[3]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.415      ; 1.924      ;
; 0.300 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxInPointer[1]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.415      ; 1.924      ;
; 0.300 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxInPointer[0]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.415      ; 1.924      ;
; 0.300 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxInPointer[2]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.415      ; 1.924      ;
; 0.300 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxInPointer[4]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.415      ; 1.924      ;
; 0.300 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxInPointer[5]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.415      ; 1.924      ;
; 0.302 ; bufferedUART:io3|txClockCount[5]        ; bufferedUART:io3|txClockCount[5]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.424      ;
; 0.303 ; bufferedUART:io3|txClockCount[4]        ; bufferedUART:io3|txClockCount[4]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.425      ;
; 0.306 ; bufferedUART:io3|rxInPointer[2]         ; bufferedUART:io3|rxInPointer[2]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.428      ;
; 0.308 ; bufferedUART:io3|rxClockCount[0]        ; bufferedUART:io3|rxClockCount[0]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.429      ;
; 0.314 ; bufferedUART:io3|rxCurrentByteBuffer[4] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.216      ; 0.634      ;
; 0.319 ; bufferedUART:io3|rxClockCount[5]        ; bufferedUART:io3|rxClockCount[5]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.440      ;
; 0.319 ; bufferedUART:io3|rxClockCount[3]        ; bufferedUART:io3|rxClockCount[3]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.440      ;
; 0.328 ; bufferedUART:io3|rxInPointer[0]         ; bufferedUART:io3|rxInPointer[0]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.450      ;
; 0.329 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxCurrentByteBuffer[7]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.417      ; 1.955      ;
; 0.329 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxCurrentByteBuffer[6]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.417      ; 1.955      ;
; 0.329 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxCurrentByteBuffer[5]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.417      ; 1.955      ;
; 0.329 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxCurrentByteBuffer[4]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.417      ; 1.955      ;
; 0.329 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxCurrentByteBuffer[3]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.417      ; 1.955      ;
; 0.329 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxCurrentByteBuffer[2]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.417      ; 1.955      ;
; 0.329 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxCurrentByteBuffer[1]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.417      ; 1.955      ;
; 0.329 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxCurrentByteBuffer[0]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.417      ; 1.955      ;
; 0.338 ; bufferedUART:io3|txBitCount[0]          ; bufferedUART:io3|txBitCount[1]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.460      ;
; 0.341 ; bufferedUART:io3|rxInPointer[1]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.217      ; 0.662      ;
; 0.357 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.596      ; 2.182      ;
; 0.357 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.594      ; 2.180      ;
; 0.370 ; bufferedUART:io3|rxClockCount[1]        ; bufferedUART:io3|rxClockCount[1]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.491      ;
; 0.372 ; bufferedUART:io3|txClockCount[2]        ; bufferedUART:io3|txClockCount[2]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.494      ;
; 0.373 ; bufferedUART:io3|txClockCount[3]        ; bufferedUART:io3|txClockCount[3]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.495      ;
; 0.373 ; bufferedUART:io3|txClockCount[1]        ; bufferedUART:io3|txClockCount[1]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.495      ;
; 0.382 ; bufferedUART:io3|rxInPointer[4]         ; bufferedUART:io3|rxInPointer[4]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.504      ;
; 0.391 ; bufferedUART:io3|txClockCount[0]        ; bufferedUART:io3|txClockCount[0]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.513      ;
; 0.400 ; bufferedUART:io3|rxClockCount[4]        ; bufferedUART:io3|rxClockCount[4]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.521      ;
; 0.402 ; bufferedUART:io3|rxClockCount[2]        ; bufferedUART:io3|rxClockCount[2]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.523      ;
; 0.408 ; bufferedUART:io3|rxBitCount[0]          ; bufferedUART:io3|rxBitCount[1]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.529      ;
; 0.421 ; bufferedUART:io3|rxBitCount[3]          ; bufferedUART:io3|rxState.stopBit                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.542      ;
; 0.427 ; bufferedUART:io3|rxBitCount[3]          ; bufferedUART:io3|rxState.dataBit                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.548      ;
; 0.444 ; bufferedUART:io3|rxInPointer[2]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.217      ; 0.765      ;
; 0.448 ; bufferedUART:io3|rxInPointer[3]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.217      ; 0.769      ;
; 0.455 ; bufferedUART:io3|rxInPointer[0]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.217      ; 0.776      ;
; 0.457 ; bufferedUART:io3|rxClockCount[0]        ; bufferedUART:io3|rxClockCount[1]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.578      ;
; 0.460 ; bufferedUART:io3|rxClockCount[0]        ; bufferedUART:io3|rxClockCount[2]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; bufferedUART:io3|txClockCount[4]        ; bufferedUART:io3|txClockCount[5]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.583      ;
; 0.464 ; bufferedUART:io3|rxInPointer[2]         ; bufferedUART:io3|rxInPointer[3]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.586      ;
; 0.467 ; bufferedUART:io3|rxInPointer[2]         ; bufferedUART:io3|rxInPointer[4]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.589      ;
; 0.468 ; bufferedUART:io3|rxClockCount[3]        ; bufferedUART:io3|rxClockCount[4]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.589      ;
; 0.469 ; bufferedUART:io3|rxCurrentByteBuffer[6] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.216      ; 0.789      ;
; 0.475 ; bufferedUART:io3|rxInPointer[0]         ; bufferedUART:io3|rxInPointer[1]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.597      ;
; 0.478 ; bufferedUART:io3|rxInPointer[0]         ; bufferedUART:io3|rxInPointer[2]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.600      ;
; 0.491 ; bufferedUART:io3|rxInPointer[3]         ; bufferedUART:io3|rxInPointer[3]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.613      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'BRG:brg2|baud_clk'                                                                                                                                                                                               ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.151 ; bufferedUART:io5|rxCurrentByteBuffer[0] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.216      ; 0.471      ;
; 0.151 ; bufferedUART:io5|rxCurrentByteBuffer[4] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.216      ; 0.471      ;
; 0.160 ; bufferedUART:io5|rxCurrentByteBuffer[1] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.216      ; 0.480      ;
; 0.165 ; bufferedUART:io5|rxCurrentByteBuffer[3] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.216      ; 0.485      ;
; 0.170 ; bufferedUART:io5|rxCurrentByteBuffer[7] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.216      ; 0.490      ;
; 0.177 ; bufferedUART:io5|rxCurrentByteBuffer[6] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.216      ; 0.497      ;
; 0.185 ; bufferedUART:io5|txd                    ; bufferedUART:io5|txd                                                                                      ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io5|txBuffer[7]            ; bufferedUART:io5|txBuffer[7]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txState.dataBit                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io5|txBitCount[2]          ; bufferedUART:io5|txBitCount[2]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io5|txBitCount[1]          ; bufferedUART:io5|txBitCount[1]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io5|txBitCount[0]          ; bufferedUART:io5|txBitCount[0]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io5|txBitCount[3]          ; bufferedUART:io5|txBitCount[3]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io5|txState.stopBit        ; bufferedUART:io5|txState.stopBit                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io5|txByteSent             ; bufferedUART:io5|txByteSent                                                                               ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io5|rxState.stopBit        ; bufferedUART:io5|rxState.stopBit                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io5|rxState.dataBit        ; bufferedUART:io5|rxState.dataBit                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io5|rxState.idle           ; bufferedUART:io5|rxState.idle                                                                             ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io5|rxBitCount[2]          ; bufferedUART:io5|rxBitCount[2]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io5|rxBitCount[1]          ; bufferedUART:io5|rxBitCount[1]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io5|rxBitCount[3]          ; bufferedUART:io5|rxBitCount[3]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.187 ; bufferedUART:io5|rxCurrentByteBuffer[2] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.216      ; 0.507      ;
; 0.187 ; bufferedUART:io5|rxCurrentByteBuffer[5] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.216      ; 0.507      ;
; 0.192 ; bufferedUART:io5|rxBitCount[0]          ; bufferedUART:io5|rxBitCount[0]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.314      ;
; 0.197 ; bufferedUART:io5|rxInPointer[3]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.217      ; 0.518      ;
; 0.203 ; bufferedUART:io5|rxCurrentByteBuffer[2] ; bufferedUART:io5|rxCurrentByteBuffer[1]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.325      ;
; 0.203 ; bufferedUART:io5|rxCurrentByteBuffer[3] ; bufferedUART:io5|rxCurrentByteBuffer[2]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.325      ;
; 0.203 ; bufferedUART:io5|rxCurrentByteBuffer[7] ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.325      ;
; 0.251 ; bufferedUART:io5|txBuffer[1]            ; bufferedUART:io5|txBuffer[0]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.373      ;
; 0.251 ; bufferedUART:io5|txBuffer[2]            ; bufferedUART:io5|txBuffer[1]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.373      ;
; 0.251 ; bufferedUART:io5|txBuffer[4]            ; bufferedUART:io5|txBuffer[3]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.373      ;
; 0.252 ; bufferedUART:io5|txBuffer[3]            ; bufferedUART:io5|txBuffer[2]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.374      ;
; 0.252 ; bufferedUART:io5|txBuffer[6]            ; bufferedUART:io5|txBuffer[5]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.374      ;
; 0.259 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txd                                                                                      ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.314      ; 1.782      ;
; 0.262 ; bufferedUART:io5|rxCurrentByteBuffer[1] ; bufferedUART:io5|rxCurrentByteBuffer[0]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.384      ;
; 0.264 ; bufferedUART:io5|rxCurrentByteBuffer[6] ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.386      ;
; 0.274 ; bufferedUART:io5|rxClockCount[5]        ; bufferedUART:io5|rxClockCount[5]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.396      ;
; 0.279 ; bufferedUART:io5|rxInPointer[5]         ; bufferedUART:io5|rxInPointer[5]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.401      ;
; 0.284 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|rxCurrentByteBuffer[3]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.315      ; 1.808      ;
; 0.284 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|rxCurrentByteBuffer[2]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.315      ; 1.808      ;
; 0.284 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|rxCurrentByteBuffer[1]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.315      ; 1.808      ;
; 0.284 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|rxCurrentByteBuffer[0]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.315      ; 1.808      ;
; 0.288 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[0]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.314      ; 1.811      ;
; 0.288 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[1]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.314      ; 1.811      ;
; 0.288 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[2]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.314      ; 1.811      ;
; 0.288 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[3]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.314      ; 1.811      ;
; 0.288 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[4]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.314      ; 1.811      ;
; 0.288 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[5]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.314      ; 1.811      ;
; 0.288 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[6]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.314      ; 1.811      ;
; 0.290 ; bufferedUART:io5|rxInPointer[1]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.217      ; 0.611      ;
; 0.294 ; bufferedUART:io5|txBuffer[5]            ; bufferedUART:io5|txBuffer[4]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.416      ;
; 0.296 ; bufferedUART:io5|rxBitCount[1]          ; bufferedUART:io5|rxBitCount[2]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.418      ;
; 0.297 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[7]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.313      ; 1.819      ;
; 0.297 ; bufferedUART:io5|txClockCount[3]        ; bufferedUART:io5|txClockCount[3]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.419      ;
; 0.298 ; bufferedUART:io5|txClockCount[2]        ; bufferedUART:io5|txClockCount[2]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; bufferedUART:io5|txClockCount[1]        ; bufferedUART:io5|txClockCount[1]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; bufferedUART:io5|rxClockCount[2]        ; bufferedUART:io5|rxClockCount[2]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.420      ;
; 0.301 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|rxInPointer[1]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.312      ; 1.822      ;
; 0.301 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|rxInPointer[4]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.312      ; 1.822      ;
; 0.301 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|rxInPointer[0]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.312      ; 1.822      ;
; 0.301 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|rxInPointer[2]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.312      ; 1.822      ;
; 0.301 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|rxInPointer[3]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.312      ; 1.822      ;
; 0.301 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|rxInPointer[5]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.312      ; 1.822      ;
; 0.301 ; bufferedUART:io5|txClockCount[5]        ; bufferedUART:io5|txClockCount[5]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.423      ;
; 0.303 ; bufferedUART:io5|txClockCount[4]        ; bufferedUART:io5|txClockCount[4]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.425      ;
; 0.305 ; bufferedUART:io5|rxClockCount[3]        ; bufferedUART:io5|rxClockCount[3]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; bufferedUART:io5|rxBitCount[0]          ; bufferedUART:io5|rxBitCount[2]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.427      ;
; 0.306 ; bufferedUART:io5|rxBitCount[0]          ; bufferedUART:io5|rxBitCount[1]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.428      ;
; 0.309 ; bufferedUART:io5|rxClockCount[0]        ; bufferedUART:io5|rxClockCount[0]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.431      ;
; 0.310 ; bufferedUART:io5|rxInPointer[2]         ; bufferedUART:io5|rxInPointer[2]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.432      ;
; 0.311 ; bufferedUART:io5|rxState.dataBit        ; bufferedUART:io5|rxBitCount[1]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.433      ;
; 0.316 ; bufferedUART:io5|txClockCount[0]        ; bufferedUART:io5|txClockCount[0]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.438      ;
; 0.316 ; bufferedUART:io5|rxState.dataBit        ; bufferedUART:io5|rxBitCount[3]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.438      ;
; 0.317 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.491      ; 2.037      ;
; 0.321 ; bufferedUART:io5|rxInPointer[0]         ; bufferedUART:io5|rxInPointer[0]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.443      ;
; 0.321 ; bufferedUART:io5|rxInPointer[3]         ; bufferedUART:io5|rxInPointer[3]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.443      ;
; 0.330 ; bufferedUART:io5|rxCurrentByteBuffer[5] ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.452      ;
; 0.330 ; bufferedUART:io5|txState.idle           ; bufferedUART:io5|txByteSent                                                                               ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.452      ;
; 0.343 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.493      ; 2.065      ;
; 0.343 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.491      ; 2.063      ;
; 0.348 ; bufferedUART:io5|rxBitCount[2]          ; bufferedUART:io5|rxBitCount[3]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.470      ;
; 0.371 ; bufferedUART:io5|rxClockCount[1]        ; bufferedUART:io5|rxClockCount[1]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.493      ;
; 0.373 ; bufferedUART:io5|rxClockCount[4]        ; bufferedUART:io5|rxClockCount[4]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.495      ;
; 0.374 ; bufferedUART:io5|rxInPointer[4]         ; bufferedUART:io5|rxInPointer[4]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.496      ;
; 0.380 ; bufferedUART:io5|rxInPointer[1]         ; bufferedUART:io5|rxInPointer[1]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.502      ;
; 0.380 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBuffer[4]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.502      ;
; 0.387 ; bufferedUART:io5|rxState.dataBit        ; bufferedUART:io5|rxBitCount[2]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.509      ;
; 0.390 ; bufferedUART:io5|rxState.dataBit        ; bufferedUART:io5|rxBitCount[0]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.512      ;
; 0.406 ; bufferedUART:io5|txBitCount[0]          ; bufferedUART:io5|txBitCount[1]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.528      ;
; 0.407 ; bufferedUART:io5|rxCurrentByteBuffer[4] ; bufferedUART:io5|rxCurrentByteBuffer[3]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.529      ;
; 0.414 ; bufferedUART:io5|rxBitCount[0]          ; bufferedUART:io5|rxBitCount[3]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.536      ;
; 0.416 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBitCount[3]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.537      ;
; 0.421 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBitCount[2]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.542      ;
; 0.427 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBitCount[0]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.548      ;
; 0.428 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBitCount[1]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.549      ;
; 0.435 ; bufferedUART:io5|rxInPointer[0]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.217      ; 0.756      ;
; 0.437 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|rxCurrentByteBuffer[7]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.315      ; 1.961      ;
; 0.437 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.315      ; 1.961      ;
; 0.437 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.315      ; 1.961      ;
; 0.437 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.315      ; 1.961      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'BRG:brg4|baud_clk'                                                                                                                                                                                               ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.171 ; bufferedUART:io4|rxCurrentByteBuffer[5] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.218      ; 0.493      ;
; 0.178 ; bufferedUART:io4|rxCurrentByteBuffer[2] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.218      ; 0.500      ;
; 0.185 ; bufferedUART:io4|txd                    ; bufferedUART:io4|txd                                                                                      ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io4|txState.stopBit        ; bufferedUART:io4|txState.stopBit                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io4|txState.dataBit        ; bufferedUART:io4|txState.dataBit                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io4|rxState.dataBit        ; bufferedUART:io4|rxState.dataBit                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io4|rxBitCount[3]          ; bufferedUART:io4|rxBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io4|rxBitCount[1]          ; bufferedUART:io4|rxBitCount[1]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io4|rxBitCount[2]          ; bufferedUART:io4|rxBitCount[2]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io4|rxState.stopBit        ; bufferedUART:io4|rxState.stopBit                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io4|rxState.idle           ; bufferedUART:io4|rxState.idle                                                                             ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; bufferedUART:io4|txBuffer[7]            ; bufferedUART:io4|txBuffer[7]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io4|txBitCount[1]          ; bufferedUART:io4|txBitCount[1]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io4|txBitCount[0]          ; bufferedUART:io4|txBitCount[0]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io4|txBitCount[2]          ; bufferedUART:io4|txBitCount[2]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io4|txBitCount[3]          ; bufferedUART:io4|txBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io4|txByteSent             ; bufferedUART:io4|txByteSent                                                                               ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.192 ; bufferedUART:io4|rxBitCount[0]          ; bufferedUART:io4|rxBitCount[0]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.314      ;
; 0.196 ; bufferedUART:io4|rxCurrentByteBuffer[4] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.218      ; 0.518      ;
; 0.206 ; bufferedUART:io4|rxCurrentByteBuffer[5] ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.327      ;
; 0.219 ; bufferedUART:io4|rxState.dataBit        ; bufferedUART:io4|rxBitCount[0]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.341      ;
; 0.223 ; bufferedUART:io4|rxState.dataBit        ; bufferedUART:io4|rxBitCount[1]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.345      ;
; 0.223 ; bufferedUART:io4|rxState.dataBit        ; bufferedUART:io4|rxBitCount[2]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.345      ;
; 0.251 ; bufferedUART:io4|txBuffer[3]            ; bufferedUART:io4|txBuffer[2]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.373      ;
; 0.252 ; bufferedUART:io4|txBuffer[1]            ; bufferedUART:io4|txBuffer[0]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.374      ;
; 0.254 ; bufferedUART:io4|txBuffer[2]            ; bufferedUART:io4|txBuffer[1]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.376      ;
; 0.265 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|txBuffer[7]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.330      ; 1.804      ;
; 0.265 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|txd                                                                                      ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.330      ; 1.804      ;
; 0.277 ; bufferedUART:io4|rxCurrentByteBuffer[6] ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; bufferedUART:io4|rxCurrentByteBuffer[7] ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.398      ;
; 0.279 ; bufferedUART:io4|rxCurrentByteBuffer[3] ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.400      ;
; 0.284 ; bufferedUART:io4|rxCurrentByteBuffer[0] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.218      ; 0.606      ;
; 0.290 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.511      ; 2.030      ;
; 0.293 ; bufferedUART:io4|txBuffer[4]            ; bufferedUART:io4|txBuffer[3]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.415      ;
; 0.294 ; bufferedUART:io4|txBuffer[5]            ; bufferedUART:io4|txBuffer[4]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.416      ;
; 0.297 ; bufferedUART:io4|txBuffer[6]            ; bufferedUART:io4|txBuffer[5]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; bufferedUART:io4|rxClockCount[2]        ; bufferedUART:io4|rxClockCount[2]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; bufferedUART:io4|rxBitCount[1]          ; bufferedUART:io4|rxBitCount[2]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.419      ;
; 0.298 ; bufferedUART:io4|txClockCount[2]        ; bufferedUART:io4|txClockCount[2]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; bufferedUART:io4|rxClockCount[1]        ; bufferedUART:io4|rxClockCount[1]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; bufferedUART:io4|rxClockCount[4]        ; bufferedUART:io4|rxClockCount[4]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.420      ;
; 0.301 ; bufferedUART:io4|txClockCount[5]        ; bufferedUART:io4|txClockCount[5]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.423      ;
; 0.304 ; bufferedUART:io4|rxBitCount[0]          ; bufferedUART:io4|rxBitCount[1]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; bufferedUART:io4|rxBitCount[0]          ; bufferedUART:io4|rxBitCount[2]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.426      ;
; 0.306 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.513      ; 2.048      ;
; 0.306 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.511      ; 2.046      ;
; 0.308 ; bufferedUART:io4|rxCurrentByteBuffer[3] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.218      ; 0.630      ;
; 0.308 ; bufferedUART:io4|rxInPointer[5]         ; bufferedUART:io4|rxInPointer[5]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; bufferedUART:io4|rxInPointer[3]         ; bufferedUART:io4|rxInPointer[3]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; bufferedUART:io4|rxClockCount[0]        ; bufferedUART:io4|rxClockCount[0]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.430      ;
; 0.311 ; bufferedUART:io4|txClockCount[4]        ; bufferedUART:io4|txClockCount[4]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.433      ;
; 0.311 ; bufferedUART:io4|rxInPointer[4]         ; bufferedUART:io4|rxInPointer[4]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.432      ;
; 0.315 ; bufferedUART:io4|rxClockCount[3]        ; bufferedUART:io4|rxClockCount[3]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; bufferedUART:io4|rxClockCount[5]        ; bufferedUART:io4|rxClockCount[5]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.436      ;
; 0.322 ; bufferedUART:io4|rxInPointer[2]         ; bufferedUART:io4|rxInPointer[2]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.443      ;
; 0.324 ; bufferedUART:io4|rxState.dataBit        ; bufferedUART:io4|rxBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.446      ;
; 0.326 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|rxInPointer[4]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.333      ; 1.868      ;
; 0.326 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|rxInPointer[5]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.333      ; 1.868      ;
; 0.326 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|rxInPointer[0]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.333      ; 1.868      ;
; 0.326 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|rxInPointer[1]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.333      ; 1.868      ;
; 0.326 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|rxInPointer[2]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.333      ; 1.868      ;
; 0.326 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|rxInPointer[3]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.333      ; 1.868      ;
; 0.331 ; bufferedUART:io4|rxCurrentByteBuffer[6] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.218      ; 0.653      ;
; 0.331 ; bufferedUART:io4|rxInPointer[0]         ; bufferedUART:io4|rxInPointer[0]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.452      ;
; 0.333 ; bufferedUART:io4|rxCurrentByteBuffer[1] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.218      ; 0.655      ;
; 0.337 ; bufferedUART:io4|rxInPointer[0]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.215      ; 0.656      ;
; 0.339 ; bufferedUART:io4|rxCurrentByteBuffer[1] ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.460      ;
; 0.340 ; bufferedUART:io4|txBitCount[0]          ; bufferedUART:io4|txBitCount[1]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.461      ;
; 0.341 ; bufferedUART:io4|rxCurrentByteBuffer[7] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.218      ; 0.663      ;
; 0.344 ; bufferedUART:io4|rxInPointer[2]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.215      ; 0.663      ;
; 0.347 ; bufferedUART:io4|rxCurrentByteBuffer[4] ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.468      ;
; 0.351 ; bufferedUART:io4|txState.idle           ; bufferedUART:io4|txByteSent                                                                               ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.472      ;
; 0.354 ; bufferedUART:io4|txBitCount[2]          ; bufferedUART:io4|txBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.475      ;
; 0.359 ; bufferedUART:io4|rxBitCount[2]          ; bufferedUART:io4|rxBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.481      ;
; 0.363 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|txBuffer[0]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.331      ; 1.903      ;
; 0.363 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|txBuffer[1]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.331      ; 1.903      ;
; 0.363 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|txBuffer[2]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.331      ; 1.903      ;
; 0.363 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|txBuffer[3]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.331      ; 1.903      ;
; 0.363 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|txBuffer[4]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.331      ; 1.903      ;
; 0.363 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|txBuffer[5]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.331      ; 1.903      ;
; 0.363 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|txBuffer[6]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.331      ; 1.903      ;
; 0.366 ; bufferedUART:io4|txClockCount[1]        ; bufferedUART:io4|txClockCount[1]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.488      ;
; 0.372 ; bufferedUART:io4|txClockCount[3]        ; bufferedUART:io4|txClockCount[3]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.494      ;
; 0.381 ; bufferedUART:io4|txClockCount[0]        ; bufferedUART:io4|txClockCount[0]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.503      ;
; 0.389 ; bufferedUART:io4|rxInPointer[1]         ; bufferedUART:io4|rxInPointer[1]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.510      ;
; 0.404 ; bufferedUART:io4|txState.dataBit        ; bufferedUART:io4|txBitCount[0]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.526      ;
; 0.416 ; bufferedUART:io4|txBitCount[1]          ; bufferedUART:io4|txBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.537      ;
; 0.425 ; bufferedUART:io4|rxBitCount[0]          ; bufferedUART:io4|rxBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.547      ;
; 0.429 ; bufferedUART:io4|txState.idle           ; bufferedUART:io4|txBuffer[7]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.550      ;
; 0.431 ; bufferedUART:io4|txState.dataBit        ; bufferedUART:io4|txBuffer[5]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.039      ; 0.554      ;
; 0.432 ; bufferedUART:io4|txState.dataBit        ; bufferedUART:io4|txBuffer[4]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.039      ; 0.555      ;
; 0.435 ; bufferedUART:io4|rxCurrentByteBuffer[2] ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.556      ;
; 0.447 ; bufferedUART:io4|rxClockCount[1]        ; bufferedUART:io4|rxClockCount[2]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.568      ;
; 0.455 ; bufferedUART:io4|rxClockCount[2]        ; bufferedUART:io4|rxClockCount[3]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; bufferedUART:io4|rxClockCount[0]        ; bufferedUART:io4|rxClockCount[1]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; bufferedUART:io4|txClockCount[2]        ; bufferedUART:io4|txClockCount[3]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.578      ;
; 0.457 ; bufferedUART:io4|rxClockCount[4]        ; bufferedUART:io4|rxClockCount[5]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; bufferedUART:io4|rxClockCount[2]        ; bufferedUART:io4|rxClockCount[4]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; bufferedUART:io4|rxInPointer[3]         ; bufferedUART:io4|rxInPointer[4]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; bufferedUART:io4|txClockCount[2]        ; bufferedUART:io4|txClockCount[4]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.581      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                             ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                             ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                             ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                             ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.323      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.208 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                             ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                             ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.219 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                             ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.339      ;
; 0.220 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.507      ;
; 0.223 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_datain_reg0                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.511      ;
; 0.223 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.510      ;
; 0.230 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.517      ;
; 0.231 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.179      ; 0.514      ;
; 0.234 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.179      ; 0.517      ;
; 0.235 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.179      ; 0.518      ;
; 0.237 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.179      ; 0.520      ;
; 0.238 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                                       ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.522      ;
; 0.239 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.179      ; 0.522      ;
; 0.240 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.527      ;
; 0.240 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.179      ; 0.523      ;
; 0.241 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.179      ; 0.524      ;
; 0.242 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.179      ; 0.525      ;
; 0.244 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.179      ; 0.527      ;
; 0.248 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                                       ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.179      ; 0.531      ;
; 0.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.374      ;
; 0.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.378      ;
; 0.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.380      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.381      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.391      ;
; 0.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.393      ;
; 0.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.396      ;
; 0.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.396      ;
; 0.279 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.399      ;
; 0.282 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                                       ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.402      ;
; 0.283 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.403      ;
; 0.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.404      ;
; 0.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.405      ;
; 0.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.405      ;
; 0.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.415      ;
; 0.298 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_datain_reg0                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.586      ;
; 0.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.422      ;
; 0.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.422      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cpuClock'                                                                                                        ;
+-------+-------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; T80s:cpu1|T80:u0|TState[0]    ; T80s:cpu1|T80:u0|TState[0]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; T80s:cpu1|T80:u0|TState[1]    ; T80s:cpu1|T80:u0|TState[1]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; T80s:cpu1|T80:u0|Halt_FF      ; T80s:cpu1|T80:u0|Halt_FF       ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; T80s:cpu1|T80:u0|PC[0]        ; T80s:cpu1|T80:u0|PC[0]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; T80s:cpu1|T80:u0|TState[2]    ; T80s:cpu1|T80:u0|TState[2]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; T80s:cpu1|T80:u0|IntE_FF2     ; T80s:cpu1|T80:u0|IntE_FF2      ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; T80s:cpu1|T80:u0|IntE_FF1     ; T80s:cpu1|T80:u0|IntE_FF1      ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; T80s:cpu1|T80:u0|Alternate    ; T80s:cpu1|T80:u0|Alternate     ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; T80s:cpu1|T80:u0|XY_Ind       ; T80s:cpu1|T80:u0|XY_Ind        ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; T80s:cpu1|T80:u0|R[7]         ; T80s:cpu1|T80:u0|R[7]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; T80s:cpu1|T80:u0|MCycle[0]    ; T80s:cpu1|T80:u0|MCycle[0]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T80s:cpu1|T80:u0|IntCycle     ; T80s:cpu1|T80:u0|IntCycle      ; cpuClock     ; cpuClock    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T80s:cpu1|T80:u0|BTR_r        ; T80s:cpu1|T80:u0|BTR_r         ; cpuClock     ; cpuClock    ; 0.000        ; 0.036      ; 0.307      ;
; 0.205 ; T80s:cpu1|T80:u0|ACC[7]       ; T80s:cpu1|T80:u0|Ap[7]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.326      ;
; 0.209 ; T80s:cpu1|T80:u0|ACC[0]       ; T80s:cpu1|T80:u0|Ap[0]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.330      ;
; 0.209 ; T80s:cpu1|T80:u0|ACC[1]       ; T80s:cpu1|T80:u0|Ap[1]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.330      ;
; 0.211 ; T80s:cpu1|T80:u0|ACC[6]       ; T80s:cpu1|T80:u0|Ap[6]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.332      ;
; 0.252 ; T80s:cpu1|T80:u0|Ap[4]        ; T80s:cpu1|T80:u0|ACC[4]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.373      ;
; 0.254 ; T80s:cpu1|T80:u0|Ap[6]        ; T80s:cpu1|T80:u0|ACC[6]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.375      ;
; 0.265 ; T80s:cpu1|T80:u0|R[6]         ; T80s:cpu1|T80:u0|R[6]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.386      ;
; 0.272 ; T80s:cpu1|T80:u0|Auto_Wait_t1 ; T80s:cpu1|T80:u0|Auto_Wait_t2  ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.393      ;
; 0.276 ; T80s:cpu1|T80:u0|I[5]         ; T80s:cpu1|T80:u0|A[13]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.397      ;
; 0.278 ; T80s:cpu1|T80:u0|ACC[4]       ; T80s:cpu1|T80:u0|Ap[4]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.399      ;
; 0.278 ; T80s:cpu1|T80:u0|F[5]         ; T80s:cpu1|T80:u0|Fp[5]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.399      ;
; 0.279 ; T80s:cpu1|T80:u0|Alternate    ; T80s:cpu1|T80:u0|RegAddrB_r[2] ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; T80s:cpu1|T80:u0|F[3]         ; T80s:cpu1|T80:u0|Fp[3]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.400      ;
; 0.281 ; T80s:cpu1|T80:u0|Alternate    ; T80s:cpu1|T80:u0|RegAddrC[2]   ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.402      ;
; 0.281 ; T80s:cpu1|T80:u0|ACC[5]       ; T80s:cpu1|T80:u0|Ap[5]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.402      ;
; 0.282 ; T80s:cpu1|T80:u0|ACC[3]       ; T80s:cpu1|T80:u0|Ap[3]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.403      ;
; 0.283 ; T80s:cpu1|T80:u0|ACC[2]       ; T80s:cpu1|T80:u0|Ap[2]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.404      ;
; 0.285 ; T80s:cpu1|T80:u0|ACC[2]       ; T80s:cpu1|T80:u0|I[2]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.036      ; 0.405      ;
; 0.293 ; T80s:cpu1|T80:u0|ACC[1]       ; T80s:cpu1|T80:u0|I[1]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; T80s:cpu1|T80:u0|Ap[2]        ; T80s:cpu1|T80:u0|ACC[2]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.415      ;
; 0.301 ; T80s:cpu1|T80:u0|Ap[7]        ; T80s:cpu1|T80:u0|ACC[7]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.422      ;
; 0.301 ; T80s:cpu1|T80:u0|Ap[1]        ; T80s:cpu1|T80:u0|ACC[1]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.422      ;
; 0.304 ; T80s:cpu1|T80:u0|R[1]         ; T80s:cpu1|T80:u0|R[1]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; T80s:cpu1|T80:u0|R[3]         ; T80s:cpu1|T80:u0|R[3]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; T80s:cpu1|T80:u0|R[2]         ; T80s:cpu1|T80:u0|R[2]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; T80s:cpu1|T80:u0|R[4]         ; T80s:cpu1|T80:u0|R[4]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.428      ;
; 0.314 ; T80s:cpu1|T80:u0|R[0]         ; T80s:cpu1|T80:u0|R[0]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.435      ;
; 0.316 ; T80s:cpu1|T80:u0|Ap[0]        ; T80s:cpu1|T80:u0|ACC[0]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; T80s:cpu1|T80:u0|Ap[3]        ; T80s:cpu1|T80:u0|ACC[3]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; T80s:cpu1|T80:u0|Alternate    ; T80s:cpu1|T80:u0|RegAddrA_r[2] ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; T80s:cpu1|T80:u0|R[5]         ; T80s:cpu1|T80:u0|R[5]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.438      ;
; 0.321 ; T80s:cpu1|T80:u0|MCycle[2]    ; T80s:cpu1|T80:u0|MCycle[2]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.036      ; 0.441      ;
; 0.347 ; T80s:cpu1|T80:u0|A[3]         ; T80s:cpu1|DI_Reg[5]            ; cpuClock     ; cpuClock    ; 0.000        ; 1.188      ; 1.619      ;
; 0.348 ; T80s:cpu1|T80:u0|XY_State[1]  ; T80s:cpu1|T80:u0|RegAddrC[2]   ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.469      ;
; 0.349 ; T80s:cpu1|T80:u0|XY_State[1]  ; T80s:cpu1|T80:u0|RegAddrB_r[2] ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.470      ;
; 0.349 ; T80s:cpu1|T80:u0|XY_State[1]  ; T80s:cpu1|T80:u0|RegAddrA_r[2] ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.470      ;
; 0.353 ; T80s:cpu1|T80:u0|Auto_Wait_t2 ; T80s:cpu1|T80:u0|TState[2]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.474      ;
; 0.357 ; T80s:cpu1|T80:u0|Auto_Wait_t2 ; T80s:cpu1|T80:u0|TState[1]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.478      ;
; 0.360 ; T80s:cpu1|T80:u0|TState[0]    ; T80s:cpu1|T80:u0|TState[1]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.481      ;
; 0.371 ; T80s:cpu1|T80:u0|XY_Ind       ; T80s:cpu1|T80:u0|RegAddrA_r[0] ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.492      ;
; 0.383 ; T80s:cpu1|T80:u0|XY_Ind       ; T80s:cpu1|T80:u0|RegAddrB_r[0] ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.504      ;
; 0.384 ; T80s:cpu1|T80:u0|Ap[5]        ; T80s:cpu1|T80:u0|ACC[5]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.505      ;
; 0.388 ; T80s:cpu1|T80:u0|A[3]         ; T80s:cpu1|DI_Reg[6]            ; cpuClock     ; cpuClock    ; 0.000        ; 1.188      ; 1.660      ;
; 0.395 ; T80s:cpu1|T80:u0|ACC[4]       ; T80s:cpu1|T80:u0|I[4]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.036      ; 0.515      ;
; 0.421 ; T80s:cpu1|T80:u0|A[1]         ; T80s:cpu1|DI_Reg[5]            ; cpuClock     ; cpuClock    ; 0.000        ; 1.188      ; 1.693      ;
; 0.426 ; T80s:cpu1|T80:u0|ACC[5]       ; T80s:cpu1|T80:u0|ACC[5]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.547      ;
; 0.437 ; T80s:cpu1|T80:u0|XY_State[0]  ; T80s:cpu1|T80:u0|RegAddrB_r[0] ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.558      ;
; 0.453 ; T80s:cpu1|T80:u0|R[1]         ; T80s:cpu1|T80:u0|R[2]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; T80s:cpu1|T80:u0|R[3]         ; T80s:cpu1|T80:u0|R[4]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.575      ;
; 0.459 ; T80s:cpu1|T80:u0|Auto_Wait_t2 ; T80s:cpu1|T80:u0|TState[0]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; T80s:cpu1|T80:u0|F[2]         ; T80s:cpu1|T80:u0|Fp[2]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.036      ; 0.580      ;
; 0.462 ; T80s:cpu1|T80:u0|A[1]         ; T80s:cpu1|DI_Reg[6]            ; cpuClock     ; cpuClock    ; 0.000        ; 1.188      ; 1.734      ;
; 0.462 ; T80s:cpu1|T80:u0|TmpAddr[4]   ; T80s:cpu1|T80:u0|PC[4]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; T80s:cpu1|T80:u0|R[0]         ; T80s:cpu1|T80:u0|R[1]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; T80s:cpu1|T80:u0|R[2]         ; T80s:cpu1|T80:u0|R[3]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; T80s:cpu1|T80:u0|R[4]         ; T80s:cpu1|T80:u0|R[5]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; T80s:cpu1|T80:u0|R[5]         ; T80s:cpu1|T80:u0|R[6]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; T80s:cpu1|T80:u0|R[0]         ; T80s:cpu1|T80:u0|R[2]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; T80s:cpu1|T80:u0|R[2]         ; T80s:cpu1|T80:u0|R[4]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; T80s:cpu1|T80:u0|R[4]         ; T80s:cpu1|T80:u0|R[6]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.589      ;
; 0.470 ; T80s:cpu1|T80:u0|F[6]         ; T80s:cpu1|T80:u0|Fp[6]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.036      ; 0.590      ;
; 0.472 ; T80s:cpu1|T80:u0|A[3]         ; T80s:cpu1|DI_Reg[4]            ; cpuClock     ; cpuClock    ; 0.000        ; 1.382      ; 1.938      ;
; 0.479 ; T80s:cpu1|T80:u0|TmpAddr[8]   ; T80s:cpu1|T80:u0|A[8]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.036      ; 0.599      ;
; 0.480 ; T80s:cpu1|T80:u0|MCycle[1]    ; T80s:cpu1|T80:u0|MCycle[1]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.036      ; 0.600      ;
; 0.480 ; T80s:cpu1|T80:u0|I[3]         ; T80s:cpu1|T80:u0|A[11]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.036      ; 0.600      ;
; 0.481 ; T80s:cpu1|T80:u0|MCycle[0]    ; T80s:cpu1|T80:u0|Pre_XY_F_M[0] ; cpuClock     ; cpuClock    ; 0.000        ; 0.034      ; 0.599      ;
; 0.481 ; T80s:cpu1|T80:u0|XY_Ind       ; T80s:cpu1|T80:u0|RegAddrA_r[2] ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.602      ;
; 0.491 ; T80s:cpu1|T80:u0|BusB[5]      ; T80s:cpu1|T80:u0|F[5]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.612      ;
; 0.492 ; T80s:cpu1|T80:u0|I[4]         ; T80s:cpu1|T80:u0|ACC[4]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.038      ; 0.614      ;
; 0.494 ; T80s:cpu1|T80:u0|I[1]         ; T80s:cpu1|T80:u0|A[9]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.036      ; 0.614      ;
; 0.499 ; T80s:cpu1|T80:u0|ACC[3]       ; T80s:cpu1|T80:u0|I[3]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.038      ; 0.621      ;
; 0.506 ; T80s:cpu1|T80:u0|XY_State[1]  ; T80s:cpu1|T80:u0|RegAddrA_r[0] ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.627      ;
; 0.508 ; T80s:cpu1|T80:u0|XY_State[0]  ; T80s:cpu1|T80:u0|RegAddrA_r[0] ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; T80s:cpu1|T80:u0|XY_State[1]  ; T80s:cpu1|T80:u0|RegAddrB_r[0] ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.629      ;
; 0.512 ; T80s:cpu1|T80:u0|IntCycle     ; T80s:cpu1|T80:u0|Auto_Wait_t1  ; cpuClock     ; cpuClock    ; 0.000        ; 0.036      ; 0.632      ;
; 0.516 ; T80s:cpu1|T80:u0|R[1]         ; T80s:cpu1|T80:u0|R[3]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; T80s:cpu1|T80:u0|R[3]         ; T80s:cpu1|T80:u0|R[5]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.638      ;
; 0.519 ; T80s:cpu1|T80:u0|R[1]         ; T80s:cpu1|T80:u0|R[4]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; T80s:cpu1|T80:u0|R[3]         ; T80s:cpu1|T80:u0|R[6]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.641      ;
; 0.529 ; T80s:cpu1|T80:u0|XY_Ind       ; T80s:cpu1|T80:u0|RegAddrB_r[2] ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; T80s:cpu1|T80:u0|R[0]         ; T80s:cpu1|T80:u0|R[3]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; T80s:cpu1|T80:u0|R[2]         ; T80s:cpu1|T80:u0|R[5]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.651      ;
; 0.532 ; T80s:cpu1|T80:u0|R[0]         ; T80s:cpu1|T80:u0|R[4]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; T80s:cpu1|T80:u0|No_BTR       ; T80s:cpu1|T80:u0|BTR_r         ; cpuClock     ; cpuClock    ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; T80s:cpu1|T80:u0|R[2]         ; T80s:cpu1|T80:u0|R[6]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.654      ;
; 0.540 ; T80s:cpu1|T80:u0|ACC[1]       ; T80s:cpu1|T80:u0|ACC[1]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.661      ;
; 0.545 ; T80s:cpu1|T80:u0|IntE_FF2     ; T80s:cpu1|T80:u0|IntE_FF1      ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.666      ;
+-------+-------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'BRG:brg2|baud_clk'                                                                                             ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                          ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; -1.747 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.550     ; 1.684      ;
; -1.747 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.550     ; 1.684      ;
; -1.747 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txByteSent      ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.550     ; 1.684      ;
; -1.708 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.553     ; 1.642      ;
; -1.708 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.553     ; 1.642      ;
; -1.708 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.553     ; 1.642      ;
; -1.708 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.553     ; 1.642      ;
; -1.708 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.553     ; 1.642      ;
; -1.708 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.553     ; 1.642      ;
; -1.708 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.553     ; 1.642      ;
; -1.690 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txBitCount[0]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.554     ; 1.623      ;
; -1.690 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txBitCount[1]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.554     ; 1.623      ;
; -1.690 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txBitCount[2]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.554     ; 1.623      ;
; -1.690 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txBitCount[3]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.554     ; 1.623      ;
; -1.624 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.549     ; 1.562      ;
; -1.624 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.549     ; 1.562      ;
; -1.624 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txByteSent      ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.549     ; 1.562      ;
; -1.623 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.552     ; 1.558      ;
; -1.623 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.552     ; 1.558      ;
; -1.623 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.552     ; 1.558      ;
; -1.623 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.552     ; 1.558      ;
; -1.623 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.552     ; 1.558      ;
; -1.623 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.552     ; 1.558      ;
; -1.623 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.552     ; 1.558      ;
; -1.590 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.563      ; 2.640      ;
; -1.590 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.563      ; 2.640      ;
; -1.590 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txByteSent      ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.563      ; 2.640      ;
; -1.585 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.552     ; 1.520      ;
; -1.585 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.552     ; 1.520      ;
; -1.585 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.552     ; 1.520      ;
; -1.585 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.552     ; 1.520      ;
; -1.585 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.552     ; 1.520      ;
; -1.585 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.552     ; 1.520      ;
; -1.585 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.552     ; 1.520      ;
; -1.578 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.552     ; 1.513      ;
; -1.578 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxBitCount[0]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.552     ; 1.513      ;
; -1.578 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxBitCount[1]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.552     ; 1.513      ;
; -1.578 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxBitCount[2]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.552     ; 1.513      ;
; -1.578 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxBitCount[3]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.552     ; 1.513      ;
; -1.578 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.552     ; 1.513      ;
; -1.576 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.563      ; 2.626      ;
; -1.576 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.563      ; 2.626      ;
; -1.576 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txByteSent      ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.563      ; 2.626      ;
; -1.567 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txBitCount[0]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.553     ; 1.501      ;
; -1.567 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txBitCount[1]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.553     ; 1.501      ;
; -1.567 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txBitCount[2]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.553     ; 1.501      ;
; -1.567 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txBitCount[3]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.553     ; 1.501      ;
; -1.551 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.560      ; 2.598      ;
; -1.551 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.560      ; 2.598      ;
; -1.551 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.560      ; 2.598      ;
; -1.551 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.560      ; 2.598      ;
; -1.551 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.560      ; 2.598      ;
; -1.551 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.560      ; 2.598      ;
; -1.551 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.560      ; 2.598      ;
; -1.549 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.563      ; 2.599      ;
; -1.549 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.563      ; 2.599      ;
; -1.549 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txByteSent      ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.563      ; 2.599      ;
; -1.537 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.560      ; 2.584      ;
; -1.537 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.560      ; 2.584      ;
; -1.537 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.560      ; 2.584      ;
; -1.537 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.560      ; 2.584      ;
; -1.537 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.560      ; 2.584      ;
; -1.537 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.560      ; 2.584      ;
; -1.537 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.560      ; 2.584      ;
; -1.533 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txBitCount[0]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.559      ; 2.579      ;
; -1.533 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txBitCount[1]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.559      ; 2.579      ;
; -1.533 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txBitCount[2]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.559      ; 2.579      ;
; -1.533 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txBitCount[3]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.559      ; 2.579      ;
; -1.529 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.598      ; 2.614      ;
; -1.529 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.598      ; 2.614      ;
; -1.529 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txByteSent      ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.598      ; 2.614      ;
; -1.519 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txBitCount[0]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.559      ; 2.565      ;
; -1.519 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txBitCount[1]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.559      ; 2.565      ;
; -1.519 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txBitCount[2]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.559      ; 2.565      ;
; -1.519 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io5|txBitCount[3]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.559      ; 2.565      ;
; -1.510 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.560      ; 2.557      ;
; -1.510 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.560      ; 2.557      ;
; -1.510 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.560      ; 2.557      ;
; -1.510 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.560      ; 2.557      ;
; -1.510 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.560      ; 2.557      ;
; -1.510 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.560      ; 2.557      ;
; -1.510 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.560      ; 2.557      ;
; -1.500 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|rxClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.551     ; 1.436      ;
; -1.500 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|rxClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.551     ; 1.436      ;
; -1.500 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|rxClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.551     ; 1.436      ;
; -1.500 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|rxState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.551     ; 1.436      ;
; -1.500 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|rxClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.551     ; 1.436      ;
; -1.500 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|rxClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.551     ; 1.436      ;
; -1.500 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|rxClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.551     ; 1.436      ;
; -1.492 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txBitCount[0]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.559      ; 2.538      ;
; -1.492 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txBitCount[1]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.559      ; 2.538      ;
; -1.492 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txBitCount[2]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.559      ; 2.538      ;
; -1.492 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io5|txBitCount[3]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.559      ; 2.538      ;
; -1.490 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.595      ; 2.572      ;
; -1.490 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.595      ; 2.572      ;
; -1.490 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.595      ; 2.572      ;
; -1.490 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.595      ; 2.572      ;
; -1.490 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.595      ; 2.572      ;
; -1.490 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.595      ; 2.572      ;
; -1.490 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.595      ; 2.572      ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'BRG:brg4|baud_clk'                                                                                             ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                          ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; -1.698 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.532     ; 1.653      ;
; -1.698 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.532     ; 1.653      ;
; -1.698 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.532     ; 1.653      ;
; -1.698 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.532     ; 1.653      ;
; -1.698 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.532     ; 1.653      ;
; -1.698 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.532     ; 1.653      ;
; -1.698 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.532     ; 1.653      ;
; -1.680 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.537     ; 1.630      ;
; -1.680 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.537     ; 1.630      ;
; -1.680 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.537     ; 1.630      ;
; -1.680 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.537     ; 1.630      ;
; -1.680 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.537     ; 1.630      ;
; -1.680 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.537     ; 1.630      ;
; -1.680 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.537     ; 1.630      ;
; -1.680 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.537     ; 1.630      ;
; -1.653 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.536     ; 1.604      ;
; -1.653 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.536     ; 1.604      ;
; -1.653 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.536     ; 1.604      ;
; -1.653 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.536     ; 1.604      ;
; -1.653 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.536     ; 1.604      ;
; -1.653 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txByteSent      ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.536     ; 1.604      ;
; -1.610 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.533     ; 1.564      ;
; -1.610 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.533     ; 1.564      ;
; -1.610 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.533     ; 1.564      ;
; -1.610 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.533     ; 1.564      ;
; -1.610 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.533     ; 1.564      ;
; -1.610 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.533     ; 1.564      ;
; -1.610 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.533     ; 1.564      ;
; -1.592 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.538     ; 1.541      ;
; -1.592 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.538     ; 1.541      ;
; -1.592 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.538     ; 1.541      ;
; -1.592 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.538     ; 1.541      ;
; -1.592 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.538     ; 1.541      ;
; -1.592 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.538     ; 1.541      ;
; -1.592 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.538     ; 1.541      ;
; -1.592 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.538     ; 1.541      ;
; -1.565 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.537     ; 1.515      ;
; -1.565 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.537     ; 1.515      ;
; -1.565 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.537     ; 1.515      ;
; -1.565 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.537     ; 1.515      ;
; -1.565 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.537     ; 1.515      ;
; -1.565 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txByteSent      ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.537     ; 1.515      ;
; -1.504 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.533     ; 1.458      ;
; -1.504 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.533     ; 1.458      ;
; -1.504 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.533     ; 1.458      ;
; -1.504 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.533     ; 1.458      ;
; -1.504 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.533     ; 1.458      ;
; -1.504 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.533     ; 1.458      ;
; -1.471 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|rxState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.615      ; 2.573      ;
; -1.471 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|rxState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.615      ; 2.573      ;
; -1.471 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|rxBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.615      ; 2.573      ;
; -1.471 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|rxBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.615      ; 2.573      ;
; -1.471 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|rxBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.615      ; 2.573      ;
; -1.471 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|rxBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.615      ; 2.573      ;
; -1.471 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|rxState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.615      ; 2.573      ;
; -1.453 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.610      ; 2.550      ;
; -1.453 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.610      ; 2.550      ;
; -1.453 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.610      ; 2.550      ;
; -1.453 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.610      ; 2.550      ;
; -1.453 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.610      ; 2.550      ;
; -1.453 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.610      ; 2.550      ;
; -1.453 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.610      ; 2.550      ;
; -1.453 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.610      ; 2.550      ;
; -1.426 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.611      ; 2.524      ;
; -1.426 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.611      ; 2.524      ;
; -1.426 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.611      ; 2.524      ;
; -1.426 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.611      ; 2.524      ;
; -1.426 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.611      ; 2.524      ;
; -1.426 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io4|txByteSent      ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.611      ; 2.524      ;
; -1.416 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.534     ; 1.369      ;
; -1.416 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.534     ; 1.369      ;
; -1.416 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.534     ; 1.369      ;
; -1.416 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.534     ; 1.369      ;
; -1.416 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.534     ; 1.369      ;
; -1.416 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.534     ; 1.369      ;
; -1.388 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.615      ; 2.490      ;
; -1.388 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.615      ; 2.490      ;
; -1.388 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.615      ; 2.490      ;
; -1.388 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.615      ; 2.490      ;
; -1.388 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.615      ; 2.490      ;
; -1.388 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.615      ; 2.490      ;
; -1.388 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.615      ; 2.490      ;
; -1.374 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.610      ; 2.471      ;
; -1.374 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.610      ; 2.471      ;
; -1.374 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.610      ; 2.471      ;
; -1.374 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.610      ; 2.471      ;
; -1.374 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.610      ; 2.471      ;
; -1.374 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.610      ; 2.471      ;
; -1.374 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.610      ; 2.471      ;
; -1.374 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.610      ; 2.471      ;
; -1.355 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.611      ; 2.453      ;
; -1.355 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.611      ; 2.453      ;
; -1.355 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.611      ; 2.453      ;
; -1.355 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.611      ; 2.453      ;
; -1.355 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.611      ; 2.453      ;
; -1.355 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|txByteSent      ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.611      ; 2.453      ;
; -1.355 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|rxState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.615      ; 2.457      ;
; -1.355 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|rxState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.615      ; 2.457      ;
; -1.355 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|rxBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.615      ; 2.457      ;
; -1.355 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|rxBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.615      ; 2.457      ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'BRG:brg3|baud_clk'                                                                                             ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                          ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; -1.669 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.458     ; 1.698      ;
; -1.669 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.458     ; 1.698      ;
; -1.669 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.458     ; 1.698      ;
; -1.669 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.458     ; 1.698      ;
; -1.669 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.458     ; 1.698      ;
; -1.663 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.458     ; 1.692      ;
; -1.663 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.458     ; 1.692      ;
; -1.663 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.458     ; 1.692      ;
; -1.663 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.458     ; 1.692      ;
; -1.663 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.458     ; 1.692      ;
; -1.663 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.458     ; 1.692      ;
; -1.663 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.458     ; 1.692      ;
; -1.663 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.458     ; 1.692      ;
; -1.612 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txByteSent      ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.458     ; 1.641      ;
; -1.598 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.459     ; 1.626      ;
; -1.598 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.459     ; 1.626      ;
; -1.598 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.459     ; 1.626      ;
; -1.598 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.459     ; 1.626      ;
; -1.598 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.459     ; 1.626      ;
; -1.592 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.459     ; 1.620      ;
; -1.592 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.459     ; 1.620      ;
; -1.592 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.459     ; 1.620      ;
; -1.592 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.459     ; 1.620      ;
; -1.592 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.459     ; 1.620      ;
; -1.592 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.459     ; 1.620      ;
; -1.592 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.459     ; 1.620      ;
; -1.592 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.459     ; 1.620      ;
; -1.587 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.452     ; 1.622      ;
; -1.587 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.452     ; 1.622      ;
; -1.565 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.452     ; 1.600      ;
; -1.565 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.452     ; 1.600      ;
; -1.565 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.452     ; 1.600      ;
; -1.565 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.452     ; 1.600      ;
; -1.565 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.452     ; 1.600      ;
; -1.565 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.452     ; 1.600      ;
; -1.565 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.452     ; 1.600      ;
; -1.565 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.452     ; 1.600      ;
; -1.565 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.452     ; 1.600      ;
; -1.565 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.452     ; 1.600      ;
; -1.565 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.452     ; 1.600      ;
; -1.541 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txByteSent      ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.459     ; 1.569      ;
; -1.516 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.453     ; 1.550      ;
; -1.516 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.453     ; 1.550      ;
; -1.494 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.453     ; 1.528      ;
; -1.494 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.453     ; 1.528      ;
; -1.494 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.453     ; 1.528      ;
; -1.494 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.453     ; 1.528      ;
; -1.494 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.453     ; 1.528      ;
; -1.494 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.453     ; 1.528      ;
; -1.494 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.453     ; 1.528      ;
; -1.494 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.453     ; 1.528      ;
; -1.494 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.453     ; 1.528      ;
; -1.494 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.453     ; 1.528      ;
; -1.494 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.453     ; 1.528      ;
; -1.362 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.689      ; 2.538      ;
; -1.362 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.689      ; 2.538      ;
; -1.362 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.689      ; 2.538      ;
; -1.362 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.689      ; 2.538      ;
; -1.362 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.689      ; 2.538      ;
; -1.355 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.689      ; 2.531      ;
; -1.355 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.689      ; 2.531      ;
; -1.355 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.689      ; 2.531      ;
; -1.355 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.689      ; 2.531      ;
; -1.355 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.689      ; 2.531      ;
; -1.355 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.689      ; 2.531      ;
; -1.355 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.689      ; 2.531      ;
; -1.355 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.689      ; 2.531      ;
; -1.333 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.689      ; 2.509      ;
; -1.333 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.689      ; 2.509      ;
; -1.333 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.689      ; 2.509      ;
; -1.333 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.689      ; 2.509      ;
; -1.333 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.689      ; 2.509      ;
; -1.326 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.689      ; 2.502      ;
; -1.326 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.689      ; 2.502      ;
; -1.326 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.689      ; 2.502      ;
; -1.326 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.689      ; 2.502      ;
; -1.326 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.689      ; 2.502      ;
; -1.326 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.689      ; 2.502      ;
; -1.326 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.689      ; 2.502      ;
; -1.326 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.689      ; 2.502      ;
; -1.316 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|txByteSent      ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.689      ; 2.492      ;
; -1.293 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.475      ;
; -1.293 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.475      ;
; -1.287 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txByteSent      ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.689      ; 2.463      ;
; -1.279 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.461      ;
; -1.279 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.461      ;
; -1.279 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.461      ;
; -1.279 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.461      ;
; -1.279 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.461      ;
; -1.279 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.461      ;
; -1.279 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.461      ;
; -1.279 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.461      ;
; -1.279 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.461      ;
; -1.279 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.461      ;
; -1.279 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|rxState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.461      ;
; -1.264 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|rxBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.446      ;
; -1.264 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|rxBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.446      ;
; -1.250 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|rxClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.432      ;
; -1.250 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|rxClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.432      ;
; -1.250 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|rxClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.695      ; 2.432      ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'BRG:brg1|baud_clk'                                                                                             ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                          ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; -1.594 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.794      ; 2.875      ;
; -1.594 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.794      ; 2.875      ;
; -1.594 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.794      ; 2.875      ;
; -1.594 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.794      ; 2.875      ;
; -1.594 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.794      ; 2.875      ;
; -1.594 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.794      ; 2.875      ;
; -1.594 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txByteSent      ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.794      ; 2.875      ;
; -1.580 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.794      ; 2.861      ;
; -1.580 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.794      ; 2.861      ;
; -1.580 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.794      ; 2.861      ;
; -1.580 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.794      ; 2.861      ;
; -1.580 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.794      ; 2.861      ;
; -1.580 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.794      ; 2.861      ;
; -1.580 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txByteSent      ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.794      ; 2.861      ;
; -1.558 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.319     ; 1.726      ;
; -1.558 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.319     ; 1.726      ;
; -1.558 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.319     ; 1.726      ;
; -1.558 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.319     ; 1.726      ;
; -1.558 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.319     ; 1.726      ;
; -1.558 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.319     ; 1.726      ;
; -1.558 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txByteSent      ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.319     ; 1.726      ;
; -1.553 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.794      ; 2.834      ;
; -1.553 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.794      ; 2.834      ;
; -1.553 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.794      ; 2.834      ;
; -1.553 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.794      ; 2.834      ;
; -1.553 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.794      ; 2.834      ;
; -1.553 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.794      ; 2.834      ;
; -1.553 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txByteSent      ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.794      ; 2.834      ;
; -1.552 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.838      ;
; -1.552 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.838      ;
; -1.552 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.838      ;
; -1.552 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.838      ;
; -1.552 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.838      ;
; -1.552 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.838      ;
; -1.552 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.838      ;
; -1.552 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.838      ;
; -1.552 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.838      ;
; -1.552 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.838      ;
; -1.552 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.838      ;
; -1.552 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.838      ;
; -1.538 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.824      ;
; -1.538 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.824      ;
; -1.538 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.824      ;
; -1.538 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.824      ;
; -1.538 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.824      ;
; -1.538 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.824      ;
; -1.538 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.824      ;
; -1.538 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.824      ;
; -1.538 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.824      ;
; -1.538 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.824      ;
; -1.538 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.824      ;
; -1.538 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.824      ;
; -1.516 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.314     ; 1.689      ;
; -1.516 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.314     ; 1.689      ;
; -1.516 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.314     ; 1.689      ;
; -1.516 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.314     ; 1.689      ;
; -1.516 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.314     ; 1.689      ;
; -1.516 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.314     ; 1.689      ;
; -1.516 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.314     ; 1.689      ;
; -1.516 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.314     ; 1.689      ;
; -1.516 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.314     ; 1.689      ;
; -1.516 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.314     ; 1.689      ;
; -1.516 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.314     ; 1.689      ;
; -1.516 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.314     ; 1.689      ;
; -1.514 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.800      ; 2.801      ;
; -1.514 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.800      ; 2.801      ;
; -1.514 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.800      ; 2.801      ;
; -1.514 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.800      ; 2.801      ;
; -1.514 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.800      ; 2.801      ;
; -1.514 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.800      ; 2.801      ;
; -1.514 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.800      ; 2.801      ;
; -1.514 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.800      ; 2.801      ;
; -1.511 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.797      ;
; -1.511 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.797      ;
; -1.511 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.797      ;
; -1.511 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.797      ;
; -1.511 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.797      ;
; -1.511 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.797      ;
; -1.511 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.797      ;
; -1.511 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.797      ;
; -1.511 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.797      ;
; -1.511 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.797      ;
; -1.511 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.797      ;
; -1.511 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.799      ; 2.797      ;
; -1.499 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.800      ; 2.786      ;
; -1.499 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.800      ; 2.786      ;
; -1.499 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.800      ; 2.786      ;
; -1.499 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.800      ; 2.786      ;
; -1.499 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.800      ; 2.786      ;
; -1.499 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.800      ; 2.786      ;
; -1.499 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.800      ; 2.786      ;
; -1.499 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.800      ; 2.786      ;
; -1.468 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.313     ; 1.642      ;
; -1.468 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.313     ; 1.642      ;
; -1.468 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.313     ; 1.642      ;
; -1.468 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.313     ; 1.642      ;
; -1.468 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.313     ; 1.642      ;
; -1.468 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.313     ; 1.642      ;
; -1.468 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.313     ; 1.642      ;
; -1.468 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.313     ; 1.642      ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 98.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.555      ;
; 98.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.195      ;
; 98.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.195      ;
; 98.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.195      ;
; 98.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.186      ;
; 98.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.186      ;
; 98.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.186      ;
; 98.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.186      ;
; 98.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.186      ;
; 98.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.186      ;
; 98.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.186      ;
; 98.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.114      ;
; 98.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.114      ;
; 98.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.114      ;
; 98.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.114      ;
; 98.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.114      ;
; 98.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.114      ;
; 98.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.114      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.090      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.090      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.090      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.090      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.090      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.090      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.090      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.090      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.090      ;
; 98.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.070      ;
; 98.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.061      ;
; 98.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.049      ;
; 98.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.049      ;
; 98.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.049      ;
; 98.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.049      ;
; 98.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.049      ;
; 98.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.049      ;
; 98.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.049      ;
; 98.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.049      ;
; 98.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.052      ;
; 98.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.052      ;
; 98.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.052      ;
; 98.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.052      ;
; 98.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.052      ;
; 98.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.052      ;
; 98.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.052      ;
; 98.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.052      ;
; 98.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.052      ;
; 98.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.052      ;
; 98.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.052      ;
; 98.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.039      ;
; 98.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.039      ;
; 98.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.039      ;
; 98.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.039      ;
; 98.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.039      ;
; 98.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.039      ;
; 98.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.039      ;
; 98.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.039      ;
; 98.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.039      ;
; 98.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.039      ;
; 98.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.039      ;
; 98.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.039      ;
; 99.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.910      ;
; 99.089 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.881      ;
; 99.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.773      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'BRG:brg2|baud_clk'                                                                                                ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                          ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; 0.257 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.315      ; 1.781      ;
; 0.257 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.315      ; 1.781      ;
; 0.257 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.315      ; 1.781      ;
; 0.257 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.315      ; 1.781      ;
; 0.257 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.315      ; 1.781      ;
; 0.257 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.315      ; 1.781      ;
; 0.300 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.315      ; 1.824      ;
; 0.300 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.315      ; 1.824      ;
; 0.300 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.315      ; 1.824      ;
; 0.300 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.315      ; 1.824      ;
; 0.300 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.315      ; 1.824      ;
; 0.300 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.315      ; 1.824      ;
; 0.300 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.315      ; 1.824      ;
; 0.365 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.313      ; 1.887      ;
; 0.365 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.313      ; 1.887      ;
; 0.365 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.313      ; 1.887      ;
; 0.365 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.313      ; 1.887      ;
; 0.382 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.314      ; 1.905      ;
; 0.382 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.314      ; 1.905      ;
; 0.382 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.314      ; 1.905      ;
; 0.382 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.314      ; 1.905      ;
; 0.382 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.314      ; 1.905      ;
; 0.382 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.314      ; 1.905      ;
; 0.382 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.314      ; 1.905      ;
; 0.419 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.317      ; 1.945      ;
; 0.419 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.317      ; 1.945      ;
; 0.419 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.317      ; 1.945      ;
; 0.685 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.315      ; 1.709      ;
; 0.685 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.315      ; 1.709      ;
; 0.685 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.315      ; 1.709      ;
; 0.685 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.315      ; 1.709      ;
; 0.685 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.315      ; 1.709      ;
; 0.685 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.315      ; 1.709      ;
; 0.713 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.315      ; 1.737      ;
; 0.713 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.315      ; 1.737      ;
; 0.713 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.315      ; 1.737      ;
; 0.713 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.315      ; 1.737      ;
; 0.713 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.315      ; 1.737      ;
; 0.713 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.315      ; 1.737      ;
; 0.713 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.315      ; 1.737      ;
; 0.786 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.313      ; 1.808      ;
; 0.786 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.313      ; 1.808      ;
; 0.786 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.313      ; 1.808      ;
; 0.786 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.313      ; 1.808      ;
; 0.794 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.314      ; 1.817      ;
; 0.794 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.314      ; 1.817      ;
; 0.794 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.314      ; 1.817      ;
; 0.794 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.314      ; 1.817      ;
; 0.794 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.314      ; 1.817      ;
; 0.794 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.314      ; 1.817      ;
; 0.794 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.314      ; 1.817      ;
; 0.827 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.317      ; 1.853      ;
; 0.827 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.317      ; 1.853      ;
; 0.827 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.317      ; 1.853      ;
; 1.658 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxState.dataBit ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.696      ; 1.958      ;
; 1.658 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxBitCount[0]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.696      ; 1.958      ;
; 1.658 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxBitCount[1]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.696      ; 1.958      ;
; 1.658 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxBitCount[2]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.696      ; 1.958      ;
; 1.658 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxBitCount[3]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.696      ; 1.958      ;
; 1.658 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxState.idle    ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.696      ; 1.958      ;
; 1.665 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxState.dataBit ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.491      ; 1.760      ;
; 1.665 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxBitCount[0]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.491      ; 1.760      ;
; 1.665 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxBitCount[1]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.491      ; 1.760      ;
; 1.665 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxBitCount[2]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.491      ; 1.760      ;
; 1.665 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxBitCount[3]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.491      ; 1.760      ;
; 1.665 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxState.idle    ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.491      ; 1.760      ;
; 1.693 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxClockCount[1] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.491      ; 1.788      ;
; 1.693 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxClockCount[4] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.491      ; 1.788      ;
; 1.693 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxClockCount[5] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.491      ; 1.788      ;
; 1.693 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxState.stopBit ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.491      ; 1.788      ;
; 1.693 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxClockCount[2] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.491      ; 1.788      ;
; 1.693 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxClockCount[3] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.491      ; 1.788      ;
; 1.693 ; T80s:cpu1|WR_n        ; bufferedUART:io5|rxClockCount[0] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.491      ; 1.788      ;
; 1.701 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[1] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.696      ; 2.001      ;
; 1.701 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[4] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.696      ; 2.001      ;
; 1.701 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[5] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.696      ; 2.001      ;
; 1.701 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxState.stopBit ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.696      ; 2.001      ;
; 1.701 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[2] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.696      ; 2.001      ;
; 1.701 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[3] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.696      ; 2.001      ;
; 1.701 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[0] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.696      ; 2.001      ;
; 1.766 ; T80s:cpu1|WR_n        ; bufferedUART:io5|txBitCount[0]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.489      ; 1.859      ;
; 1.766 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txBitCount[0]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.694      ; 2.064      ;
; 1.766 ; T80s:cpu1|WR_n        ; bufferedUART:io5|txBitCount[1]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.489      ; 1.859      ;
; 1.766 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txBitCount[1]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.694      ; 2.064      ;
; 1.766 ; T80s:cpu1|WR_n        ; bufferedUART:io5|txBitCount[2]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.489      ; 1.859      ;
; 1.766 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txBitCount[2]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.694      ; 2.064      ;
; 1.766 ; T80s:cpu1|WR_n        ; bufferedUART:io5|txBitCount[3]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.489      ; 1.859      ;
; 1.766 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txBitCount[3]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.694      ; 2.064      ;
; 1.768 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io5|rxState.dataBit ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.696      ; 2.068      ;
; 1.768 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io5|rxBitCount[0]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.696      ; 2.068      ;
; 1.768 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io5|rxBitCount[1]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.696      ; 2.068      ;
; 1.768 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io5|rxBitCount[2]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.696      ; 2.068      ;
; 1.768 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io5|rxBitCount[3]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.696      ; 2.068      ;
; 1.768 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io5|rxState.idle    ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.696      ; 2.068      ;
; 1.774 ; T80s:cpu1|WR_n        ; bufferedUART:io5|txClockCount[0] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.490      ; 1.868      ;
; 1.774 ; T80s:cpu1|WR_n        ; bufferedUART:io5|txClockCount[1] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.490      ; 1.868      ;
; 1.774 ; T80s:cpu1|WR_n        ; bufferedUART:io5|txClockCount[3] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.490      ; 1.868      ;
; 1.774 ; T80s:cpu1|WR_n        ; bufferedUART:io5|txClockCount[4] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.490      ; 1.868      ;
; 1.774 ; T80s:cpu1|WR_n        ; bufferedUART:io5|txClockCount[5] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.490      ; 1.868      ;
; 1.774 ; T80s:cpu1|WR_n        ; bufferedUART:io5|txState.dataBit ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.490      ; 1.868      ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'BRG:brg4|baud_clk'                                                                                                ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                          ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; 0.284 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.333      ; 1.826      ;
; 0.284 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.333      ; 1.826      ;
; 0.284 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.333      ; 1.826      ;
; 0.284 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.333      ; 1.826      ;
; 0.284 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.333      ; 1.826      ;
; 0.284 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.333      ; 1.826      ;
; 0.428 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.330      ; 1.967      ;
; 0.428 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.330      ; 1.967      ;
; 0.428 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.330      ; 1.967      ;
; 0.428 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.330      ; 1.967      ;
; 0.428 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.330      ; 1.967      ;
; 0.428 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.330      ; 1.967      ;
; 0.452 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.330      ; 1.991      ;
; 0.452 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.330      ; 1.991      ;
; 0.452 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.330      ; 1.991      ;
; 0.452 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.330      ; 1.991      ;
; 0.452 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.330      ; 1.991      ;
; 0.452 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.330      ; 1.991      ;
; 0.452 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.330      ; 1.991      ;
; 0.452 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.330      ; 1.991      ;
; 0.469 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.335      ; 2.013      ;
; 0.469 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.335      ; 2.013      ;
; 0.469 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.335      ; 2.013      ;
; 0.469 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.335      ; 2.013      ;
; 0.469 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.335      ; 2.013      ;
; 0.469 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.335      ; 2.013      ;
; 0.469 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.335      ; 2.013      ;
; 0.774 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.333      ; 1.816      ;
; 0.774 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.333      ; 1.816      ;
; 0.774 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.333      ; 1.816      ;
; 0.774 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.333      ; 1.816      ;
; 0.774 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.333      ; 1.816      ;
; 0.774 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.333      ; 1.816      ;
; 0.907 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.330      ; 1.946      ;
; 0.907 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.330      ; 1.946      ;
; 0.907 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.330      ; 1.946      ;
; 0.907 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.330      ; 1.946      ;
; 0.907 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.330      ; 1.946      ;
; 0.907 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.330      ; 1.946      ;
; 0.924 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.330      ; 1.963      ;
; 0.924 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.330      ; 1.963      ;
; 0.924 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.330      ; 1.963      ;
; 0.924 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.330      ; 1.963      ;
; 0.924 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.330      ; 1.963      ;
; 0.924 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.330      ; 1.963      ;
; 0.924 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.330      ; 1.963      ;
; 0.924 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.330      ; 1.963      ;
; 0.938 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.335      ; 1.982      ;
; 0.938 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.335      ; 1.982      ;
; 0.938 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.335      ; 1.982      ;
; 0.938 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.335      ; 1.982      ;
; 0.938 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.335      ; 1.982      ;
; 0.938 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.335      ; 1.982      ;
; 0.938 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.335      ; 1.982      ;
; 1.208 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[0] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.714      ; 1.526      ;
; 1.208 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[1] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.714      ; 1.526      ;
; 1.208 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[3] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.714      ; 1.526      ;
; 1.208 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[4] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.714      ; 1.526      ;
; 1.208 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[5] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.714      ; 1.526      ;
; 1.208 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[2] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.714      ; 1.526      ;
; 1.352 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txBitCount[0]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.711      ; 1.667      ;
; 1.352 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txBitCount[1]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.711      ; 1.667      ;
; 1.352 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txBitCount[2]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.711      ; 1.667      ;
; 1.352 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txBitCount[3]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.711      ; 1.667      ;
; 1.352 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txState.idle    ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.711      ; 1.667      ;
; 1.352 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txByteSent      ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.711      ; 1.667      ;
; 1.376 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[0] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.711      ; 1.691      ;
; 1.376 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[1] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.711      ; 1.691      ;
; 1.376 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[2] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.711      ; 1.691      ;
; 1.376 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[3] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.711      ; 1.691      ;
; 1.376 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[4] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.711      ; 1.691      ;
; 1.376 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[5] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.711      ; 1.691      ;
; 1.376 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txState.dataBit ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.711      ; 1.691      ;
; 1.376 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txState.stopBit ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.711      ; 1.691      ;
; 1.393 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxState.stopBit ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.716      ; 1.713      ;
; 1.393 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxState.idle    ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.716      ; 1.713      ;
; 1.393 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxBitCount[0]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.716      ; 1.713      ;
; 1.393 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxBitCount[1]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.716      ; 1.713      ;
; 1.393 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxBitCount[2]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.716      ; 1.713      ;
; 1.393 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxBitCount[3]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.716      ; 1.713      ;
; 1.393 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxState.dataBit ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.716      ; 1.713      ;
; 1.642 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io4|rxClockCount[0] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.680      ; 1.926      ;
; 1.642 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io4|rxClockCount[1] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.680      ; 1.926      ;
; 1.642 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io4|rxClockCount[3] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.680      ; 1.926      ;
; 1.642 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io4|rxClockCount[4] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.680      ; 1.926      ;
; 1.642 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io4|rxClockCount[5] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.680      ; 1.926      ;
; 1.642 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io4|rxClockCount[2] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.680      ; 1.926      ;
; 1.703 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io4|rxClockCount[0] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.714      ; 2.021      ;
; 1.703 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io4|rxClockCount[1] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.714      ; 2.021      ;
; 1.703 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io4|rxClockCount[3] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.714      ; 2.021      ;
; 1.703 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io4|rxClockCount[4] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.714      ; 2.021      ;
; 1.703 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io4|rxClockCount[5] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.714      ; 2.021      ;
; 1.703 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io4|rxClockCount[2] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.714      ; 2.021      ;
; 1.750 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|rxClockCount[0] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.714      ; 2.068      ;
; 1.750 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|rxClockCount[1] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.714      ; 2.068      ;
; 1.750 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|rxClockCount[3] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.714      ; 2.068      ;
; 1.750 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|rxClockCount[4] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.714      ; 2.068      ;
; 1.750 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|rxClockCount[5] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.714      ; 2.068      ;
; 1.750 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|rxClockCount[2] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.714      ; 2.068      ;
; 1.754 ; T80s:cpu1|WR_n        ; bufferedUART:io4|rxClockCount[0] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.509      ; 1.867      ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'BRG:brg1|baud_clk'                                                                                                ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                          ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; 0.311 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.564      ; 2.084      ;
; 0.311 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.564      ; 2.084      ;
; 0.311 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.564      ; 2.084      ;
; 0.311 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.564      ; 2.084      ;
; 0.311 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.564      ; 2.084      ;
; 0.311 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.564      ; 2.084      ;
; 0.311 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.564      ; 2.084      ;
; 0.311 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.564      ; 2.084      ;
; 0.357 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.563      ; 2.129      ;
; 0.357 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.563      ; 2.129      ;
; 0.357 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.563      ; 2.129      ;
; 0.357 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.563      ; 2.129      ;
; 0.357 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.563      ; 2.129      ;
; 0.357 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.563      ; 2.129      ;
; 0.357 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.563      ; 2.129      ;
; 0.357 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.563      ; 2.129      ;
; 0.357 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.563      ; 2.129      ;
; 0.357 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.563      ; 2.129      ;
; 0.357 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.563      ; 2.129      ;
; 0.357 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.563      ; 2.129      ;
; 0.398 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.557      ; 2.164      ;
; 0.398 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.557      ; 2.164      ;
; 0.398 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.557      ; 2.164      ;
; 0.398 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.557      ; 2.164      ;
; 0.398 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.557      ; 2.164      ;
; 0.398 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.557      ; 2.164      ;
; 0.398 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.557      ; 2.164      ;
; 0.761 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.564      ; 2.034      ;
; 0.761 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.564      ; 2.034      ;
; 0.761 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.564      ; 2.034      ;
; 0.761 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.564      ; 2.034      ;
; 0.761 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.564      ; 2.034      ;
; 0.761 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.564      ; 2.034      ;
; 0.761 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.564      ; 2.034      ;
; 0.761 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.564      ; 2.034      ;
; 0.793 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.563      ; 2.065      ;
; 0.793 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.563      ; 2.065      ;
; 0.793 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.563      ; 2.065      ;
; 0.793 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.563      ; 2.065      ;
; 0.793 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.563      ; 2.065      ;
; 0.793 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.563      ; 2.065      ;
; 0.793 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.563      ; 2.065      ;
; 0.793 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.563      ; 2.065      ;
; 0.793 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.563      ; 2.065      ;
; 0.793 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.563      ; 2.065      ;
; 0.793 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.563      ; 2.065      ;
; 0.793 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.563      ; 2.065      ;
; 0.823 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.557      ; 2.089      ;
; 0.823 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.557      ; 2.089      ;
; 0.823 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.557      ; 2.089      ;
; 0.823 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.557      ; 2.089      ;
; 0.823 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.557      ; 2.089      ;
; 0.823 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.557      ; 2.089      ;
; 0.823 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.557      ; 2.089      ;
; 1.210 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txClockCount[0] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.945      ; 1.759      ;
; 1.210 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txClockCount[1] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.945      ; 1.759      ;
; 1.210 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txClockCount[2] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.945      ; 1.759      ;
; 1.210 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txClockCount[3] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.945      ; 1.759      ;
; 1.210 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txState.dataBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.945      ; 1.759      ;
; 1.210 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txClockCount[4] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.945      ; 1.759      ;
; 1.210 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txClockCount[5] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.945      ; 1.759      ;
; 1.210 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txState.stopBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.945      ; 1.759      ;
; 1.256 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxClockCount[0] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.944      ; 1.804      ;
; 1.256 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxClockCount[1] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.944      ; 1.804      ;
; 1.256 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxClockCount[3] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.944      ; 1.804      ;
; 1.256 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxClockCount[4] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.944      ; 1.804      ;
; 1.256 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxClockCount[5] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.944      ; 1.804      ;
; 1.256 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxState.dataBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.944      ; 1.804      ;
; 1.256 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxBitCount[0]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.944      ; 1.804      ;
; 1.256 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxBitCount[1]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.944      ; 1.804      ;
; 1.256 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxBitCount[2]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.944      ; 1.804      ;
; 1.256 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxBitCount[3]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.944      ; 1.804      ;
; 1.256 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxState.stopBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.944      ; 1.804      ;
; 1.256 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxClockCount[2] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.944      ; 1.804      ;
; 1.291 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxState.idle    ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.938      ; 1.833      ;
; 1.291 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txBitCount[0]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.938      ; 1.833      ;
; 1.291 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txBitCount[1]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.938      ; 1.833      ;
; 1.291 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txBitCount[2]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.938      ; 1.833      ;
; 1.291 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txBitCount[3]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.938      ; 1.833      ;
; 1.291 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txState.idle    ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.938      ; 1.833      ;
; 1.291 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txByteSent      ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.938      ; 1.833      ;
; 1.741 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[0] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.740      ; 2.085      ;
; 1.741 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[1] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.740      ; 2.085      ;
; 1.741 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[2] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.740      ; 2.085      ;
; 1.741 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[3] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.740      ; 2.085      ;
; 1.741 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txState.dataBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.740      ; 2.085      ;
; 1.741 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[4] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.740      ; 2.085      ;
; 1.741 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[5] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.740      ; 2.085      ;
; 1.741 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txState.stopBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.740      ; 2.085      ;
; 1.773 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[0] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.739      ; 2.116      ;
; 1.773 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[1] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.739      ; 2.116      ;
; 1.773 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[3] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.739      ; 2.116      ;
; 1.773 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[4] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.739      ; 2.116      ;
; 1.773 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[5] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.739      ; 2.116      ;
; 1.773 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxState.dataBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.739      ; 2.116      ;
; 1.773 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxBitCount[0]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.739      ; 2.116      ;
; 1.773 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxBitCount[1]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.739      ; 2.116      ;
; 1.773 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxBitCount[2]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.739      ; 2.116      ;
; 1.773 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxBitCount[3]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.739      ; 2.116      ;
; 1.773 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxState.stopBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.739      ; 2.116      ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'BRG:brg3|baud_clk'                                                                                                ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                          ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; 0.338 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.417      ; 1.964      ;
; 0.338 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.417      ; 1.964      ;
; 0.338 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.417      ; 1.964      ;
; 0.338 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.417      ; 1.964      ;
; 0.338 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.417      ; 1.964      ;
; 0.338 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.417      ; 1.964      ;
; 0.338 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.417      ; 1.964      ;
; 0.338 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.417      ; 1.964      ;
; 0.338 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.417      ; 1.964      ;
; 0.338 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.417      ; 1.964      ;
; 0.338 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.417      ; 1.964      ;
; 0.359 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.417      ; 1.985      ;
; 0.359 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.417      ; 1.985      ;
; 0.382 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.412      ; 2.003      ;
; 0.430 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.412      ; 2.051      ;
; 0.430 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.412      ; 2.051      ;
; 0.430 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.412      ; 2.051      ;
; 0.430 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.412      ; 2.051      ;
; 0.430 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.412      ; 2.051      ;
; 0.430 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.412      ; 2.051      ;
; 0.430 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.412      ; 2.051      ;
; 0.430 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.412      ; 2.051      ;
; 0.436 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.412      ; 2.057      ;
; 0.436 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.412      ; 2.057      ;
; 0.436 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.412      ; 2.057      ;
; 0.436 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.412      ; 2.057      ;
; 0.436 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.412      ; 2.057      ;
; 0.815 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.417      ; 1.941      ;
; 0.815 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.417      ; 1.941      ;
; 0.815 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.417      ; 1.941      ;
; 0.815 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.417      ; 1.941      ;
; 0.815 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.417      ; 1.941      ;
; 0.815 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.417      ; 1.941      ;
; 0.815 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.417      ; 1.941      ;
; 0.815 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.417      ; 1.941      ;
; 0.815 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.417      ; 1.941      ;
; 0.815 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.417      ; 1.941      ;
; 0.815 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.417      ; 1.941      ;
; 0.829 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.417      ; 1.955      ;
; 0.829 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.417      ; 1.955      ;
; 0.851 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.412      ; 1.972      ;
; 0.888 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.412      ; 2.009      ;
; 0.888 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.412      ; 2.009      ;
; 0.888 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.412      ; 2.009      ;
; 0.888 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.412      ; 2.009      ;
; 0.888 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.412      ; 2.009      ;
; 0.888 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.412      ; 2.009      ;
; 0.888 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.412      ; 2.009      ;
; 0.888 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.412      ; 2.009      ;
; 0.894 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.412      ; 2.015      ;
; 0.894 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.412      ; 2.015      ;
; 0.894 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.412      ; 2.015      ;
; 0.894 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.412      ; 2.015      ;
; 0.894 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.412      ; 2.015      ;
; 1.370 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[0] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.798      ; 1.772      ;
; 1.370 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[1] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.798      ; 1.772      ;
; 1.370 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[3] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.798      ; 1.772      ;
; 1.370 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[4] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.798      ; 1.772      ;
; 1.370 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[5] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.798      ; 1.772      ;
; 1.370 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxState.idle    ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.798      ; 1.772      ;
; 1.370 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[2] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.798      ; 1.772      ;
; 1.370 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxState.dataBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.798      ; 1.772      ;
; 1.370 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxBitCount[0]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.798      ; 1.772      ;
; 1.370 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxBitCount[3]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.798      ; 1.772      ;
; 1.370 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxState.stopBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.798      ; 1.772      ;
; 1.391 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxBitCount[1]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.798      ; 1.793      ;
; 1.391 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxBitCount[2]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.798      ; 1.793      ;
; 1.414 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txByteSent      ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.793      ; 1.811      ;
; 1.462 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txState.dataBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.793      ; 1.859      ;
; 1.462 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[0] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.793      ; 1.859      ;
; 1.462 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[1] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.793      ; 1.859      ;
; 1.462 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[2] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.793      ; 1.859      ;
; 1.462 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[4] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.793      ; 1.859      ;
; 1.462 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[5] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.793      ; 1.859      ;
; 1.462 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[3] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.793      ; 1.859      ;
; 1.462 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txState.stopBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.793      ; 1.859      ;
; 1.468 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txBitCount[0]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.793      ; 1.865      ;
; 1.468 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txBitCount[1]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.793      ; 1.865      ;
; 1.468 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txBitCount[2]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.793      ; 1.865      ;
; 1.468 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txBitCount[3]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.793      ; 1.865      ;
; 1.468 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txState.idle    ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.793      ; 1.865      ;
; 1.529 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxClockCount[0] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.798      ; 1.931      ;
; 1.529 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxClockCount[1] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.798      ; 1.931      ;
; 1.529 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxClockCount[3] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.798      ; 1.931      ;
; 1.529 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxClockCount[4] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.798      ; 1.931      ;
; 1.529 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxClockCount[5] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.798      ; 1.931      ;
; 1.529 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxState.idle    ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.798      ; 1.931      ;
; 1.529 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxClockCount[2] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.798      ; 1.931      ;
; 1.529 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxState.dataBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.798      ; 1.931      ;
; 1.529 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxBitCount[0]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.798      ; 1.931      ;
; 1.529 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxBitCount[3]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.798      ; 1.931      ;
; 1.529 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxState.stopBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.798      ; 1.931      ;
; 1.550 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxBitCount[1]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.798      ; 1.952      ;
; 1.550 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|rxBitCount[2]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.798      ; 1.952      ;
; 1.573 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io3|txByteSent      ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.793      ; 1.970      ;
; 1.580 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxClockCount[0] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.764      ; 1.948      ;
; 1.580 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxClockCount[1] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.764      ; 1.948      ;
; 1.580 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxClockCount[3] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.764      ; 1.948      ;
; 1.580 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxClockCount[4] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.764      ; 1.948      ;
; 1.580 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxClockCount[5] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.764      ; 1.948      ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.682      ;
; 0.663 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.783      ;
; 0.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.795      ;
; 0.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.889      ;
; 0.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.889      ;
; 0.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.889      ;
; 0.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.889      ;
; 0.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.889      ;
; 0.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.889      ;
; 0.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.889      ;
; 0.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.889      ;
; 0.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.889      ;
; 0.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.889      ;
; 0.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.889      ;
; 0.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.889      ;
; 0.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.939      ;
; 0.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.939      ;
; 0.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.939      ;
; 0.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.939      ;
; 0.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.939      ;
; 0.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.939      ;
; 0.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.939      ;
; 0.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.939      ;
; 0.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.939      ;
; 0.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.939      ;
; 0.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.939      ;
; 0.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.926      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.928      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.928      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.928      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.928      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.928      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.928      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.928      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.928      ;
; 0.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.941      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.946      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.946      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.946      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.946      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.946      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.946      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.946      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.946      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.946      ;
; 0.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.993      ;
; 0.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.993      ;
; 0.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.993      ;
; 0.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.993      ;
; 0.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.993      ;
; 0.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.993      ;
; 0.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.993      ;
; 0.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.040      ;
; 0.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.040      ;
; 0.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.040      ;
; 0.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.034      ;
; 0.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.034      ;
; 0.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.034      ;
; 0.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.034      ;
; 0.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.034      ;
; 0.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.034      ;
; 0.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.034      ;
; 1.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.310      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 9
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 347.223 ns




+---------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                   ;
+----------------------+-----------+---------+----------+---------+---------------------+
; Clock                ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack     ; -14.242   ; -0.876  ; -4.720   ; 0.257   ; -3.201              ;
;  BRG:brg1|baud_clk   ; -5.460    ; 0.139   ; -4.720   ; 0.311   ; -3.201              ;
;  BRG:brg2|baud_clk   ; -5.708    ; 0.151   ; -4.641   ; 0.257   ; -3.201              ;
;  BRG:brg3|baud_clk   ; -5.059    ; 0.148   ; -4.499   ; 0.338   ; -3.201              ;
;  BRG:brg4|baud_clk   ; -5.206    ; 0.171   ; -4.499   ; 0.284   ; -3.201              ;
;  T80s:cpu1|IORQ_n    ; -6.712    ; -0.876  ; N/A      ; N/A     ; -3.201              ;
;  altera_reserved_tck ; 45.687    ; 0.186   ; 96.599   ; 0.562   ; 49.264              ;
;  cpuClock            ; -14.242   ; 0.186   ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS      ; -5198.564 ; -28.614 ; -483.54  ; 0.0     ; -1471.54            ;
;  BRG:brg1|baud_clk   ; -217.738  ; 0.000   ; -124.880 ; 0.000   ; -83.953             ;
;  BRG:brg2|baud_clk   ; -222.933  ; 0.000   ; -120.682 ; 0.000   ; -83.953             ;
;  BRG:brg3|baud_clk   ; -216.210  ; 0.000   ; -119.005 ; 0.000   ; -83.953             ;
;  BRG:brg4|baud_clk   ; -221.793  ; 0.000   ; -118.973 ; 0.000   ; -83.953             ;
;  T80s:cpu1|IORQ_n    ; -546.399  ; -28.614 ; N/A      ; N/A     ; -610.817            ;
;  altera_reserved_tck ; 0.000     ; 0.000   ; 0.000    ; 0.000   ; 0.000               ;
;  cpuClock            ; -3773.491 ; 0.000   ; N/A      ; N/A     ; -524.911            ;
+----------------------+-----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sramAddress[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[16]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[17]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[18]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[19]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamWE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamOE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRam1CS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; txd1                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rts1                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; txd2                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rts2                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; txd3                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rts3                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; txd4                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rts4                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoR0             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoG0             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoB0             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoR1             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoG1             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoB1             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hSync               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vSync               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdCS                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdMOSI              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdSCLK              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; driveLED            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2Clk              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2Data             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; sramData[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[4]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[5]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[6]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[7]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2Clk              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2Data             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; n_extReset          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cts1                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cts2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cts3                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cts4                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdMISO              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rxd1                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rxd2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rxd3                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rxd4                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sramAddress[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sRamWE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sRamOE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; n_sRam1CS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; txd1                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; rts1                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; txd2                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; rts2                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; txd3                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; rts3                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; txd4                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; rts4                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; videoR0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; videoG0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; videoB0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; videoR1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; videoG1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; videoB1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; hSync               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; vSync               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdCS                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdMOSI              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdSCLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; driveLED            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramData[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; ps2Clk              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; ps2Data             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.98e-08 V                   ; 3.1 V               ; 2.98e-08 V          ; 0.219 V                              ; 0.23 V                               ; 1.1e-09 s                   ; 2.83e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.98e-08 V                  ; 3.1 V              ; 2.98e-08 V         ; 0.219 V                             ; 0.23 V                              ; 1.1e-09 s                  ; 2.83e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sramAddress[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamWE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamOE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; n_sRam1CS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; txd1                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; rts1                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; txd2                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; rts2                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; txd3                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; rts3                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; txd4                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; rts4                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; videoR0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; videoG0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; videoB0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; videoR1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; videoG1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; videoB1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; hSync               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; vSync               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdCS                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdMOSI              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdSCLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; driveLED            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramData[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; ps2Clk              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; ps2Data             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.29e-06 V                   ; 3.09 V              ; 2.29e-06 V          ; 0.086 V                              ; 0.101 V                              ; 1.33e-09 s                  ; 3.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.29e-06 V                  ; 3.09 V             ; 2.29e-06 V         ; 0.086 V                             ; 0.101 V                             ; 1.33e-09 s                 ; 3.62e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sramAddress[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sRamWE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sRamOE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; n_sRam1CS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; txd1                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; rts1                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; txd2                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; rts2                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; txd3                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; rts3                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; txd4                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; rts4                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; videoR0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; videoG0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; videoB0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; videoR1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; videoG1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; videoB1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; hSync               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; vSync               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdCS                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdMOSI              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdSCLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; driveLED            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramData[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; ps2Clk              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; ps2Data             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.7e-07 V                    ; 3.51 V              ; -0.00915 V          ; 0.24 V                               ; 0.283 V                              ; 8.78e-10 s                  ; 2.48e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 5.7e-07 V                   ; 3.51 V             ; -0.00915 V         ; 0.24 V                              ; 0.283 V                             ; 8.78e-10 s                 ; 2.48e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1241     ; 0        ; 32       ; 0        ;
; BRG:brg1|baud_clk   ; BRG:brg1|baud_clk   ; 0        ; 0        ; 0        ; 772      ;
; cpuClock            ; BRG:brg1|baud_clk   ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n    ; BRG:brg1|baud_clk   ; 0        ; 0        ; 27       ; 58       ;
; BRG:brg2|baud_clk   ; BRG:brg2|baud_clk   ; 0        ; 0        ; 0        ; 772      ;
; cpuClock            ; BRG:brg2|baud_clk   ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n    ; BRG:brg2|baud_clk   ; 0        ; 0        ; 27       ; 58       ;
; BRG:brg3|baud_clk   ; BRG:brg3|baud_clk   ; 0        ; 0        ; 0        ; 772      ;
; cpuClock            ; BRG:brg3|baud_clk   ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n    ; BRG:brg3|baud_clk   ; 0        ; 0        ; 27       ; 58       ;
; BRG:brg4|baud_clk   ; BRG:brg4|baud_clk   ; 0        ; 0        ; 0        ; 772      ;
; cpuClock            ; BRG:brg4|baud_clk   ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n    ; BRG:brg4|baud_clk   ; 0        ; 0        ; 27       ; 58       ;
; cpuClock            ; cpuClock            ; 11457016 ; 0        ; 0        ; 0        ;
; T80s:cpu1|IORQ_n    ; cpuClock            ; 598      ; 514      ; 0        ; 0        ;
; BRG:brg1|baud_clk   ; T80s:cpu1|IORQ_n    ; 0        ; 56       ; 0        ; 1        ;
; BRG:brg2|baud_clk   ; T80s:cpu1|IORQ_n    ; 0        ; 56       ; 0        ; 1        ;
; BRG:brg3|baud_clk   ; T80s:cpu1|IORQ_n    ; 0        ; 56       ; 0        ; 1        ;
; BRG:brg4|baud_clk   ; T80s:cpu1|IORQ_n    ; 0        ; 56       ; 0        ; 1        ;
; cpuClock            ; T80s:cpu1|IORQ_n    ; 389      ; 0        ; 453      ; 0        ;
; T80s:cpu1|IORQ_n    ; T80s:cpu1|IORQ_n    ; 713      ; 25       ; 0        ; 74       ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1241     ; 0        ; 32       ; 0        ;
; BRG:brg1|baud_clk   ; BRG:brg1|baud_clk   ; 0        ; 0        ; 0        ; 772      ;
; cpuClock            ; BRG:brg1|baud_clk   ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n    ; BRG:brg1|baud_clk   ; 0        ; 0        ; 27       ; 58       ;
; BRG:brg2|baud_clk   ; BRG:brg2|baud_clk   ; 0        ; 0        ; 0        ; 772      ;
; cpuClock            ; BRG:brg2|baud_clk   ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n    ; BRG:brg2|baud_clk   ; 0        ; 0        ; 27       ; 58       ;
; BRG:brg3|baud_clk   ; BRG:brg3|baud_clk   ; 0        ; 0        ; 0        ; 772      ;
; cpuClock            ; BRG:brg3|baud_clk   ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n    ; BRG:brg3|baud_clk   ; 0        ; 0        ; 27       ; 58       ;
; BRG:brg4|baud_clk   ; BRG:brg4|baud_clk   ; 0        ; 0        ; 0        ; 772      ;
; cpuClock            ; BRG:brg4|baud_clk   ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n    ; BRG:brg4|baud_clk   ; 0        ; 0        ; 27       ; 58       ;
; cpuClock            ; cpuClock            ; 11457016 ; 0        ; 0        ; 0        ;
; T80s:cpu1|IORQ_n    ; cpuClock            ; 598      ; 514      ; 0        ; 0        ;
; BRG:brg1|baud_clk   ; T80s:cpu1|IORQ_n    ; 0        ; 56       ; 0        ; 1        ;
; BRG:brg2|baud_clk   ; T80s:cpu1|IORQ_n    ; 0        ; 56       ; 0        ; 1        ;
; BRG:brg3|baud_clk   ; T80s:cpu1|IORQ_n    ; 0        ; 56       ; 0        ; 1        ;
; BRG:brg4|baud_clk   ; T80s:cpu1|IORQ_n    ; 0        ; 56       ; 0        ; 1        ;
; cpuClock            ; T80s:cpu1|IORQ_n    ; 389      ; 0        ; 453      ; 0        ;
; T80s:cpu1|IORQ_n    ; T80s:cpu1|IORQ_n    ; 713      ; 25       ; 0        ; 74       ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 63       ; 0        ; 0        ; 0        ;
; cpuClock            ; BRG:brg1|baud_clk   ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n    ; BRG:brg1|baud_clk   ; 0        ; 0        ; 27       ; 27       ;
; cpuClock            ; BRG:brg2|baud_clk   ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n    ; BRG:brg2|baud_clk   ; 0        ; 0        ; 27       ; 27       ;
; cpuClock            ; BRG:brg3|baud_clk   ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n    ; BRG:brg3|baud_clk   ; 0        ; 0        ; 27       ; 27       ;
; cpuClock            ; BRG:brg4|baud_clk   ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n    ; BRG:brg4|baud_clk   ; 0        ; 0        ; 27       ; 27       ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 63       ; 0        ; 0        ; 0        ;
; cpuClock            ; BRG:brg1|baud_clk   ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n    ; BRG:brg1|baud_clk   ; 0        ; 0        ; 27       ; 27       ;
; cpuClock            ; BRG:brg2|baud_clk   ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n    ; BRG:brg2|baud_clk   ; 0        ; 0        ; 27       ; 27       ;
; cpuClock            ; BRG:brg3|baud_clk   ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n    ; BRG:brg3|baud_clk   ; 0        ; 0        ; 27       ; 27       ;
; cpuClock            ; BRG:brg4|baud_clk   ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n    ; BRG:brg4|baud_clk   ; 0        ; 0        ; 27       ; 27       ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 22    ; 22   ;
; Unconstrained Input Port Paths  ; 901   ; 901  ;
; Unconstrained Output Ports      ; 54    ; 54   ;
; Unconstrained Output Port Paths ; 109   ; 109  ;
+---------------------------------+-------+------+


+------------------------------------------------------------------+
; Clock Status Summary                                             ;
+---------------------+---------------------+------+---------------+
; Target              ; Clock               ; Type ; Status        ;
+---------------------+---------------------+------+---------------+
; BRG:brg1|baud_clk   ; BRG:brg1|baud_clk   ; Base ; Constrained   ;
; BRG:brg2|baud_clk   ; BRG:brg2|baud_clk   ; Base ; Constrained   ;
; BRG:brg3|baud_clk   ; BRG:brg3|baud_clk   ; Base ; Constrained   ;
; BRG:brg4|baud_clk   ; BRG:brg4|baud_clk   ; Base ; Constrained   ;
; T80s:cpu1|IORQ_n    ; T80s:cpu1|IORQ_n    ; Base ; Constrained   ;
; altera_reserved_tck ; altera_reserved_tck ; Base ; Constrained   ;
; clk                 ;                     ; Base ; Unconstrained ;
; cpuClock            ; cpuClock            ; Base ; Constrained   ;
+---------------------+---------------------+------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cts1                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cts2                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cts3                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cts4                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_extReset          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Clk              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Data             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd1                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd2                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd3                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd4                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdMISO              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[3]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[4]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[5]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[6]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[7]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; driveLED            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hSync               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_sRam1CS           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_sRamOE            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_sRamWE            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Clk              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Data             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts1                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts2                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts3                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts4                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdCS                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdMOSI              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdSCLK              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[16]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[17]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[18]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[19]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txd1                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txd2                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txd3                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txd4                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vSync               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoB0             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoB1             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoG0             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoG1             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoR0             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoR1             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cts1                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cts2                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cts3                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cts4                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_extReset          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Clk              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Data             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd1                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd2                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd3                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd4                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdMISO              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[3]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[4]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[5]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[6]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[7]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; driveLED            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hSync               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_sRam1CS           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_sRamOE            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_sRamWE            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Clk              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Data             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts1                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts2                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts3                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts4                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdCS                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdMOSI              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdSCLK              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[16]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[17]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[18]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[19]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txd1                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txd2                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txd3                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txd4                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vSync               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoB0             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoB1             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoG0             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoG1             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoR0             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoR1             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sat Jun 05 06:35:02 2021
Info: Command: quartus_sta Microcomputer -c Microcomputer
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Microcomputer.sdc'
Warning (332174): Ignored filter at Microcomputer.sdc(41): clk25 could not be matched with a port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 41
Warning (332049): Ignored create_clock at Microcomputer.sdc(41): Argument <targets> is an empty collection File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 41
    Info (332050): create_clock -name {clk25} -period 40.000 -waveform { 0.000 20.000 } [get_ports {clk25}] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 41
Warning (332174): Ignored filter at Microcomputer.sdc(54): pll|altpll_component|auto_generated|pll1|inclk[0] could not be matched with a pin File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 54
Warning (332174): Ignored filter at Microcomputer.sdc(54): pll|altpll_component|auto_generated|pll1|clk[0] could not be matched with a pin File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 54
Critical Warning (332049): Ignored create_generated_clock at Microcomputer.sdc(54): Argument <targets> is an empty collection File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 54
    Info (332050): create_generated_clock -name {pll|altpll_component|auto_generated|pll1|clk[0]} -source [get_pins {pll|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 2 -master_clock {clk25} [get_pins {pll|altpll_component|auto_generated|pll1|clk[0]}]  File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 54
Warning (332049): Ignored create_generated_clock at Microcomputer.sdc(54): Argument -source is an empty collection File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 54
Warning (332174): Ignored filter at Microcomputer.sdc(71): pll|altpll_component|auto_generated|pll1|clk[0] could not be matched with a clock File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 71
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(71): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 71
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg2|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 71
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(72): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 72
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg2|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 72
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(73): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 73
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg2|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 73
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(74): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 74
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg2|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 74
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(79): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 79
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg2|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 79
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(80): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 80
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg2|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 80
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(81): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 81
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg2|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 81
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(82): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 82
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg2|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 82
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(87): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 87
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg4|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 87
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(88): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 88
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg4|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 88
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(89): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 89
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg4|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 89
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(90): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 90
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg4|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 90
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(95): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 95
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg4|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 95
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(96): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 96
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg4|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 96
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(97): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 97
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg4|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 97
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(98): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 98
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg4|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 98
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(103): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 103
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg1|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 103
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(104): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 104
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg1|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 104
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(105): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 105
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg1|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 105
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(106): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 106
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg1|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 106
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(111): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 111
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg1|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 111
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(112): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 112
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg1|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 112
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(113): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 113
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg1|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 113
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(114): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 114
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg1|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 114
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(119): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 119
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg3|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 119
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(120): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 120
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg3|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 120
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(121): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 121
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg3|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 121
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(122): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 122
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg3|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 122
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(127): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 127
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg3|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 127
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(128): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 128
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg3|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 128
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(129): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 129
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg3|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 129
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(130): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 130
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg3|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 130
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(143): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 143
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {cpuClock}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 143
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(144): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 144
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {cpuClock}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 144
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(145): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 145
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {cpuClock}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 145
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(146): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 146
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {cpuClock}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 146
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(159): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 159
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {cpuClock}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 159
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(160): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 160
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {cpuClock}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 160
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(161): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 161
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {cpuClock}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 161
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(162): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 162
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {cpuClock}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 162
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(175): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 175
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {T80s:cpu1|IORQ_n}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 175
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(176): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 176
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {T80s:cpu1|IORQ_n}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 176
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(177): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 177
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {T80s:cpu1|IORQ_n}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 177
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(178): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 178
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {T80s:cpu1|IORQ_n}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 178
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(191): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 191
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {T80s:cpu1|IORQ_n}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 191
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(192): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 192
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {T80s:cpu1|IORQ_n}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 192
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(193): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 193
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {T80s:cpu1|IORQ_n}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 193
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(194): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 194
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {T80s:cpu1|IORQ_n}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 194
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(195): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 195
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg2|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 195
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(196): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 196
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg2|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 196
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(197): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 197
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg2|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 197
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(198): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 198
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg2|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 198
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(199): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 199
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg4|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 199
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(200): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 200
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg4|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 200
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(201): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 201
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg4|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 201
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(202): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 202
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg4|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 202
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(203): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 203
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg1|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 203
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(204): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 204
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg1|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 204
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(205): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 205
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg1|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 205
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(206): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 206
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg1|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 206
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(207): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 207
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg3|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 207
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(208): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 208
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg3|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 208
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(209): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 209
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg3|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 209
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(210): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 210
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg3|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 210
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(211): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 211
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cpuClock}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 211
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(212): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 212
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cpuClock}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 212
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(213): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 213
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cpuClock}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 213
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(214): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 214
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cpuClock}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 214
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(215): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 215
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {T80s:cpu1|IORQ_n}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 215
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(216): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 216
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {T80s:cpu1|IORQ_n}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 216
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(217): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 217
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {T80s:cpu1|IORQ_n}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 217
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(218): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 218
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {T80s:cpu1|IORQ_n}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 218
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(219): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 219
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 219
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(219): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 219
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(220): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 220
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 220
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(220): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 220
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(221): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 221
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg2|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 221
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(222): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 222
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg2|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 222
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(223): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 223
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg2|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 223
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(224): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 224
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg2|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 224
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(225): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 225
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg4|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 225
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(226): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 226
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg4|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 226
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(227): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 227
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg4|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 227
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(228): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 228
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg4|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 228
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(229): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 229
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg1|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 229
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(230): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 230
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg1|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 230
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(231): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 231
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg1|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 231
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(232): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 232
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg1|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 232
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(233): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 233
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg3|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 233
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(234): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 234
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg3|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 234
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(235): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 235
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg3|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 235
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(236): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 236
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg3|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 236
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(237): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 237
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cpuClock}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 237
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(238): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 238
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cpuClock}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 238
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(239): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 239
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cpuClock}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 239
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(240): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 240
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cpuClock}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 240
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(241): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 241
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {T80s:cpu1|IORQ_n}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 241
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(242): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 242
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {T80s:cpu1|IORQ_n}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 242
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(243): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 243
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {T80s:cpu1|IORQ_n}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 243
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(244): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 244
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {T80s:cpu1|IORQ_n}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 244
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(245): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 245
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 245
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(245): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 245
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(246): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 246
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 246
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(246): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 246
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sd_controller:sd1|data_sig[7] is being clocked by clk
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -14.242
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.242           -3773.491 cpuClock 
    Info (332119):    -6.712            -546.399 T80s:cpu1|IORQ_n 
    Info (332119):    -5.708            -222.933 BRG:brg2|baud_clk 
    Info (332119):    -5.460            -217.738 BRG:brg1|baud_clk 
    Info (332119):    -5.206            -221.793 BRG:brg4|baud_clk 
    Info (332119):    -5.059            -216.210 BRG:brg3|baud_clk 
    Info (332119):    45.687               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is -0.876
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.876             -24.617 T80s:cpu1|IORQ_n 
    Info (332119):     0.394               0.000 BRG:brg3|baud_clk 
    Info (332119):     0.397               0.000 BRG:brg2|baud_clk 
    Info (332119):     0.448               0.000 BRG:brg4|baud_clk 
    Info (332119):     0.455               0.000 BRG:brg1|baud_clk 
    Info (332119):     0.456               0.000 altera_reserved_tck 
    Info (332119):     0.456               0.000 cpuClock 
Info (332146): Worst-case recovery slack is -4.720
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.720            -124.880 BRG:brg1|baud_clk 
    Info (332119):    -4.641            -120.682 BRG:brg2|baud_clk 
    Info (332119):    -4.499            -119.005 BRG:brg3|baud_clk 
    Info (332119):    -4.499            -118.973 BRG:brg4|baud_clk 
    Info (332119):    96.599               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.805
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.805               0.000 BRG:brg2|baud_clk 
    Info (332119):     0.993               0.000 BRG:brg4|baud_clk 
    Info (332119):     1.066               0.000 BRG:brg1|baud_clk 
    Info (332119):     1.130               0.000 BRG:brg3|baud_clk 
    Info (332119):     1.329               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -610.817 T80s:cpu1|IORQ_n 
    Info (332119):    -3.201             -83.953 BRG:brg1|baud_clk 
    Info (332119):    -3.201             -83.953 BRG:brg2|baud_clk 
    Info (332119):    -3.201             -83.953 BRG:brg3|baud_clk 
    Info (332119):    -3.201             -83.953 BRG:brg4|baud_clk 
    Info (332119):    -1.487            -524.911 cpuClock 
    Info (332119):    49.417               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 342.708 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sd_controller:sd1|data_sig[7] is being clocked by clk
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -13.295
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.295           -3531.845 cpuClock 
    Info (332119):    -6.184            -511.178 T80s:cpu1|IORQ_n 
    Info (332119):    -5.296            -207.092 BRG:brg2|baud_clk 
    Info (332119):    -5.099            -203.943 BRG:brg1|baud_clk 
    Info (332119):    -4.833            -206.336 BRG:brg4|baud_clk 
    Info (332119):    -4.741            -200.995 BRG:brg3|baud_clk 
    Info (332119):    46.044               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is -0.800
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.800             -28.614 T80s:cpu1|IORQ_n 
    Info (332119):     0.368               0.000 BRG:brg3|baud_clk 
    Info (332119):     0.369               0.000 BRG:brg2|baud_clk 
    Info (332119):     0.402               0.000 cpuClock 
    Info (332119):     0.403               0.000 altera_reserved_tck 
    Info (332119):     0.405               0.000 BRG:brg1|baud_clk 
    Info (332119):     0.405               0.000 BRG:brg4|baud_clk 
Info (332146): Worst-case recovery slack is -4.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.452            -117.700 BRG:brg1|baud_clk 
    Info (332119):    -4.403            -114.321 BRG:brg2|baud_clk 
    Info (332119):    -4.268            -112.810 BRG:brg4|baud_clk 
    Info (332119):    -4.265            -112.949 BRG:brg3|baud_clk 
    Info (332119):    96.780               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.796
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.796               0.000 BRG:brg2|baud_clk 
    Info (332119):     0.995               0.000 BRG:brg4|baud_clk 
    Info (332119):     1.043               0.000 BRG:brg1|baud_clk 
    Info (332119):     1.115               0.000 BRG:brg3|baud_clk 
    Info (332119):     1.230               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -605.680 T80s:cpu1|IORQ_n 
    Info (332119):    -3.201             -83.953 BRG:brg1|baud_clk 
    Info (332119):    -3.201             -83.953 BRG:brg2|baud_clk 
    Info (332119):    -3.201             -83.953 BRG:brg3|baud_clk 
    Info (332119):    -3.201             -83.953 BRG:brg4|baud_clk 
    Info (332119):    -1.487            -524.911 cpuClock 
    Info (332119):    49.264               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 343.357 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sd_controller:sd1|data_sig[7] is being clocked by clk
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.644
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.644           -1451.385 cpuClock 
    Info (332119):    -2.145            -138.849 T80s:cpu1|IORQ_n 
    Info (332119):    -2.138             -69.298 BRG:brg2|baud_clk 
    Info (332119):    -2.058             -68.443 BRG:brg1|baud_clk 
    Info (332119):    -1.901             -69.467 BRG:brg4|baud_clk 
    Info (332119):    -1.777             -66.167 BRG:brg3|baud_clk 
    Info (332119):    48.393               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is -0.185
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.185              -2.168 T80s:cpu1|IORQ_n 
    Info (332119):     0.139               0.000 BRG:brg1|baud_clk 
    Info (332119):     0.148               0.000 BRG:brg3|baud_clk 
    Info (332119):     0.151               0.000 BRG:brg2|baud_clk 
    Info (332119):     0.171               0.000 BRG:brg4|baud_clk 
    Info (332119):     0.186               0.000 altera_reserved_tck 
    Info (332119):     0.186               0.000 cpuClock 
Info (332146): Worst-case recovery slack is -1.747
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.747             -44.786 BRG:brg2|baud_clk 
    Info (332119):    -1.698             -44.268 BRG:brg4|baud_clk 
    Info (332119):    -1.669             -43.650 BRG:brg3|baud_clk 
    Info (332119):    -1.594             -41.894 BRG:brg1|baud_clk 
    Info (332119):    98.418               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.257
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.257               0.000 BRG:brg2|baud_clk 
    Info (332119):     0.284               0.000 BRG:brg4|baud_clk 
    Info (332119):     0.311               0.000 BRG:brg1|baud_clk 
    Info (332119):     0.338               0.000 BRG:brg3|baud_clk 
    Info (332119):     0.562               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000            -353.000 cpuClock 
    Info (332119):    -1.000            -281.326 T80s:cpu1|IORQ_n 
    Info (332119):    -1.000             -53.000 BRG:brg1|baud_clk 
    Info (332119):    -1.000             -53.000 BRG:brg2|baud_clk 
    Info (332119):    -1.000             -53.000 BRG:brg3|baud_clk 
    Info (332119):    -1.000             -53.000 BRG:brg4|baud_clk 
    Info (332119):    49.293               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 347.223 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 127 warnings
    Info: Peak virtual memory: 4840 megabytes
    Info: Processing ended: Sat Jun 05 06:35:10 2021
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:09


