// Seed: 3181244383
module module_0 (
    output reg id_0,
    output id_1
);
  always #1 if (id_2 ? 1'b0 : 1) id_0 <= id_2;
  type_5(
      1, (1'h0), 1'h0, id_0 * 1 - 1, (1)
  );
  logic id_3;
endmodule
