// Seed: 1551555163
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  module_0(
      id_1, id_6
  );
  tri id_8;
  assign id_3 = id_8 == id_3;
  wire id_9;
  wire id_10;
endmodule
module module_2;
  specify
    (id_1 => id_2) = 1;
  endspecify module_0(
      id_2, id_1
  );
endmodule
