{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642739812403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642739812416 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 20 20:36:52 2022 " "Processing started: Thu Jan 20 20:36:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642739812416 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642739812416 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642739812416 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1642739812856 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642739812856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexors/multiplexor4to1.sv 2 2 " "Found 2 design units, including 2 entities, in source file multiplexors/multiplexor4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor4to1 " "Found entity 1: multiplexor4to1" {  } { { "multiplexors/multiplexor4to1.sv" "" { Text "D:/EE/ee469labs/lab2/multiplexors/multiplexor4to1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642739822290 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_testbench " "Found entity 2: mux4_1_testbench" {  } { { "multiplexors/multiplexor4to1.sv" "" { Text "D:/EE/ee469labs/lab2/multiplexors/multiplexor4to1.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642739822290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642739822290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexors/multiplexor2to1.sv 2 2 " "Found 2 design units, including 2 entities, in source file multiplexors/multiplexor2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor2to1 " "Found entity 1: multiplexor2to1" {  } { { "multiplexors/multiplexor2to1.sv" "" { Text "D:/EE/ee469labs/lab2/multiplexors/multiplexor2to1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642739822292 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplexor2to1_testbench " "Found entity 2: multiplexor2to1_testbench" {  } { { "multiplexors/multiplexor2to1.sv" "" { Text "D:/EE/ee469labs/lab2/multiplexors/multiplexor2to1.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642739822292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642739822292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "D:/EE/ee469labs/lab2/math.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642739822295 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "D:/EE/ee469labs/lab2/math.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642739822295 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "D:/EE/ee469labs/lab2/math.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642739822295 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "D:/EE/ee469labs/lab2/math.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642739822295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642739822295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "D:/EE/ee469labs/lab2/D_FF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642739822297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642739822297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alustim.sv 1 1 " "Found 1 design units, including 1 entities, in source file alustim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alustim " "Found entity 1: alustim" {  } { { "alustim.sv" "" { Text "D:/EE/ee469labs/lab2/alustim.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642739822299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642739822299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "D:/EE/ee469labs/lab2/alu.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642739822301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642739822301 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "c6 alu_1bit_slice.sv(42) " "Verilog HDL Declaration error at alu_1bit_slice.sv(42): identifier \"c6\" is already declared in the present scope" {  } { { "alu_1bit_slice.sv" "" { Text "D:/EE/ee469labs/lab2/alu_1bit_slice.sv" 42 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1642739822303 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "alu_1bit_slice alu_1bit_slice.sv(10) " "Ignored design unit \"alu_1bit_slice\" at alu_1bit_slice.sv(10) due to previous errors" {  } { { "alu_1bit_slice.sv" "" { Text "D:/EE/ee469labs/lab2/alu_1bit_slice.sv" 10 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1642739822303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1bit_slice.sv 0 0 " "Found 0 design units, including 0 entities, in source file alu_1bit_slice.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642739822303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.sv" "" { Text "D:/EE/ee469labs/lab2/fullAdder.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642739822305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642739822305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexors/multiplexor32to1.sv 2 2 " "Found 2 design units, including 2 entities, in source file multiplexors/multiplexor32to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor32to1 " "Found entity 1: multiplexor32to1" {  } { { "multiplexors/multiplexor32to1.sv" "" { Text "D:/EE/ee469labs/lab2/multiplexors/multiplexor32to1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642739822307 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32_1_testbench " "Found entity 2: mux32_1_testbench" {  } { { "multiplexors/multiplexor32to1.sv" "" { Text "D:/EE/ee469labs/lab2/multiplexors/multiplexor32to1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642739822307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642739822307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexors/multiplexor16to1.sv 2 2 " "Found 2 design units, including 2 entities, in source file multiplexors/multiplexor16to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor16to1 " "Found entity 1: multiplexor16to1" {  } { { "multiplexors/multiplexor16to1.sv" "" { Text "D:/EE/ee469labs/lab2/multiplexors/multiplexor16to1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642739822309 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux16_1_testbench " "Found entity 2: mux16_1_testbench" {  } { { "multiplexors/multiplexor16to1.sv" "" { Text "D:/EE/ee469labs/lab2/multiplexors/multiplexor16to1.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642739822309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642739822309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_8to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8to1 " "Found entity 1: mux_8to1" {  } { { "mux_8to1.sv" "" { Text "D:/EE/ee469labs/lab2/mux_8to1.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642739822311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642739822311 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/EE/ee469labs/lab2/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file D:/EE/ee469labs/lab2/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642739822346 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642739822461 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 20 20:37:02 2022 " "Processing ended: Thu Jan 20 20:37:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642739822461 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642739822461 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642739822461 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642739822461 ""}
