// Seed: 3059231746
module module_0 (
    output wire id_0,
    input  tri0 id_1
);
  wire id_3;
  tri  id_4;
  wire id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  assign id_4 = 1;
  assign id_0 = id_11;
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input wire id_5,
    input supply1 id_6,
    output wor id_7,
    input wor id_8,
    input supply1 id_9,
    output tri1 id_10
);
  assign id_0 = id_6;
  uwire id_12;
  module_0 modCall_1 (
      id_10,
      id_4
  );
  assign modCall_1.id_8 = 0;
  assign id_10 = 1;
  logic [7:0] id_13;
  assign id_12 = 1;
  assign id_12 = 1 && id_9 ? id_13[""] & 1 : id_4;
endmodule
