

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_164_13'
================================================================
* Date:           Sun Nov 13 23:03:29 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        serialization_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  8.000 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12|  96.000 ns|  96.000 ns|   12|   12|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_164_13  |       10|       10|         8|          1|          1|     4|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    215|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     180|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     180|    319|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln165_1_fu_154_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln165_fu_144_p2        |         +|   0|  0|  39|          32|          32|
    |add_ln167_fu_171_p2        |         +|   0|  0|  39|          32|           3|
    |j_7_fu_131_p2              |         +|   0|  0|  11|           3|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln164_fu_125_p2       |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln166_fu_165_p2       |      icmp|   0|  0|   8|           3|           2|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |select_ln166_fu_177_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 215|         141|         142|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |dst_counter_fu_72        |   9|          2|   32|         64|
    |gmem_blk_n_AW            |   9|          2|    1|          2|
    |gmem_blk_n_B             |   9|          2|    1|          2|
    |gmem_blk_n_W             |   9|          2|    1|          2|
    |j_fu_68                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   41|         82|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |dst_counter_fu_72                 |  32|   0|   32|          0|
    |gmem_addr_reg_223                 |  64|   0|   64|          0|
    |icmp_ln164_reg_219                |   1|   0|    1|          0|
    |j_fu_68                           |   3|   0|    3|          0|
    |icmp_ln164_reg_219                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 180|  32|  117|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_164_13|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_164_13|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_164_13|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_164_13|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_164_13|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_164_13|  return value|
|m_axi_gmem_AWVALID         |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWREADY         |   in|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWADDR          |  out|   64|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWID            |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWLEN           |  out|   32|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWSIZE          |  out|    3|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWBURST         |  out|    2|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWLOCK          |  out|    2|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWCACHE         |  out|    4|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWPROT          |  out|    3|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWQOS           |  out|    4|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWREGION        |  out|    4|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWUSER          |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_WVALID          |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_WREADY          |   in|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_WDATA           |  out|    8|       m_axi|                            gmem|       pointer|
|m_axi_gmem_WSTRB           |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_WLAST           |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_WID             |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_WUSER           |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARVALID         |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARREADY         |   in|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARADDR          |  out|   64|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARID            |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARLEN           |  out|   32|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARSIZE          |  out|    3|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARBURST         |  out|    2|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARLOCK          |  out|    2|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARCACHE         |  out|    4|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARPROT          |  out|    3|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARQOS           |  out|    4|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARREGION        |  out|    4|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARUSER          |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_RVALID          |   in|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_RREADY          |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_RDATA           |   in|    8|       m_axi|                            gmem|       pointer|
|m_axi_gmem_RLAST           |   in|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_RID             |   in|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_RFIFONUM        |   in|   11|       m_axi|                            gmem|       pointer|
|m_axi_gmem_RUSER           |   in|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_RRESP           |   in|    2|       m_axi|                            gmem|       pointer|
|m_axi_gmem_BVALID          |   in|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_BREADY          |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_BRESP           |   in|    2|       m_axi|                            gmem|       pointer|
|m_axi_gmem_BID             |   in|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_BUSER           |   in|    1|       m_axi|                            gmem|       pointer|
|dst_counter_15_reload      |   in|   32|     ap_none|           dst_counter_15_reload|        scalar|
|dst_buff                   |   in|   64|     ap_none|                        dst_buff|        scalar|
|dst_counter_18_out         |  out|   32|      ap_vld|              dst_counter_18_out|       pointer|
|dst_counter_18_out_ap_vld  |  out|    1|      ap_vld|              dst_counter_18_out|       pointer|
+---------------------------+-----+-----+------------+--------------------------------+--------------+

