Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot FIFO_TB_behav xil_defaultlib.FIFO_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/michael/Documents/personalProj/Nandland/chapter6/Self_Contained_Modules/Self_Contained_Modules.srcs/sources_1/new/RAM.sv" Line 2. Module RAM(WIDTH=8,DEPTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/michael/Documents/personalProj/Nandland/chapter6/Self_Contained_Modules/Self_Contained_Modules.srcs/sources_1/new/RAM.sv" Line 2. Module RAM(WIDTH=8,DEPTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/michael/Documents/personalProj/Nandland/chapter6/Self_Contained_Modules/Self_Contained_Modules.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/michael/Documents/personalProj/Nandland/chapter6/Self_Contained_Modules/Self_Contained_Modules.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RAM(WIDTH=8,DEPTH=4)
Compiling module xil_defaultlib.FIFO(DEPTH=4)
Compiling module xil_defaultlib.FIFO_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIFO_TB_behav
