{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665172139949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665172139950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 16:48:59 2022 " "Processing started: Fri Oct 07 16:48:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665172139950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665172139950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665172139950 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1665172140319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.v" "" { Text "C:/Users/rodri/Downloads/SD/AtividadeSD-Rodrigo Leandro/top_level/top_level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665172140368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665172140368 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Verilog3.v " "Can't analyze file -- file Verilog3.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1665172140373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/rodri/Downloads/SD/AtividadeSD-Rodrigo Leandro/top_level/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665172140376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665172140376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "C:/Users/rodri/Downloads/SD/AtividadeSD-Rodrigo Leandro/top_level/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665172140378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665172140378 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1665172140414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:mem_i " "Elaborating entity \"memory\" for hierarchy \"memory:mem_i\"" {  } { { "top_level.v" "mem_i" { Text "C:/Users/rodri/Downloads/SD/AtividadeSD-Rodrigo Leandro/top_level/top_level.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665172140426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ula_i " "Elaborating entity \"ula\" for hierarchy \"ula:ula_i\"" {  } { { "top_level.v" "ula_i" { Text "C:/Users/rodri/Downloads/SD/AtividadeSD-Rodrigo Leandro/top_level/top_level.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665172140437 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ula.v(14) " "Verilog HDL assignment warning at ula.v(14): truncated value with size 32 to match size of target (8)" {  } { { "ula.v" "" { Text "C:/Users/rodri/Downloads/SD/AtividadeSD-Rodrigo Leandro/top_level/ula.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665172140442 "|top_level|ula:ula_i"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1665172140670 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vout_t\[0\] GND " "Pin \"vout_t\[0\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/Users/rodri/Downloads/SD/AtividadeSD-Rodrigo Leandro/top_level/top_level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665172140694 "|top_level|vout_t[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vout_t\[1\] GND " "Pin \"vout_t\[1\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/Users/rodri/Downloads/SD/AtividadeSD-Rodrigo Leandro/top_level/top_level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665172140694 "|top_level|vout_t[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vout_t\[2\] GND " "Pin \"vout_t\[2\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/Users/rodri/Downloads/SD/AtividadeSD-Rodrigo Leandro/top_level/top_level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665172140694 "|top_level|vout_t[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vout_t\[3\] GND " "Pin \"vout_t\[3\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/Users/rodri/Downloads/SD/AtividadeSD-Rodrigo Leandro/top_level/top_level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665172140694 "|top_level|vout_t[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vout_t\[4\] GND " "Pin \"vout_t\[4\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/Users/rodri/Downloads/SD/AtividadeSD-Rodrigo Leandro/top_level/top_level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665172140694 "|top_level|vout_t[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vout_t\[5\] GND " "Pin \"vout_t\[5\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/Users/rodri/Downloads/SD/AtividadeSD-Rodrigo Leandro/top_level/top_level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665172140694 "|top_level|vout_t[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vout_t\[6\] GND " "Pin \"vout_t\[6\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/Users/rodri/Downloads/SD/AtividadeSD-Rodrigo Leandro/top_level/top_level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665172140694 "|top_level|vout_t[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vout_t\[7\] GND " "Pin \"vout_t\[7\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/Users/rodri/Downloads/SD/AtividadeSD-Rodrigo Leandro/top_level/top_level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665172140694 "|top_level|vout_t[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1665172140694 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1665172140698 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1665172140810 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665172140810 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_t " "No output dependent on input pin \"clk_t\"" {  } { { "top_level.v" "" { Text "C:/Users/rodri/Downloads/SD/AtividadeSD-Rodrigo Leandro/top_level/top_level.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665172140862 "|top_level|clk_t"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a_t\[0\] " "No output dependent on input pin \"a_t\[0\]\"" {  } { { "top_level.v" "" { Text "C:/Users/rodri/Downloads/SD/AtividadeSD-Rodrigo Leandro/top_level/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665172140862 "|top_level|a_t[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a_t\[1\] " "No output dependent on input pin \"a_t\[1\]\"" {  } { { "top_level.v" "" { Text "C:/Users/rodri/Downloads/SD/AtividadeSD-Rodrigo Leandro/top_level/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665172140862 "|top_level|a_t[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op_t\[0\] " "No output dependent on input pin \"op_t\[0\]\"" {  } { { "top_level.v" "" { Text "C:/Users/rodri/Downloads/SD/AtividadeSD-Rodrigo Leandro/top_level/top_level.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665172140862 "|top_level|op_t[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op_t\[1\] " "No output dependent on input pin \"op_t\[1\]\"" {  } { { "top_level.v" "" { Text "C:/Users/rodri/Downloads/SD/AtividadeSD-Rodrigo Leandro/top_level/top_level.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665172140862 "|top_level|op_t[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1665172140862 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1665172140862 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1665172140862 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1665172140862 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665172140896 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 07 16:49:00 2022 " "Processing ended: Fri Oct 07 16:49:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665172140896 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665172140896 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665172140896 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665172140896 ""}
