{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704810270999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704810270999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 09 17:54:30 2024 " "Processing started: Tue Jan 09 17:54:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704810270999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704810270999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cos_Q1 -c cos_Q1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cos_Q1 -c cos_Q1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704810271003 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704810271346 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704810271346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/myfolder/mainfolder/digital_system/ca/ca6/ca6_ans/look_up_table/lut_q1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/myfolder/mainfolder/digital_system/ca/ca6/ca6_ans/look_up_table/lut_q1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lut_Q1 " "Found entity 1: lut_Q1" {  } { { "../look_up_table/lut_Q1.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/look_up_table/lut_Q1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704810278184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704810278184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/myfolder/mainfolder/digital_system/ca/ca6/ca6_ans/controller1/cont_q1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/myfolder/mainfolder/digital_system/ca/ca6/ca6_ans/controller1/cont_q1.v" { { "Info" "ISGN_ENTITY_NAME" "1 cont_Q1 " "Found entity 1: cont_Q1" {  } { { "../controller1/cont_Q1.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/controller1/cont_Q1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704810278184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704810278184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/myfolder/mainfolder/digital_system/ca/ca6/ca6_ans/register1/reg_q1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/myfolder/mainfolder/digital_system/ca/ca6/ca6_ans/register1/reg_q1.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_Q1 " "Found entity 1: reg_Q1" {  } { { "../register1/reg_Q1.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/register1/reg_Q1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704810278184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704810278184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/myfolder/mainfolder/digital_system/ca/ca6/ca6_ans/power_register1/pow_reg_q1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/myfolder/mainfolder/digital_system/ca/ca6/ca6_ans/power_register1/pow_reg_q1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pow_reg_Q1 " "Found entity 1: pow_reg_Q1" {  } { { "../power_register1/pow_reg_Q1.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/power_register1/pow_reg_Q1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704810278184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704810278184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cos_q1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cos_q1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cos_Q1 " "Found entity 1: cos_Q1" {  } { { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704810278191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704810278191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_lpmm.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_lpmm.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lpmm " "Found entity 1: mult_lpmm" {  } { { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704810278191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704810278191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_or_sub_lpmm.v 1 1 " "Found 1 design units, including 1 entities, in source file add_or_sub_lpmm.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_or_sub_lpmm " "Found entity 1: add_or_sub_lpmm" {  } { { "add_or_sub_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/add_or_sub_lpmm.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704810278193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704810278193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_lpmm.v 1 1 " "Found 1 design units, including 1 entities, in source file comp_lpmm.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp_lpmm " "Found entity 1: comp_lpmm" {  } { { "comp_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/comp_lpmm.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704810278193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704810278193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_lpmm.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt_lpmm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_lpmm " "Found entity 1: cnt_lpmm" {  } { { "cnt_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cnt_lpmm.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704810278193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704810278193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pow2_lpmm.v 1 1 " "Found 1 design units, including 1 entities, in source file pow2_lpmm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pow2_lpmm " "Found entity 1: pow2_lpmm" {  } { { "pow2_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/pow2_lpmm.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704810278193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704810278193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_lpmm.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_lpmm.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lpmm " "Found entity 1: mux_lpmm" {  } { { "mux_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mux_lpmm.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704810278193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704810278193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const_lpmm.v 1 1 " "Found 1 design units, including 1 entities, in source file const_lpmm.v" { { "Info" "ISGN_ENTITY_NAME" "1 const_lpmm " "Found entity 1: const_lpmm" {  } { { "const_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/const_lpmm.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704810278193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704810278193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file new_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 new_cnt " "Found entity 1: new_cnt" {  } { { "new_cnt.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/new_cnt.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704810278193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704810278193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file const4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 const4bit " "Found entity 1: const4bit" {  } { { "const4bit.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/const4bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704810278193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704810278193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_lpmm.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_lpmm.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_lpmm " "Found entity 1: rom_lpmm" {  } { { "rom_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/rom_lpmm.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704810278193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704810278193 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cos_Q1 " "Elaborating entity \"cos_Q1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704810278340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_lpmm comp_lpmm:inst4 " "Elaborating entity \"comp_lpmm\" for hierarchy \"comp_lpmm:inst4\"" {  } { { "cos_Q1.bdf" "inst4" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 456 600 728 552 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare comp_lpmm:inst4\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"comp_lpmm:inst4\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp_lpmm.v" "LPM_COMPARE_component" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/comp_lpmm.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "comp_lpmm:inst4\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"comp_lpmm:inst4\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/comp_lpmm.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "comp_lpmm:inst4\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"comp_lpmm:inst4\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278372 ""}  } { { "comp_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/comp_lpmm.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704810278372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_arg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_arg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_arg " "Found entity 1: cmpr_arg" {  } { { "db/cmpr_arg.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/cmpr_arg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704810278425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704810278425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_arg comp_lpmm:inst4\|lpm_compare:LPM_COMPARE_component\|cmpr_arg:auto_generated " "Elaborating entity \"cmpr_arg\" for hierarchy \"comp_lpmm:inst4\|lpm_compare:LPM_COMPARE_component\|cmpr_arg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_lpmm const_lpmm:inst10 " "Elaborating entity \"const_lpmm\" for hierarchy \"const_lpmm:inst10\"" {  } { { "cos_Q1.bdf" "inst10" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 480 224 336 528 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant const_lpmm:inst10\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"const_lpmm:inst10\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "const_lpmm.v" "LPM_CONSTANT_component" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/const_lpmm.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "const_lpmm:inst10\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"const_lpmm:inst10\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "const_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/const_lpmm.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "const_lpmm:inst10\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"const_lpmm:inst10\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278441 ""}  } { { "const_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/const_lpmm.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704810278441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_Q1 reg_Q1:inst17 " "Elaborating entity \"reg_Q1\" for hierarchy \"reg_Q1:inst17\"" {  } { { "cos_Q1.bdf" "inst17" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 536 352 560 680 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_lpmm mult_lpmm:inst3 " "Elaborating entity \"mult_lpmm\" for hierarchy \"mult_lpmm:inst3\"" {  } { { "cos_Q1.bdf" "inst3" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 352 1200 1376 448 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mult_lpmm:inst3\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\"" {  } { { "mult_lpmm.v" "lpm_mult_component" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\"" {  } { { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278473 ""}  } { { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704810278473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ijn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ijn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ijn " "Found entity 1: mult_ijn" {  } { { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704810278524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704810278524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ijn mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated " "Elaborating entity \"mult_ijn\" for hierarchy \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lpmm mux_lpmm:inst " "Elaborating entity \"mux_lpmm\" for hierarchy \"mux_lpmm:inst\"" {  } { { "cos_Q1.bdf" "inst" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 320 968 1112 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux_lpmm:inst\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"mux_lpmm:inst\|lpm_mux:LPM_MUX_component\"" {  } { { "mux_lpmm.v" "LPM_MUX_component" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mux_lpmm.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux_lpmm:inst\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"mux_lpmm:inst\|lpm_mux:LPM_MUX_component\"" {  } { { "mux_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mux_lpmm.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux_lpmm:inst\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"mux_lpmm:inst\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278540 ""}  } { { "mux_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mux_lpmm.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704810278540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_n0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n0d " "Found entity 1: mux_n0d" {  } { { "db/mux_n0d.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mux_n0d.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704810278592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704810278592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_n0d mux_lpmm:inst\|lpm_mux:LPM_MUX_component\|mux_n0d:auto_generated " "Elaborating entity \"mux_n0d\" for hierarchy \"mux_lpmm:inst\|lpm_mux:LPM_MUX_component\|mux_n0d:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pow_reg_Q1 pow_reg_Q1:inst1 " "Elaborating entity \"pow_reg_Q1\" for hierarchy \"pow_reg_Q1:inst1\"" {  } { { "cos_Q1.bdf" "inst1" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 312 688 896 424 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pow2_lpmm pow2_lpmm:inst2 " "Elaborating entity \"pow2_lpmm\" for hierarchy \"pow2_lpmm:inst2\"" {  } { { "cos_Q1.bdf" "inst2" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 312 216 408 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsquare pow2_lpmm:inst2\|altsquare:altsquare_component " "Elaborating entity \"altsquare\" for hierarchy \"pow2_lpmm:inst2\|altsquare:altsquare_component\"" {  } { { "pow2_lpmm.v" "altsquare_component" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/pow2_lpmm.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pow2_lpmm:inst2\|altsquare:altsquare_component " "Elaborated megafunction instantiation \"pow2_lpmm:inst2\|altsquare:altsquare_component\"" {  } { { "pow2_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/pow2_lpmm.v" 56 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pow2_lpmm:inst2\|altsquare:altsquare_component " "Instantiated megafunction \"pow2_lpmm:inst2\|altsquare:altsquare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_width 16 " "Parameter \"data_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type ALTSQUARE " "Parameter \"lpm_type\" = \"ALTSQUARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_width 32 " "Parameter \"result_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278606 ""}  } { { "pow2_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/pow2_lpmm.v" 56 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704810278606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsquare_2ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsquare_2ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsquare_2ie " "Found entity 1: altsquare_2ie" {  } { { "db/altsquare_2ie.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/altsquare_2ie.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704810278658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704810278658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsquare_2ie pow2_lpmm:inst2\|altsquare:altsquare_component\|altsquare_2ie:auto_generated " "Elaborating entity \"altsquare_2ie\" for hierarchy \"pow2_lpmm:inst2\|altsquare:altsquare_component\|altsquare_2ie:auto_generated\"" {  } { { "altsquare.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsquare.tdf" 52 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lpmm rom_lpmm:inst7 " "Elaborating entity \"rom_lpmm\" for hierarchy \"rom_lpmm:inst7\"" {  } { { "cos_Q1.bdf" "inst7" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 112 696 912 240 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_lpmm:inst7\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_lpmm:inst7\|altsyncram:altsyncram_component\"" {  } { { "rom_lpmm.v" "altsyncram_component" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/rom_lpmm.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_lpmm:inst7\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_lpmm:inst7\|altsyncram:altsyncram_component\"" {  } { { "rom_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/rom_lpmm.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_lpmm:inst7\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_lpmm:inst7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom_Q1.hex " "Parameter \"init_file\" = \"rom_Q1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278754 ""}  } { { "rom_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/rom_lpmm.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704810278754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cv91 " "Found entity 1: altsyncram_cv91" {  } { { "db/altsyncram_cv91.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/altsyncram_cv91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704810278786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704810278786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cv91 rom_lpmm:inst7\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated " "Elaborating entity \"altsyncram_cv91\" for hierarchy \"rom_lpmm:inst7\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "new_cnt new_cnt:inst5 " "Elaborating entity \"new_cnt\" for hierarchy \"new_cnt:inst5\"" {  } { { "cos_Q1.bdf" "inst5" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 80 472 616 224 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter new_cnt:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"new_cnt:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "new_cnt.v" "LPM_COUNTER_component" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/new_cnt.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "new_cnt:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"new_cnt:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "new_cnt.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/new_cnt.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "new_cnt:inst5\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"new_cnt:inst5\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278846 ""}  } { { "new_cnt.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/new_cnt.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704810278846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_avj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_avj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_avj " "Found entity 1: cntr_avj" {  } { { "db/cntr_avj.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/cntr_avj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704810278877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704810278877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_avj new_cnt:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_avj:auto_generated " "Elaborating entity \"cntr_avj\" for hierarchy \"new_cnt:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_avj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const4bit const4bit:inst8 " "Elaborating entity \"const4bit\" for hierarchy \"const4bit:inst8\"" {  } { { "cos_Q1.bdf" "inst8" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 104 168 280 152 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant const4bit:inst8\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"const4bit:inst8\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "const4bit.v" "LPM_CONSTANT_component" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/const4bit.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "const4bit:inst8\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"const4bit:inst8\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "const4bit.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/const4bit.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "const4bit:inst8\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"const4bit:inst8\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278893 ""}  } { { "const4bit.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/const4bit.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704810278893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_or_sub_lpmm add_or_sub_lpmm:inst6 " "Elaborating entity \"add_or_sub_lpmm\" for hierarchy \"add_or_sub_lpmm:inst6\"" {  } { { "cos_Q1.bdf" "inst6" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 480 1216 1376 592 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub add_or_sub_lpmm:inst6\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"add_or_sub_lpmm:inst6\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add_or_sub_lpmm.v" "LPM_ADD_SUB_component" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/add_or_sub_lpmm.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "add_or_sub_lpmm:inst6\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"add_or_sub_lpmm:inst6\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add_or_sub_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/add_or_sub_lpmm.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "add_or_sub_lpmm:inst6\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"add_or_sub_lpmm:inst6\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810278934 ""}  } { { "add_or_sub_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/add_or_sub_lpmm.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704810278934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6sg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6sg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6sg " "Found entity 1: add_sub_6sg" {  } { { "db/add_sub_6sg.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/add_sub_6sg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704810278961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704810278961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6sg add_or_sub_lpmm:inst6\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_6sg:auto_generated " "Elaborating entity \"add_sub_6sg\" for hierarchy \"add_or_sub_lpmm:inst6\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_6sg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810278961 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "342 " "Ignored 342 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "342 " "Ignored 342 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1704810279174 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1704810279174 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "1 " "Converted 1 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 1 " "Used 1 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 1 1 " "Used 1 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 1 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1704810279430 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1704810279430 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "1 " "Converted the following 1 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|mac_out2 " "DSP block output node \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|mac_out2\"" {  } { { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } } { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 352 1200 1376 448 "inst3" "" } } } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704810279430 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|mac_mult1 " "DSP block multiplier node \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|mac_mult1\"" {  } { { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } } { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 352 1200 1376 448 "inst3" "" } } } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704810279430 ""}  } { { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } } { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 352 1200 1376 448 "inst3" "" } } } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279430 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1704810279430 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 0 " "Used 0 DSP blocks after DSP block balancing" {  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1704810279430 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1704810279430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810279479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 16 " "Parameter \"dataa_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 16 " "Parameter \"datab_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279479 ""}  } { { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704810279479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_r2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_r2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_r2h1 " "Found entity 1: mac_mult_r2h1" {  } { { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mac_mult_r2h1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704810279502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704810279502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jul.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jul.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jul " "Found entity 1: mult_jul" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_jul.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704810279559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704810279559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_out:mac_out2 " "Elaborated megafunction instantiation \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_out:mac_out2\"" {  } { { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 45 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810279587 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_out:mac_out2 " "Instantiated megafunction \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_out:mac_out2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 32 " "Parameter \"dataa_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704810279587 ""}  } { { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 45 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704810279587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_kv82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_kv82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_kv82 " "Found entity 1: mac_out_kv82" {  } { { "db/mac_out_kv82.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mac_out_kv82.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704810279619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704810279619 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[17\] " "Synthesized away node \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } } { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 352 1200 1376 448 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704810279667 "|cos_Q1|mult_lpmm:inst3|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[16\] " "Synthesized away node \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } } { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 352 1200 1376 448 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704810279667 "|cos_Q1|mult_lpmm:inst3|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[17\] " "Synthesized away node \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } } { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 352 1200 1376 448 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704810279667 "|cos_Q1|mult_lpmm:inst3|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[16\] " "Synthesized away node \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } } { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 352 1200 1376 448 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704810279667 "|cos_Q1|mult_lpmm:inst3|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[15\] " "Synthesized away node \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } } { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 352 1200 1376 448 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704810279667 "|cos_Q1|mult_lpmm:inst3|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[14\] " "Synthesized away node \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } } { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 352 1200 1376 448 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704810279667 "|cos_Q1|mult_lpmm:inst3|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[13\] " "Synthesized away node \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[13\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } } { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 352 1200 1376 448 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704810279667 "|cos_Q1|mult_lpmm:inst3|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[12\] " "Synthesized away node \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[12\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } } { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 352 1200 1376 448 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704810279667 "|cos_Q1|mult_lpmm:inst3|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[16\] " "Synthesized away node \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } } { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 352 1200 1376 448 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704810279667 "|cos_Q1|mult_lpmm:inst3|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[15\] " "Synthesized away node \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } } { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 352 1200 1376 448 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704810279667 "|cos_Q1|mult_lpmm:inst3|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[14\] " "Synthesized away node \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } } { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 352 1200 1376 448 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704810279667 "|cos_Q1|mult_lpmm:inst3|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[13\] " "Synthesized away node \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[13\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } } { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 352 1200 1376 448 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704810279667 "|cos_Q1|mult_lpmm:inst3|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[12\] " "Synthesized away node \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[12\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } } { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 352 1200 1376 448 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704810279667 "|cos_Q1|mult_lpmm:inst3|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[11\] " "Synthesized away node \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[11\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } } { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 352 1200 1376 448 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704810279667 "|cos_Q1|mult_lpmm:inst3|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[10\] " "Synthesized away node \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[10\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } } { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 352 1200 1376 448 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704810279667 "|cos_Q1|mult_lpmm:inst3|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[9\] " "Synthesized away node \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[9\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } } { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 352 1200 1376 448 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704810279667 "|cos_Q1|mult_lpmm:inst3|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[9]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1704810279667 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1704810279667 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[15\] " "Synthesized away node \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } } { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 352 1200 1376 448 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704810279667 "|cos_Q1|mult_lpmm:inst3|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[14\] " "Synthesized away node \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } } { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 352 1200 1376 448 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704810279667 "|cos_Q1|mult_lpmm:inst3|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[13\] " "Synthesized away node \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[13\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } } { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 352 1200 1376 448 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704810279667 "|cos_Q1|mult_lpmm:inst3|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[12\] " "Synthesized away node \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[12\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } } { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 352 1200 1376 448 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704810279667 "|cos_Q1|mult_lpmm:inst3|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[11\] " "Synthesized away node \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[11\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } } { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 352 1200 1376 448 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704810279667 "|cos_Q1|mult_lpmm:inst3|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[10\] " "Synthesized away node \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[10\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } } { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 352 1200 1376 448 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704810279667 "|cos_Q1|mult_lpmm:inst3|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[17\] " "Synthesized away node \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_jul.tdf" 54 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } } { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 352 1200 1376 448 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704810279667 "|cos_Q1|mult_lpmm:inst3|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[16\] " "Synthesized away node \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_jul.tdf" 54 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } } { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 352 1200 1376 448 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704810279667 "|cos_Q1|mult_lpmm:inst3|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[17\] " "Synthesized away node \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_jul.tdf" 55 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } } { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 352 1200 1376 448 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704810279667 "|cos_Q1|mult_lpmm:inst3|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[16\] " "Synthesized away node \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_jul.tdf" 55 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } } { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 352 1200 1376 448 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704810279667 "|cos_Q1|mult_lpmm:inst3|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[15\] " "Synthesized away node \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_jul.tdf" 55 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } } { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 352 1200 1376 448 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704810279667 "|cos_Q1|mult_lpmm:inst3|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[14\] " "Synthesized away node \"mult_lpmm:inst3\|lpm_mult:lpm_mult_component\|mult_ijn:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_jul.tdf" 55 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_ijn.tdf" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/db/mult_ijn.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_lpmm.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/mult_lpmm.v" 60 0 0 } } { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 352 1200 1376 448 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704810279667 "|cos_Q1|mult_lpmm:inst3|lpm_mult:lpm_mult_component|mult_ijn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[14]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1704810279667 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1704810279667 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "396 " "Ignored 396 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "16 " "Ignored 16 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1704810279759 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "380 " "Ignored 380 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1704810279759 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1704810279759 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704810280047 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704810280574 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704810280938 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704810280938 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "644 " "Implemented 644 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704810281066 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704810281066 ""} { "Info" "ICUT_CUT_TM_LCELLS" "577 " "Implemented 577 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704810281066 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1704810281066 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704810281066 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704810281091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 09 17:54:41 2024 " "Processing ended: Tue Jan 09 17:54:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704810281091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704810281091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704810281091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704810281091 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1704810282422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704810282422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 09 17:54:42 2024 " "Processing started: Tue Jan 09 17:54:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704810282422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1704810282422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cos_Q1 -c cos_Q1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cos_Q1 -c cos_Q1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1704810282422 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1704810282534 ""}
{ "Info" "0" "" "Project  = cos_Q1" {  } {  } 0 0 "Project  = cos_Q1" 0 0 "Fitter" 0 0 1704810282550 ""}
{ "Info" "0" "" "Revision = cos_Q1" {  } {  } 0 0 "Revision = cos_Q1" 0 0 "Fitter" 0 0 1704810282550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1704810282646 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1704810282646 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cos_Q1 EP4CGX15BF14A7 " "Selected device EP4CGX15BF14A7 for design \"cos_Q1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1704810282663 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1704810282710 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1704810282710 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1704810282823 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1704810282823 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX15BF14C7 " "Device EP4CGX15BF14C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1704810282959 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX15BF14I7 " "Device EP4CGX15BF14I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1704810282959 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C7 " "Device EP4CGX30BF14C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1704810282959 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14I7 " "Device EP4CGX30BF14I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1704810282959 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C7 " "Device EP4CGX22BF14C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1704810282959 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14I7 " "Device EP4CGX22BF14I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1704810282959 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1704810282959 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/" { { 0 { 0 ""} 0 1376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1704810282964 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/" { { 0 { 0 ""} 0 1378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1704810282964 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/" { { 0 { 0 ""} 0 1380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1704810282964 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/" { { 0 { 0 ""} 0 1382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1704810282964 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/" { { 0 { 0 ""} 0 1384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1704810282964 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1704810282964 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1704810282976 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1704810282976 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "51 51 " "No exact pin location assignment(s) for 51 pins of 51 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1704810283259 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cos_Q1.sdc " "Synopsys Design Constraints File file not found: 'cos_Q1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1704810283535 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1704810283535 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1704810283535 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1704810283535 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1704810283535 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node clk~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1704810283594 ""}  } { { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 152 -224 -56 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/" { { 0 { 0 ""} 0 1349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704810283594 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node rst~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1704810283594 ""}  } { { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 280 -224 -56 296 "rst" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/" { { 0 { 0 ""} 0 1350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704810283594 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1704810283901 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1704810283901 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1704810283901 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704810283901 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704810283901 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1704810283901 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1704810283901 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1704810283901 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1704810283901 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "49 unused 2.5V 32 17 0 " "Number of I/O pins in group: 49 (unused VREF, 2.5V VCCIO, 32 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1704810283901 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1704810283901 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1704810283901 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704810283901 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704810283901 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704810283901 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704810283901 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704810283901 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704810283901 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704810283901 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704810283901 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704810283901 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704810283901 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1704810283901 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1704810283901 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704810283932 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1704810283948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1704810284533 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704810284677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1704810284693 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1704810287582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704810287583 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1704810287940 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y10 X21_Y20 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y10 to location X21_Y20" {  } { { "loc" "" { Generic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y10 to location X21_Y20"} { { 12 { 0 ""} 11 10 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1704810288547 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1704810288547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1704810289210 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1704810289210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704810289210 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.38 " "Total time spent on timing analysis during the Fitter is 0.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1704810289401 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704810289401 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704810289605 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704810289605 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704810290025 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704810290500 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V J7 " "Pin clk uses I/O standard 2.5 V at J7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { clk } } } { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 152 -224 -56 168 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704810290739 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 2.5 V J6 " "Pin rst uses I/O standard 2.5 V at J6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { rst } } } { "cos_Q1.bdf" "" { Schematic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/cos_Q1.bdf" { { 280 -224 -56 296 "rst" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704810290739 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1704810290739 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/output_files/cos_Q1.fit.smsg " "Generated suppressed messages file C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/output_files/cos_Q1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1704810290802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6023 " "Peak virtual memory: 6023 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704810291250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 09 17:54:51 2024 " "Processing ended: Tue Jan 09 17:54:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704810291250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704810291250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704810291250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1704810291250 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1704810292372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704810292372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 09 17:54:52 2024 " "Processing started: Tue Jan 09 17:54:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704810292372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1704810292372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cos_Q1 -c cos_Q1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cos_Q1 -c cos_Q1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1704810292372 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1704810292659 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1704810292998 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1704810293014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704810293166 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 09 17:54:53 2024 " "Processing ended: Tue Jan 09 17:54:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704810293166 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704810293166 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704810293166 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1704810293166 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1704810293909 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1704810294496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704810294496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 09 17:54:54 2024 " "Processing started: Tue Jan 09 17:54:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704810294496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1704810294496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cos_Q1 -c cos_Q1 " "Command: quartus_sta cos_Q1 -c cos_Q1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1704810294496 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1704810294582 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1704810294709 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1704810294709 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704810294759 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704810294759 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cos_Q1.sdc " "Synopsys Design Constraints File file not found: 'cos_Q1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1704810294946 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1704810294946 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1704810294946 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704810294946 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1704810294946 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704810294946 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1704810294946 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "Timing Analyzer" 0 0 1704810294959 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1704810294975 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1704810294975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.346 " "Worst-case setup slack is -11.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704810294977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704810294977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.346            -219.649 clk  " "  -11.346            -219.649 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704810294977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704810294977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.441 " "Worst-case hold slack is 0.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704810294979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704810294979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 clk  " "    0.441               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704810294979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704810294979 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704810294981 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704810294983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704810294985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704810294985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -100.469 clk  " "   -3.000            -100.469 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704810294985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704810294985 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1704810295064 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1704810295082 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1704810295361 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704810295434 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1704810295443 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1704810295443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.637 " "Worst-case setup slack is -9.637" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704810295446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704810295446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.637            -183.637 clk  " "   -9.637            -183.637 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704810295446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704810295446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.378 " "Worst-case hold slack is 0.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704810295446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704810295446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 clk  " "    0.378               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704810295446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704810295446 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704810295451 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704810295454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704810295454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704810295454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -82.149 clk  " "   -3.000             -82.149 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704810295454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704810295454 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1704810295533 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704810295706 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1704810295706 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1704810295706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.449 " "Worst-case setup slack is -4.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704810295713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704810295713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.449             -78.322 clk  " "   -4.449             -78.322 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704810295713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704810295713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704810295717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704810295717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 clk  " "    0.188               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704810295717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704810295717 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704810295719 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704810295722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704810295727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704810295727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -57.483 clk  " "   -3.000             -57.483 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704810295727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704810295727 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1704810296294 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1704810296294 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704810296334 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 09 17:54:56 2024 " "Processing ended: Tue Jan 09 17:54:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704810296334 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704810296334 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704810296334 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1704810296334 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1704810297441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704810297444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 09 17:54:57 2024 " "Processing started: Tue Jan 09 17:54:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704810297444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1704810297444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cos_Q1 -c cos_Q1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cos_Q1 -c cos_Q1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1704810297444 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1704810297843 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cos_Q1_7_1200mv_125c_slow.vo C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/simulation/modelsim/ simulation " "Generated file cos_Q1_7_1200mv_125c_slow.vo in folder \"C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704810298044 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cos_Q1_7_1200mv_-40c_slow.vo C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/simulation/modelsim/ simulation " "Generated file cos_Q1_7_1200mv_-40c_slow.vo in folder \"C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704810298127 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cos_Q1_min_1200mv_-40c_fast.vo C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/simulation/modelsim/ simulation " "Generated file cos_Q1_min_1200mv_-40c_fast.vo in folder \"C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704810298237 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cos_Q1.vo C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/simulation/modelsim/ simulation " "Generated file cos_Q1.vo in folder \"C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704810298330 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cos_Q1_7_1200mv_125c_v_slow.sdo C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/simulation/modelsim/ simulation " "Generated file cos_Q1_7_1200mv_125c_v_slow.sdo in folder \"C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704810298388 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cos_Q1_7_1200mv_-40c_v_slow.sdo C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/simulation/modelsim/ simulation " "Generated file cos_Q1_7_1200mv_-40c_v_slow.sdo in folder \"C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704810298461 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cos_Q1_min_1200mv_-40c_v_fast.sdo C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/simulation/modelsim/ simulation " "Generated file cos_Q1_min_1200mv_-40c_v_fast.sdo in folder \"C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704810298513 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cos_Q1_v.sdo C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/simulation/modelsim/ simulation " "Generated file cos_Q1_v.sdo in folder \"C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/project1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704810298576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704810298611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 09 17:54:58 2024 " "Processing ended: Tue Jan 09 17:54:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704810298611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704810298611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704810298611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1704810298611 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 46 s " "Quartus Prime Full Compilation was successful. 0 errors, 46 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1704810299251 ""}
