<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/chips/ocmb/odyssey/procedures/xml/attribute_info/ody_attributes.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2018,2024                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->

<!-- -->
<!-- @file ody_attributes.xml -->
<!-- @brief Attribute xml for odyssey attributes -->
<!-- -->
<!-- *HWP HWP Owner: Louis Stermole <stermole@us.ibm.com> -->
<!-- *HWP HWP Backup: Stephen Glancy <sglancy@us.ibm.com> -->
<!-- *HWP Team: Memory -->
<!-- *HWP Level: 3 -->
<!-- *HWP Consumed by: FSP:HB -->
<!-- -->


<attributes>
    <attribute>
        <id>ATTR_MSS_OCMB_ODY_OMI_CFG_ENDIAN_CTRL</id>
        <targetType>TARGET_TYPE_SYSTEM</targetType>
        <description>
          Controls whether OMI CFG reg accesses
          are considered big or little endian.
        </description>
        <valueType>uint8</valueType>
        <enum>
            LITTLE_ENDIAN = 0,
            BIG_ENDIAN = 1
        </enum>
        <platInit/>
        <mrwHide/>
        <default>LITTLE_ENDIAN</default>
    </attribute>

    <attribute>
        <id>ATTR_MSS_ODY_PASSED_SWIZZLE_DETECT</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
           1 if this port passed swizzle detect, otherwise 0
        </description>
        <valueType>uint8</valueType>
        <enum>
            NOT_RUN = 0,
            PASSED = 1
        </enum>
        <initToZero></initToZero>
        <writeable/>
    </attribute>

    <attribute>
        <id>ATTR_MSS_ODY_PHY_IMAGE_SELECT</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Controls which PHY firmware image (ATE or production DRAM training)
          the Odyssey SBE will load into the PHY during load_imem and load_dmem.
        </description>
        <valueType>uint8</valueType>
        <enum>
            TRAINING_IMAGE = 0,
            ATE_IMAGE = 1
        </enum>
        <default>TRAINING_IMAGE</default>
        <writeable/>
    </attribute>

    <attribute>
        <id>ATTR_ODY_MSG_BLOCK_DATA_SOURCE</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Switch from using attribute control in PHY message block
            to using sim environment hard codes.
        </description>
        <valueType>uint8</valueType>
        <enum>
            USE_ATTRIBUTES = 0x00,
            USE_HARDCODES  = 0x01
        </enum>
        <default>USE_ATTRIBUTES</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_DRAMINIT_RECOVERY_ENABLE</id>
        <targetType>TARGET_TYPE_SYSTEM</targetType>
        <description>Attribute to enable or disable draminit recovery</description>
        <valueType>uint8</valueType>
        <enum>
            DISABLE = 0,
            ENABLE = 1
        </enum>
        <default>1</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_SYSTEM</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_DRAMINIT_FIR_CHECK_ENABLE</id>
        <targetType>TARGET_TYPE_SYSTEM</targetType>
        <description>Attribute to enable or disable draminit's specialized FIR error code</description>
        <valueType>uint8</valueType>
        <enum>
            DISABLE = 0,
            ENABLE = 1
        </enum>
        <default>1</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_SYSTEM</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_DRAMINIT_STEP_ENABLE</id>
        <targetType>TARGET_TYPE_SYSTEM</targetType>
        <description>
            Bitmap to control which procedure steps get run during istep mss_draminit.
            Bits numbered from left to right, set to '1' to enable each step:
            0 = load_imem
            1 = load_dmem
            2 = load training message block
            3 = run training
            4 = load and execute PIE (PHY initialization engine)
        </description>
        <valueType>uint8</valueType>
        <enum>
            LOAD_IMEM = 0,
            LOAD_DMEM = 1,
            LOAD_MSG_BLOCK = 2,
            RUN_TRAINING = 3,
            LOAD_PIE = 4
        </enum>
        <default>0xFF</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_SYSTEM</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_SENSOR_POLLING_PERIOD_MS</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
            Temperature sensor polling period, in milliseconds.
            This value is used internally by the polling algorithm and HWPs,
            and should not be overriden.
        </description>
        <valueType>uint32</valueType>
        <initToZero></initToZero>
        <writeable/>
    </attribute>

    <attribute>
        <id>ATTR_ODY_SENSOR_POLLING_PERIOD_MS_INIT</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
            Temperature sensor polling period initial value, in milliseconds.
            This value is set up for polling during the mss_thermal_init step.
        </description>
        <valueType>uint32</valueType>
        <default>200</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_OCMB_CHIP</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_DQS_TRACKING_PERIOD</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
            Number of temperature sensor polls between attempts of DDR5
            DQS tracking algorithm. Temperature delta since previous execution
            will be checked, and if the delta is large enough the DQS tracking
            will be performed and the saved temperature values will be updated.
            This value is used internally by the polling algorithm and HWPs,
            and should not be overriden.
        </description>
        <valueType>uint8</valueType>
        <initToZero></initToZero>
        <writeable/>
    </attribute>

    <attribute>
        <id>ATTR_ODY_DQS_TRACKING_PERIOD_INIT</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
            Initial value for number of temperature sensor polls between
            attempts of DDR5 DQS tracking algorithm. This value is set up
            for polling during the mss_thermal_init step.
        </description>
        <valueType>uint8</valueType>
        <default>5</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_OCMB_CHIP</targetTypes>
        </sbeAttrSync>
    </attribute>

     <attribute>
        <id>ATTR_ODY_DQS_TRACKING_TEMP_THRESHOLD</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
            Threshold value (in degrees C) for difference in sensor
            temperature since the previous recalibration that will trigger
            another DQS drift recalibration.
        </description>
        <valueType>uint8</valueType>
        <default>5</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_OCMB_CHIP</targetTypes>
        </sbeAttrSync>
    </attribute>

     <attribute>
        <id>ATTR_ODY_DQS_TRACKING_COUNT_THRESHOLD</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
            Threshold value (in number of attempts) for a DQS drift recalibration
            to be run. Even if a significant temperature change has not occurred
            since the previous recalibration, another one will be triggered
            after this many attempts have passed. Set to zero to force recalibration
            to run every time the drift tracking procedure is run. Set to DISABLE to
            disable upper threshold (recalibration will not be forced unless
            temperature changes more than temperature threshold)
        </description>
        <valueType>uint16</valueType>
        <enum>
            DISABLE = 0xFFFF
        </enum>
        <default>3600</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_OCMB_CHIP</targetTypes>
        </sbeAttrSync>
    </attribute>

     <attribute>
        <id>ATTR_ODY_DQS_TRACKING_COUNT_SINCE_LAST_RECAL</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
            Count of DQS drift tracking attempts since the last time recalibration
            was run. Updated in DQS tracking procedure.
        </description>
        <valueType>uint16</valueType>
        <initToZero></initToZero>
        <writeable/>
    </attribute>

    <attribute>
        <id>ATTR_ODY_DQS_TRACKING_RECAL_COUNT</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
            Count of DQS drift recalibrations since the last time this attribute was reset.
            Updated in DQS tracking procedure.
        </description>
        <valueType>uint16</valueType>
        <initToZero></initToZero>
        <writeable/>
    </attribute>

    <attribute>
        <id>ATTR_ODY_DQS_TRACKING_LOG</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
            Logging data of last 24 DQS drift recalibrations. Format (left to right):
            bit      0 '1' if this is the most recently logged entry in array
            bit      1 '1' if recal was triggered by temperature delta, '0' for any other reason
            bits  2:17 count of drift tracking executions since previous recalibration occurred
            bits 18:24 temperature reading at time of recalibration
            bits 25:34 drift correction amount (4 bits, abs value), rank (1 bit), DRAM index (5 bits) of DRAM
                       with most drift correction
            bits 35:44 drift correction amount (4 bits, abs value), rank (1 bit), DRAM index (5 bits) of DRAM
                       with second most drift correction
            bits 45:54 drift correction amount (4 bits, abs value), rank (1 bit), DRAM index (5 bits) of DRAM
                       with third most drift correction
            Updated in DQS tracking procedure, reported and cleared by PMIC telemetry.
        </description>
        <valueType>uint64</valueType>
        <initToZero></initToZero>
        <writeable/>
        <array>24</array>
    </attribute>

     <attribute>
        <id>ATTR_ODY_THERMAL_SENSOR_DIFF_PREVIOUS_VALUE</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
            Value of differential thermal sensor the previous time DQS tracking executed.
            Updated in DQS tracking procedure.
        </description>
        <valueType>int16</valueType>
        <initToZero></initToZero>
        <mssAccessorName>therm_sensor_diff_prev_value</mssAccessorName>
        <writeable/>
    </attribute>

    <attribute>
        <id>ATTR_ODY_DQS_TRACKING_SUSPENDED</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
            Status attribute to tell if the DDR5 DQS tracking algorithm is
            running or suspended. Value is updated automatically by suspend
            and resume software functions, so this attribute should not
            need to be written manually.
        </description>
        <enum>
            TRUE  = 0x01,
            FALSE = 0x00
        </enum>
        <default>FALSE</default>
        <writeable/>
        <valueType>uint8</valueType>
    </attribute>

    <attribute>
        <id>ATTR_ODY_DQS_TRACKING_FAILED</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
            Status attribute to tell if the DDR5 DQS tracking algorithm has
            encountered a fail. Value is updated automatically by HWP code
            so this attribute should not be written manually.
        </description>
        <enum>
            YES  = 0x01,
            NO = 0x00
        </enum>
        <default>NO</default>
        <writeable/>
        <valueType>uint8</valueType>
    </attribute>

    <attribute>
        <id>ATTR_ODY_THERMAL_SENSOR_0_PREVIOUS_VALUE</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
            Value of thermal sensor 0 the previous time DQS tracking executed.
            Updated in DQS tracking procedure.
        </description>
        <valueType>int16</valueType>
        <initToZero></initToZero>
        <mssAccessorName>therm_sensor_0_prev_value</mssAccessorName>
        <writeable/>
    </attribute>

    <attribute>
        <id>ATTR_ODY_THERMAL_SENSOR_1_PREVIOUS_VALUE</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
            Value of thermal sensor 1 the previous time DQS tracking executed.
            Updated in DQS tracking procedure.
        </description>
        <valueType>int16</valueType>
        <initToZero></initToZero>
        <mssAccessorName>therm_sensor_1_prev_value</mssAccessorName>
        <writeable/>
    </attribute>

    <attribute>
        <id>ATTR_ODY_THERMAL_SENSOR_2_PREVIOUS_VALUE</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
            Value of thermal sensor 2 the previous time DQS tracking executed.
            Updated in DQS tracking procedure.
        </description>
        <valueType>int16</valueType>
        <initToZero></initToZero>
        <mssAccessorName>therm_sensor_2_prev_value</mssAccessorName>
        <writeable/>
    </attribute>

    <attribute>
        <id>ATTR_ODY_THERMAL_SENSOR_3_PREVIOUS_VALUE</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
            Value of thermal sensor 3 the previous time DQS tracking executed.
            Updated in DQS tracking procedure.
        </description>
        <valueType>int16</valueType>
        <initToZero></initToZero>
        <mssAccessorName>therm_sensor_3_prev_value</mssAccessorName>
        <writeable/>
    </attribute>

    <attribute>
        <id>ATTR_ODY_SENSOR_READ_FIRST_FAIL</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
            To track the error produced for the first i2c sensor read fail
        </description>
        <valueType>uint8</valueType>
        <enum>
            FALSE = 0,
            TRUE  = 1
        </enum>
        <default>FALSE</default>
        <writeable/>
        <array>5</array>
    </attribute>

    <attribute>
        <id>ATTR_ODY_DRAMINIT_VERBOSITY</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Controls the number of debug messages
            sent by the Odyssey PHY firmware based on verbosity field
            (HdtCtrl) in the training Message Block
        </description>
        <valueType>uint8</valueType>
        <enum>
            MAX_DEBUG      = 0x04,
            DETAILED_DEBUG = 0x05,
            COARSE_DEBUG   = 0x0A,
            STAGE_COMPLETE = 0xC8,
            ASSERTION      = 0xC9,
            FW_COMPLETE    = 0xFF
        </enum>
        <default>COARSE_DEBUG</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_PHY_GET_MAIL_TIMEOUT</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Timeout (in msec) polling for get_mail during
            ody draminit training. Default is 400000msec.
        </description>
        <valueType>uint64</valueType>
        <default>400000</default>
        <platInit/>
        <mrwHide/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_DRAMINIT_TRAINING_TIMEOUT</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Timeout (in msec) for polling completion of
            ody draminit training. Default is 400000msec.
        </description>
        <valueType>uint64</valueType>
        <default>400000</default>
        <platInit/>
        <mrwHide/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <!-- phyinit structure inputs section below -->

    <attribute>
        <id>ATTR_MEM_EFF_ARDPTRINITVAL</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Initial pointer separation for the free-running FIFOs in the
            DBYTE and ACX4 macros, in units of UI. Legal values are 0-10.
        </description>
        <valueType>uint8</valueType>
        <default>3</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_ARDPTRINITVALOVR</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Set this to 1 if the ARdPtrInitVal should be overriden via
            userInput.
        </description>
        <valueType>uint8</valueType>
        <enum>
            NO_OVERRIDE = 0,
            OVERRIDE    = 1
        </enum>
        <default>NO_OVERRIDE</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_DIS_PTRINITCLR_TXTRACKING</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Whether to disable PtrInit from clearing the TxTrkState csr
            during skip retrain.
        </description>
        <valueType>uint8</valueType>
        <enum>
            DO_NOT_CLEAR     = 0,
            CLEAR_TXTRKSTATE = 1
        </enum>
        <default>DO_NOT_CLEAR</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_EXTCALRESVAL</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Indicates value of impedance calibration pull-down resistor
            connected to BP_ZN pin of the Odyssey PHY.
        </description>
        <valueType>uint8</valueType>
        <enum>
            40_OHM  = 40,
            120_OHM = 120,
            240_OHM = 240,
            RESERVED = 0xFF
        </enum>
        <default>240_OHM</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_MEMALERTEN</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Indicate how the ERR/ALERT signal (which communicates feedback
            such as an address/command parity error) should be accommodated.
        </description>
        <valueType>uint8</valueType>
        <enum>
            DISABLE = 0,
            ENABLE  = 1
        </enum>
        <default>DISABLE</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_PHY_MSTRTRAIN_INTERVAL</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Time between the end of one training step and the start of the
            next. It is the max expected time from dfi_init_complete
            asserted to tdfi_phymstr_ack asserted.
        </description>
        <valueType>uint8</valueType>
        <enum>
            DISABLE          = 0,
            524288_MEMCLK    = 1,
            1048576_MEMCLK   = 2,
            2097152_MEMCLK   = 3,
            4194304_MEMCLK   = 4,
            8388608_MEMCLK   = 5,
            16777216_MEMCLK  = 6,
            33554432_MEMCLK  = 7,
            67108864_MEMCLK  = 8,
            134217728_MEMCLK = 9,
            268435456_MEMCLK = 10,
            8192_MEMCLK      = 14
        </enum>
        <default>DISABLE</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_PHY_MSTRMAXREQTOACK</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Max time from tdfi_phymstr_req asserted to tdfi_phymstr_ack
            asserted.
        </description>
        <valueType>uint8</valueType>
        <enum>
            DISABLE     = 0,
            512_MEMCLK  = 1,
            1024_MEMCLK = 2,
            2048_MEMCLK = 3,
            4096_MEMCLK = 4,
            8192_MEMCLK = 5
        </enum>
        <default>DISABLE</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_PHY_MSTRCTRLMODE</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Phy Master Control Mode
        </description>
        <valueType>uint8</valueType>
        <enum>
            INITIATE_BY_TIMER       = 0,
            INITIATE_BY_DFI_CTRLMSG = 1
        </enum>
        <default>INITIATE_BY_TIMER</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_PHY_CALINTERVAL</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            The interval between successive PHY impedance calibrations.
        </description>
        <valueType>uint8</valueType>
        <enum>
            CONTINUOUS = 0,
            13_US      = 1,
            100_US     = 2,
            1_MS       = 3,
            2_MS       = 4,
            3_MS       = 5,
            4_MS       = 6,
            8_MS       = 7,
            10_MS      = 8,
            20_MS      = 9
        </enum>
        <default>3_MS</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_PHY_CALONCE</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Selects the behaviour of CSR CalRun. CALINTERVAL
            causes calibration to be initiated at the CALINTERVAL
            interval. CALRUN causes it to be run once each time
            CALRUN transitions from 0 to 1.
        </description>
        <valueType>uint8</valueType>
        <enum>
            CALINTERVAL = 0,
            CALRUN      = 1
        </enum>
        <default>CALINTERVAL</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_IS_HIGHVDD</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            When VDD=0.9V nominal, set this to 1'b1, otherwise set
            to 1'b0. This input is used to program TxSlewRate[8] and
            ATxSlewRate[9].
        </description>
        <valueType>uint8</valueType>
        <enum>
            NOT_0P9_VDD = 0,
            0P9_VDD     = 1
        </enum>
        <default>NOT_0P9_VDD</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_EN_TDQS2DQ_TRACKING</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Enable tracking of tDQS2DQ.
            Array[RANK]
        </description>
        <valueType>uint8</valueType>
        <enum>
            DISABLE = 0,
            ENABLE  = 1
        </enum>
        <default>ENABLE</default>
        <writeable/>
        <array>4</array>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_DQS_OSC_RUNTIME_SEL</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            DQS oscillator interval timer (in MEMCLK).
            Must match the value programmed to the MR for DQS
            oscillator interval timer.
        </description>
        <valueType>uint16</valueType>
        <enum>
            256_MEMCLK  = 256,
            512_MEMCLK  = 512,
            1024_MEMCLK = 1024,
            2048_MEMCLK = 2048,
            4096_MEMCLK = 4096,
            8192_MEMCLK = 8192
        </enum>
        <default>2048_MEMCLK</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_EN_RXDQS_TRACKING</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Enable tracking of the incoming read DQS to modify the
            read gate timing.
        </description>
        <valueType>uint8</valueType>
        <enum>
            DISABLE = 0,
            ENABLE  = 1
        </enum>
        <default>DISABLE</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_DISABLE_PMU_ECC</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Disables ARC Microcontroller ECC.
        </description>
        <valueType>uint8</valueType>
        <enum>
            ENABLE  = 0,
            DISABLE = 1
        </enum>
        <default>ENABLE</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_ENABLE_MALERT_ASYNC</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Enables Async Path from MALERT_N to dfi_alert_n.
        </description>
        <valueType>uint8</valueType>
        <enum>
            DISABLE = 0,
            ENABLE  = 1
        </enum>
        <default>DISABLE</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_ALERT_RECOV_ENABLE</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Enables logic that disables/resets RxTracking during
            an Alert.
        </description>
        <valueType>uint8</valueType>
        <enum>
            DISABLE = 0,
            ENABLE  = 1
        </enum>
        <default>DISABLE</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_RST_RXTRK_STATE</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Controls Async Path from MALERT_N to dfi_alert_n.
            Controls whether an alert will SUSPEND RxTracking until
            the next ctrlupd or an alert will RESET RxTracking state
        </description>
        <valueType>uint8</valueType>
        <enum>
            SUSPEND = 0,
            RESET   = 1
        </enum>
        <default>SUSPEND</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_UPPERNIBBLE_OVERRIDE</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Enable the overriding of the UserInput NoX4onUpperNibbleTg.
        </description>
        <valueType>uint8</valueType>
        <enum>
            DISABLE = 0,
            ENABLE = 1
        </enum>
        <default>DISABLE</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_UPPERNIBBLE_TG</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            ARRAY[RANK]
            Customize CSR NoX4onUpperNibbleTg 16 bit array for each [RANK]
            Each bit corresponds to a DBYTE.
            Values range from 0 to 0x3ff.
            Bits numbered from right to left, so enable DBYTE 0 by setting 0x0001
        </description>
        <valueType>uint16</valueType>
        <default>0</default>
        <array>4</array>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_DFIPHYUPDCNT</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            It defines the interval between the end of a phyupdate
            transaction and a subsequent phyupdate request.
        </description>
        <valueType>uint8</valueType>
        <default>0</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_DFIPHYUPDRESP</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            It defines the maximum time that is allowed to the
            controller to respond to the request for a PHY update.
        </description>
        <valueType>uint8</valueType>
        <default>0</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_SIM_TDQS2DQ</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            DQ to DQS offset (tDQS2DQ, in integer number of ps) for sim.
        </description>
        <valueType>uint16</valueType>
        <default>0</default>
        <writeable/>
    </attribute>

    <attribute>
        <id>ATTR_ODY_SIM_TDQSCK</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            DRAM DQS device delay value (tDQSCK, in integer number of ps)
            for sim.
        </description>
        <valueType>uint16</valueType>
        <default>0</default>
        <writeable/>
    </attribute>

    <attribute>
        <id>ATTR_ODY_SIM_TSTAOFF</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            RCD clock delay (integer number of ps) for sim.
        </description>
        <valueType>uint16</valueType>
        <default>0</default>
        <writeable/>
    </attribute>

    <attribute>
        <id>ATTR_ODY_SIM_TPDM</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            LRDIMM data buffer delay (in integer number of ps) for sim.
        </description>
        <valueType>uint16</valueType>
        <default>0</default>
        <writeable/>
    </attribute>

    <attribute>
        <id>ATTR_ODY_SIM_TCASL_OVERRIDE</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Disables automatically calculating userInputSim->tCASL_add
            (for sim).
        </description>
        <valueType>uint8</valueType>
        <enum>
            OVERRIDE    = 0,
            NO_OVERRIDE = 1
        </enum>
        <default>NO_OVERRIDE</default>
        <writeable/>
    </attribute>

    <attribute>
        <id>ATTR_ODY_SIM_TCASL_ADD</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            CAS latency added value for sim mode.
            userInputSim->tCASL_add (for sim).
            Valid only if ATTR_ODY_SIM_TCASL_OVERRIDE is set.
            Array[RANK]
        </description>
        <valueType>uint16</valueType>
        <default>0</default>
        <array>4</array>
        <writeable/>
    </attribute>

    <attribute>
        <id>ATTR_ODY_POWERDOWN_ANIBS</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Right-justified bitmap, set bit to '1' to power down corresponding ANIB block
            PowerDownANIBs in ddrphyinit struct
        </description>
        <valueType>uint16</valueType>
        <default>0</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_LP2_PWRSAVINGS</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Enable additional Power savings during LP2
            LP2_PwrSavings_En in ddrphyinit struct
        </description>
        <valueType>uint8</valueType>
        <enum>
            ENABLE    = 1,
            DISABLE   = 0
        </enum>
        <default>0</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_SPECIAL_OFFSET_VALUE</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Configure internal offset value
        </description>
        <valueType>uint16</valueType>
        <default>0x525</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <!-- end phyinit structure inputs section -->

    <!-- draminit structure (message block) inputs section below -->

    <attribute>
        <id>ATTR_ODY_ADV_TRAIN_OPT</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Advanced training options for DDR5 training.
            AdvTrainOpt[7:0] in the message block structure.
        </description>
        <valueType>uint8</valueType>
        <default>0</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_MSG_MISC</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Misc training options for DDR5 training.
            MsgMisc[7:0] in the message block structure.
        </description>
        <valueType>uint8</valueType>
        <default>0x80</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_PLL_BYPASS_EN</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Select if the PHY uses PLL bypass.
            PllBypassEn in the message block structure.
        </description>
        <valueType>uint8</valueType>
        <enum>
            USE_PHY_PLL  = 0,
            PLL_BYPASSED = 1
        </enum>
        <default>USE_PHY_PLL</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_RX2D_DFE_MISC</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Extra option for RX2D when DFE is set.
            RX2D_DFE_Misc in the message block structure.
        </description>
        <valueType>uint8</valueType>
        <default>0</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_D5MISC</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            DFI options for DDR5 training.
            D5Misc in the message block structure.
        </description>
        <valueType>uint8</valueType>
        <default>0x41</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_WL_ADJ</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Offset to apply at the end of Write-Leveling (in fine steps).
            Signed value: if bit 0 == '1' value is negative.
        </description>
        <valueType>uint8</valueType>
        <default>0</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_SEQUENCE_CTRL</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Training step enables for DDR5 training.
            SequenceCtrl in the message block structure.
            Note that RCD_CSCA is only valid for RDIMM and will
            be disabled by the procedures on a UDIMM.
            Draminit code will disable invalid sequence control settings
            based upon the DIMM type.
        </description>
        <valueType>uint16</valueType>
        <default>0xFFFF</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_PHY_CFG</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            PHY config settings for DDR5 training.
            PhyCfg in the message block structure.
        </description>
        <valueType>uint8</valueType>
        <default>0x2C</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_PHY_DFIMRL_MARGIN</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Margin added to the smallest passing trained DFI Max Read
            Latency value, in units of DFI clocks. Recommended to be
            >= 1.
            DFIMRLMargin in the message block structure.
        </description>
        <valueType>uint8</valueType>
        <default>0x01</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_PHY_USE_BROADCAST_MR</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Set whether or not per rank MR values are used.
            UseBroadcastMR in the message block structure.
        </description>
        <valueType>uint8</valueType>
        <enum>
            USE_PER_RANK_VALUES  = 0,
            USE_BROADCAST_VALUES = 1
        </enum>
        <default>USE_PER_RANK_VALUES</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_PHY_DISABLED_DBYTE</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Bitmap to indicate which Dbytes are not connected (for DByte
            0 to 7). Set DisabledDbyte[i] to 1 to specify that DByte i
            does not need to be trained (DByte 8 and 9 can be disabled
            via EnabledDQs setting).
            DisabledDbyte in the message block structure.
        </description>
        <valueType>uint8</valueType>
        <default>0x00</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_PHY_CA_TRAIN_OPTIONS</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            CA training options (bit 0 on the left):
            [7] Enable RDIMM/LRDIMM 2D CA training (UDIMM: RFU, must be zero)
            [6] Enable RDIMM/LRDIMM CA DFE training (UDIMM: RFU, must be zero)
            [4:5] step size for CS and CA training: 0 -> 1, 1 -> 2, 2 -> 4, 3 -> 8
            [3] Set to 1 to Skip CA13 during CA training
            [2] Enable RDIMM/LRDIMM 2D CS training (UDIMM: RFU, must be zero)
            [1] RFU, must be zero
            [0] Use multiple patterns during CA training
            CATrainOpt in the message block structure.
        </description>
        <valueType>uint8</valueType>
        <default>0x80</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_PHY_CA_DFE_TRAIN_OPTIONS</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            CA DFE training options (bit 0 on the left):
            [6:7] NbTAPm1: Number of TAP (NbTAP) to train is NbTAPm1 + 1 (TAP are trained from 1 to NbTAP)
            [4:5] BiasStepMode: delta to use when iterating TAP BiasStep from min to max
                  0 = delta 1 for all trained TAP
                  1 = delta 2 for all trained TAP
                  2 = delta 5 for all trained TAP
                  3 = delta 16 for TAP1, 10 for TAP2, 7 for TAP3 and 7 for TAP4 (useful for simulation)
            [2:3] VStepSize: VrefCA step size (2^n)
                  0 = step size of 1
                  1 = step size of 2
                  2 = step size of 4
                  3 = step size of 8
            [1] TrainDFEGain: when set, train the DFE Gain Offset
            [0] DFEVrefEnable: when set, DFE Vref circuitry will be enabled during and after CA DFE training
            Reserved1E2 in the message block structure.
        </description>
        <valueType>uint8</valueType>
        <default>0x00</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_PHY_TX2D_DFE_MISC</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            TX2D DFE training options (bit 0 on the left):
            [6:7] Number of TAP to train, minus one
            [4:5] Delta to use when iterating TAP BiasStep from min to max
            [2:3] StepSize used for Voltage, 2^StepSize will be used
            [0:1] StepSize used for Delay, 2^StepSize will be used
            TX2D_DFE_Misc in the message block structure.
        </description>
        <valueType>uint8</valueType>
        <default>0x55</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_PHY_RX2D_TRAIN_OPT</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            RX2D training options (bit 0 on the left):
            [7] Set to 1 to run rx2D with DFE
            [5:6] Voltage Step Size (2^n)
            [3:4] Delay Step Size (2^n)
            [2] Voltage Step Size Multiplier
            [1] Delay Step Size Multiplier
            [0] RFU, must be zero
            RX2D_TrainOpt in the message block structure.
        </description>
        <valueType>uint8</valueType>
        <default>0x01</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_PHY_TX2D_TRAIN_OPT</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            TX2D training options (bit 0 on the left):
            [7] Set to 1 to run tx2D with DFE
            [5:6] Voltage Step Size (2^n)
            [3:4] Delay Step Size (2^n)
            [2] Voltage Step Size Multiplier
            [1] Delay Step Size Multiplier
            [0] RFU, must be zero
            TX2D_TrainOpt in the message block structure.
        </description>
        <valueType>uint8</valueType>
        <default>0x0B</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_PHY_DEBUG_TRAIN_OPTIONS</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Bit fields (bit 0 on the left):
            [7]: SingleBurstPDA: when set, use the single
            burst PDA ID enumeration method
            [6]: DumpMR: when set, read and dump MR values
            after read and write training stages (only when
            HdtCtrl is less than or equal to 4)
            [5]: KeepODT: when set, ODT_on / off values in
            MR37, MR38 and MR39 are programmed as specified
            in the message block during training
            [4]: ResetIntWL: when set, MR2[7] is set to 0
            during devinit
            [3]: ForceDPAR: when set, DPAR signal is forced
            to high during RCD initialization, or RCD
            self-refresh exit
            [2] RFU, must be 0
            [1]: ExtendWLrangeUpperLimit: When set, avoid
            backoff during WL search based on WrPre setting
            to permit covering a larger maximal WL skew
            [0]: tDqs2DqOverwrite (debug option only): when
            set, non-zero VrefDq* field overwrite extracted
            tDQS2DQ delay associated with the corresponding
            nibble before when starting wr2D training
            Reserved1E4 in the message block structure.
        </description>
        <valueType>uint8</valueType>
        <default>0x00</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_PHY_CONFIG_OVERRIDE</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Override for PhyConfig CSR, or set to 0 to use the
            CSR value.
            PhyConfigOverride in the message block structure.
        </description>
        <valueType>uint16</valueType>
        <default>0x0000</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_PHY_ENABLED_DQ_CHA</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Total number of DQ bits enabled in PHY Channel A.
            EnabledDQsChA in the message block structure.
        </description>
        <valueType>uint8</valueType>
        <default>0x00</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_PHY_ENABLED_DQ_CHB</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Total number of DQ bits enabled in PHY Channel B.
            EnabledDQsChB in the message block structure.
        </description>
        <valueType>uint8</valueType>
        <default>0x00</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_TX_IMPEDANCE_CTRL1</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Tx impedance of DQ driver cells when equalization is disabled, per pstate
        </description>
        <valueType>uint16</valueType>
        <default>0</default>
        <writeable/>
        <enum>HIGH_IMP = 0, OHM_25 = 25, OHM_27 = 27, OHM_28 = 28, OHM_30 = 30, OHM_32 = 32,
              OHM_34 = 34, OHM_36 = 36, OHM_40 = 40, OHM_43 = 43, OHM_48 = 48, OHM_53 = 53,
              OHM_60 = 60, OHM_68 = 68, OHM_80 = 80, OHM_96 = 96, OHM_120 = 120, OHM_160 = 160,
              OHM_240 = 240, OHM_480 = 480
        </enum>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_TX_IMPEDANCE_CTRL2</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Tx impedance of DQ driver cells when equalization is disabled, per pstate
        </description>
        <valueType>uint16</valueType>
        <default>0</default>
        <writeable/>
        <enum>HIGH_IMP = 0, OHM_25 = 25, OHM_27 = 27, OHM_28 = 28, OHM_30 = 30, OHM_32 = 32,
              OHM_34 = 34, OHM_36 = 36, OHM_40 = 40, OHM_43 = 43, OHM_48 = 48, OHM_53 = 53,
              OHM_60 = 60, OHM_68 = 68, OHM_80 = 80, OHM_96 = 96, OHM_120 = 120, OHM_160 = 160,
              OHM_240 = 240, OHM_480 = 480
        </enum>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_MRR_ODT_TERM</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Enable Non-Target ODT Termination for MRR during PIE initiated PPT for DDR5
        </description>
        <valueType>uint8</valueType>
        <default>1</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <!-- end draminit structure (message block) inputs section -->

    <!-- begin draminit structure (message block) outputs section -->

    <attribute>
        <id>ATTR_ODY_DRAMINIT_FW_REVISION</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            DRAMINIT's firmware binary's revision
        </description>
        <valueType>uint16</valueType>
        <default>0</default>
        <writeable/>
        <sbeAttrSync toSBE="0" fromSBE="1" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_DRAMINIT_INTERNAL_FW_REVISION0</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            DRAMINIT's firmware internal binary's revision 0
        </description>
        <valueType>uint16</valueType>
        <default>0</default>
        <writeable/>
        <sbeAttrSync toSBE="0" fromSBE="1" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_DRAMINIT_INTERNAL_FW_REVISION1</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            DRAMINIT's firmware internal binary's revision 1
        </description>
        <valueType>uint16</valueType>
        <default>0</default>
        <writeable/>
        <sbeAttrSync toSBE="0" fromSBE="1" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_DRAMINIT_FW_DATA_ADDR_OFFSET</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            DRAMINIT's firmware's address offset for additional data
        </description>
        <valueType>uint16</valueType>
        <default>0</default>
        <writeable/>
        <sbeAttrSync toSBE="0" fromSBE="1" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <!-- end draminit structure (message block) outputs section -->

    <attribute>
        <id>ATTR_ODY_DMEM_FIRST_LOAD</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Keeps track if the Odyssey's DMEM has been loaded before
            As the DMEM can be reset to all zeroes, this attribute can be used to speed up the DMEM loads
            by skipping the any DMEM addresses that are zeroes
        </description>
        <valueType>uint8</valueType>
        <enum>
            NO = 0,
            YES = 1
        </enum>
        <default>NO</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="1" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_ODY_PSRO</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
        Value read from CFAM_OTPROM_SINGLE_OTP_ROM_REG33 is put in the attribute
        We can use a 6-bit bit(2:7) code to capture the range of psro we have for chips
        code      meaning
        0         no data
        1         LTE 5.5ps
        2         GT 5.5, LTE 5.6
        3         GT 5.6, LTE 5.7
        ...
        62        GT 11.5, LTE 11.6
        63        GT 11.6
        </description>
        <valueType>uint64</valueType>
        <writeable/>
    </attribute>

    <attribute>
        <id>ATTR_ODY_SETUP_SAFEMODE_THROTTLES</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
            Setup emergeny throttles. This attribute gets set automatically in the code,
            and it's enabled only in the case of P Hostboot
        </description>
        <valueType>uint8</valueType>
        <enum>
            ENABLE = 1,
            DISABLE = 0
        </enum>
        <default>DISABLE</default>
        <writeable/>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_OCMB_CHIP</targetTypes>
        </sbeAttrSync>
    </attribute>


</attributes>
