<profile>

<section name = "Vitis HLS Report for 'convolution'" level="0">
<item name = "Date">Sun Nov 24 19:51:44 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">MNIST</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">75, 75, 0.750 us, 0.750 us, 76, 76, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_18_1">64, 64, 35, 15, 1, 3, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 15, -, -, -</column>
<column name="Expression">-, -, 0, 366, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">22, 0, 10362, 10922, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 372, -</column>
<column name="Register">-, -, 1355, 96, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">1, ~0, 1, 2, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_r_s_axi_U">control_r_s_axi, 0, 0, 800, 1448, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 36, 40, 0</column>
<column name="gmem0_m_axi_U">gmem0_m_axi, 2, 0, 866, 814, 0</column>
<column name="gmem1_0_0_m_axi_U">gmem1_0_0_m_axi, 2, 0, 866, 814, 0</column>
<column name="gmem1_0_1_m_axi_U">gmem1_0_1_m_axi, 2, 0, 866, 814, 0</column>
<column name="gmem1_0_2_m_axi_U">gmem1_0_2_m_axi, 2, 0, 866, 814, 0</column>
<column name="gmem1_1_0_m_axi_U">gmem1_1_0_m_axi, 2, 0, 866, 814, 0</column>
<column name="gmem1_1_1_m_axi_U">gmem1_1_1_m_axi, 2, 0, 866, 814, 0</column>
<column name="gmem1_1_2_m_axi_U">gmem1_1_2_m_axi, 2, 0, 866, 814, 0</column>
<column name="gmem1_2_0_m_axi_U">gmem1_2_0_m_axi, 2, 0, 866, 814, 0</column>
<column name="gmem1_2_1_m_axi_U">gmem1_2_1_m_axi, 2, 0, 866, 814, 0</column>
<column name="gmem1_2_2_m_axi_U">gmem1_2_2_m_axi, 2, 0, 866, 814, 0</column>
<column name="gmem2_m_axi_U">gmem2_m_axi, 2, 0, 866, 814, 0</column>
<column name="mul_8s_8s_8_1_1_U1">mul_8s_8s_8_1_1, 0, 0, 0, 40, 0</column>
<column name="mul_8s_8s_8_1_1_U2">mul_8s_8s_8_1_1, 0, 0, 0, 40, 0</column>
<column name="mul_8s_8s_8_1_1_U3">mul_8s_8s_8_1_1, 0, 0, 0, 40, 0</column>
<column name="mul_8s_8s_8_1_1_U4">mul_8s_8s_8_1_1, 0, 0, 0, 40, 0</column>
<column name="mul_8s_8s_8_1_1_U5">mul_8s_8s_8_1_1, 0, 0, 0, 40, 0</column>
<column name="mul_8s_8s_8_1_1_U6">mul_8s_8s_8_1_1, 0, 0, 0, 40, 0</column>
<column name="mul_8s_8s_8_1_1_U7">mul_8s_8s_8_1_1, 0, 0, 0, 40, 0</column>
<column name="mul_8s_8s_8_1_1_U8">mul_8s_8s_8_1_1, 0, 0, 0, 40, 0</column>
<column name="mul_8s_8s_8_1_1_U9">mul_8s_8s_8_1_1, 0, 0, 0, 40, 0</column>
<column name="mul_8s_8s_8_1_1_U10">mul_8s_8s_8_1_1, 0, 0, 0, 40, 0</column>
<column name="mul_8s_8s_8_1_1_U11">mul_8s_8s_8_1_1, 0, 0, 0, 40, 0</column>
<column name="mul_8s_8s_8_1_1_U12">mul_8s_8s_8_1_1, 0, 0, 0, 40, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8s_8s_8ns_8_4_1_U13">mac_muladd_8s_8s_8ns_8_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_8ns_8_4_1_U14">mac_muladd_8s_8s_8ns_8_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_8ns_8_4_1_U15">mac_muladd_8s_8s_8ns_8_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_8ns_8_4_1_U16">mac_muladd_8s_8s_8ns_8_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_8ns_8_4_1_U17">mac_muladd_8s_8s_8ns_8_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_8ns_8_4_1_U18">mac_muladd_8s_8s_8ns_8_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_8ns_8_4_1_U19">mac_muladd_8s_8s_8ns_8_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_8ns_8_4_1_U20">mac_muladd_8s_8s_8ns_8_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_8ns_8_4_1_U21">mac_muladd_8s_8s_8ns_8_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_8ns_8_4_1_U22">mac_muladd_8s_8s_8ns_8_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_8ns_8_4_1_U23">mac_muladd_8s_8s_8ns_8_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_8ns_8_4_1_U24">mac_muladd_8s_8s_8ns_8_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_8ns_8_4_1_U25">mac_muladd_8s_8s_8ns_8_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_8ns_8_4_1_U26">mac_muladd_8s_8s_8ns_8_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_8ns_8_4_1_U27">mac_muladd_8s_8s_8ns_8_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln33_10_fu_613_p2">+, 0, 0, 19, 8, 8</column>
<column name="add_ln33_14_fu_617_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln33_18_fu_627_p2">+, 0, 0, 19, 8, 8</column>
<column name="add_ln33_22_fu_631_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln33_2_fu_540_p2">+, 0, 0, 19, 8, 8</column>
<column name="add_ln33_6_fu_544_p2">+, 0, 0, 15, 8, 8</column>
<column name="empty_34_fu_517_p2">+, 0, 0, 64, 64, 64</column>
<column name="indvars_iv_next_fu_485_p2">+, 0, 0, 9, 2, 1</column>
<column name="sum_1_fu_548_p2">+, 0, 0, 19, 8, 8</column>
<column name="sum_3_fu_621_p2">+, 0, 0, 19, 8, 8</column>
<column name="sum_5_fu_635_p2">+, 0, 0, 19, 8, 8</column>
<column name="tmp_fu_512_p2">+, 0, 0, 64, 64, 64</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage10_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage12_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage13_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage14_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage9_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state21_pp0_stage9_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state45_pp0_stage4_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op214_writereq_state12">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln18_1_fu_529_p2">icmp, 0, 0, 9, 2, 2</column>
<column name="icmp_ln18_fu_479_p2">icmp, 0, 0, 9, 2, 2</column>
<column name="ap_block_pp0_stage11_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage12_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage13_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage14_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">127, 27, 1, 27</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="gmem0_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem0_blk_n_R">9, 2, 1, 2</column>
<column name="gmem1_0_0_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem1_0_0_blk_n_R">9, 2, 1, 2</column>
<column name="gmem1_0_1_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem1_0_1_blk_n_R">9, 2, 1, 2</column>
<column name="gmem1_0_2_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem1_0_2_blk_n_R">9, 2, 1, 2</column>
<column name="gmem1_1_0_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem1_1_0_blk_n_R">9, 2, 1, 2</column>
<column name="gmem1_1_1_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem1_1_1_blk_n_R">9, 2, 1, 2</column>
<column name="gmem1_1_2_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem1_1_2_blk_n_R">9, 2, 1, 2</column>
<column name="gmem1_2_0_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem1_2_0_blk_n_R">9, 2, 1, 2</column>
<column name="gmem1_2_1_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem1_2_1_blk_n_R">9, 2, 1, 2</column>
<column name="gmem1_2_2_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem1_2_2_blk_n_R">9, 2, 1, 2</column>
<column name="gmem2_WDATA">20, 4, 8, 32</column>
<column name="gmem2_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem2_blk_n_B">9, 2, 1, 2</column>
<column name="gmem2_blk_n_W">9, 2, 1, 2</column>
<column name="i_fu_166">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln33_11_reg_994">8, 0, 8, 0</column>
<column name="add_ln33_16_reg_942">8, 0, 8, 0</column>
<column name="add_ln33_17_reg_977">8, 0, 8, 0</column>
<column name="add_ln33_19_reg_1004">8, 0, 8, 0</column>
<column name="add_ln33_1_reg_952">8, 0, 8, 0</column>
<column name="add_ln33_3_reg_972">8, 0, 8, 0</column>
<column name="add_ln33_8_reg_927">8, 0, 8, 0</column>
<column name="add_ln33_9_reg_962">8, 0, 8, 0</column>
<column name="add_ln33_reg_912">8, 0, 8, 0</column>
<column name="ap_CS_fsm">26, 0, 26, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="first_iter_0_reg_388">1, 0, 1, 0</column>
<column name="first_iter_0_reg_388_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="gmem0_addr_read_12_reg_982">8, 0, 8, 0</column>
<column name="gmem0_addr_read_14_reg_1009">8, 0, 8, 0</column>
<column name="gmem0_addr_reg_882">64, 0, 64, 0</column>
<column name="gmem1_0_0_addr_read_reg_807">8, 0, 8, 0</column>
<column name="gmem1_0_0_addr_reg_753">64, 0, 64, 0</column>
<column name="gmem1_0_1_addr_read_reg_814">8, 0, 8, 0</column>
<column name="gmem1_0_1_addr_reg_759">64, 0, 64, 0</column>
<column name="gmem1_0_2_addr_read_reg_821">8, 0, 8, 0</column>
<column name="gmem1_0_2_addr_reg_765">64, 0, 64, 0</column>
<column name="gmem1_1_0_addr_read_reg_828">8, 0, 8, 0</column>
<column name="gmem1_1_0_addr_reg_771">64, 0, 64, 0</column>
<column name="gmem1_1_1_addr_read_reg_835">8, 0, 8, 0</column>
<column name="gmem1_1_1_addr_reg_777">64, 0, 64, 0</column>
<column name="gmem1_1_2_addr_read_reg_842">8, 0, 8, 0</column>
<column name="gmem1_1_2_addr_reg_783">64, 0, 64, 0</column>
<column name="gmem1_2_0_addr_read_reg_849">8, 0, 8, 0</column>
<column name="gmem1_2_0_addr_reg_789">64, 0, 64, 0</column>
<column name="gmem1_2_1_addr_read_reg_856">8, 0, 8, 0</column>
<column name="gmem1_2_1_addr_reg_795">64, 0, 64, 0</column>
<column name="gmem1_2_2_addr_read_reg_863">8, 0, 8, 0</column>
<column name="gmem1_2_2_addr_reg_801">64, 0, 64, 0</column>
<column name="gmem2_addr_reg_874">64, 0, 64, 0</column>
<column name="i_fu_166">2, 0, 2, 0</column>
<column name="icmp_ln18_1_reg_888">1, 0, 1, 0</column>
<column name="icmp_ln18_reg_870">1, 0, 1, 0</column>
<column name="input_r_read_reg_748">64, 0, 64, 0</column>
<column name="mul_ln26_reg_902">8, 0, 8, 0</column>
<column name="mul_ln27_1_reg_922">8, 0, 8, 0</column>
<column name="mul_ln27_2_reg_957">8, 0, 8, 0</column>
<column name="mul_ln27_reg_907">8, 0, 8, 0</column>
<column name="mul_ln29_1_reg_947">8, 0, 8, 0</column>
<column name="mul_ln29_2_reg_967">8, 0, 8, 0</column>
<column name="mul_ln29_reg_937">8, 0, 8, 0</column>
<column name="mul_ln32_1_reg_999">8, 0, 8, 0</column>
<column name="mul_ln32_2_reg_1014">8, 0, 8, 0</column>
<column name="mul_ln32_reg_989">8, 0, 8, 0</column>
<column name="output_r_read_reg_743">64, 0, 64, 0</column>
<column name="reg_401">8, 0, 8, 0</column>
<column name="reg_405">8, 0, 8, 0</column>
<column name="reg_409">8, 0, 8, 0</column>
<column name="reg_413">8, 0, 8, 0</column>
<column name="sum_1_reg_892">8, 0, 8, 0</column>
<column name="sum_3_reg_1024">8, 0, 8, 0</column>
<column name="sum_5_reg_1034">8, 0, 8, 0</column>
<column name="gmem2_addr_reg_874">64, 32, 64, 0</column>
<column name="icmp_ln18_1_reg_888">64, 32, 1, 0</column>
<column name="icmp_ln18_reg_870">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, return void</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, return void</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, return void</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, return void</column>
<column name="s_axi_control_r_AWVALID">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_AWREADY">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_AWADDR">in, 8, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WVALID">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WREADY">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WDATA">in, 32, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WSTRB">in, 4, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_ARVALID">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_ARREADY">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_ARADDR">in, 8, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RVALID">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RREADY">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RDATA">out, 32, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RRESP">out, 2, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_BVALID">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_BREADY">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_BRESP">out, 2, s_axi, control_r, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, convolution, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, convolution, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, convolution, return value</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem1_0_0_AWVALID">out, 1, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_AWREADY">in, 1, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_AWADDR">out, 64, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_AWID">out, 1, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_AWLEN">out, 8, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_AWSIZE">out, 3, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_AWBURST">out, 2, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_AWLOCK">out, 2, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_AWCACHE">out, 4, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_AWPROT">out, 3, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_AWQOS">out, 4, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_AWREGION">out, 4, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_AWUSER">out, 1, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_WVALID">out, 1, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_WREADY">in, 1, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_WDATA">out, 32, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_WSTRB">out, 4, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_WLAST">out, 1, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_WID">out, 1, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_WUSER">out, 1, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_ARVALID">out, 1, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_ARREADY">in, 1, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_ARADDR">out, 64, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_ARID">out, 1, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_ARLEN">out, 8, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_ARSIZE">out, 3, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_ARBURST">out, 2, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_ARLOCK">out, 2, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_ARCACHE">out, 4, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_ARPROT">out, 3, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_ARQOS">out, 4, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_ARREGION">out, 4, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_ARUSER">out, 1, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_RVALID">in, 1, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_RREADY">out, 1, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_RDATA">in, 32, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_RLAST">in, 1, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_RID">in, 1, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_RUSER">in, 1, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_RRESP">in, 2, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_BVALID">in, 1, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_BREADY">out, 1, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_BRESP">in, 2, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_BID">in, 1, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_0_BUSER">in, 1, m_axi, gmem1_0_0, pointer</column>
<column name="m_axi_gmem1_0_1_AWVALID">out, 1, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_AWREADY">in, 1, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_AWADDR">out, 64, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_AWID">out, 1, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_AWLEN">out, 8, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_AWSIZE">out, 3, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_AWBURST">out, 2, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_AWLOCK">out, 2, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_AWCACHE">out, 4, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_AWPROT">out, 3, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_AWQOS">out, 4, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_AWREGION">out, 4, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_AWUSER">out, 1, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_WVALID">out, 1, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_WREADY">in, 1, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_WDATA">out, 32, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_WSTRB">out, 4, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_WLAST">out, 1, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_WID">out, 1, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_WUSER">out, 1, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_ARVALID">out, 1, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_ARREADY">in, 1, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_ARADDR">out, 64, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_ARID">out, 1, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_ARLEN">out, 8, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_ARSIZE">out, 3, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_ARBURST">out, 2, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_ARLOCK">out, 2, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_ARCACHE">out, 4, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_ARPROT">out, 3, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_ARQOS">out, 4, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_ARREGION">out, 4, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_ARUSER">out, 1, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_RVALID">in, 1, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_RREADY">out, 1, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_RDATA">in, 32, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_RLAST">in, 1, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_RID">in, 1, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_RUSER">in, 1, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_RRESP">in, 2, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_BVALID">in, 1, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_BREADY">out, 1, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_BRESP">in, 2, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_BID">in, 1, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_1_BUSER">in, 1, m_axi, gmem1_0_1, pointer</column>
<column name="m_axi_gmem1_0_2_AWVALID">out, 1, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_AWREADY">in, 1, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_AWADDR">out, 64, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_AWID">out, 1, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_AWLEN">out, 8, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_AWSIZE">out, 3, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_AWBURST">out, 2, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_AWLOCK">out, 2, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_AWCACHE">out, 4, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_AWPROT">out, 3, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_AWQOS">out, 4, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_AWREGION">out, 4, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_AWUSER">out, 1, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_WVALID">out, 1, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_WREADY">in, 1, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_WDATA">out, 32, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_WSTRB">out, 4, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_WLAST">out, 1, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_WID">out, 1, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_WUSER">out, 1, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_ARVALID">out, 1, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_ARREADY">in, 1, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_ARADDR">out, 64, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_ARID">out, 1, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_ARLEN">out, 8, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_ARSIZE">out, 3, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_ARBURST">out, 2, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_ARLOCK">out, 2, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_ARCACHE">out, 4, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_ARPROT">out, 3, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_ARQOS">out, 4, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_ARREGION">out, 4, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_ARUSER">out, 1, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_RVALID">in, 1, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_RREADY">out, 1, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_RDATA">in, 32, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_RLAST">in, 1, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_RID">in, 1, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_RUSER">in, 1, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_RRESP">in, 2, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_BVALID">in, 1, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_BREADY">out, 1, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_BRESP">in, 2, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_BID">in, 1, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_0_2_BUSER">in, 1, m_axi, gmem1_0_2, pointer</column>
<column name="m_axi_gmem1_1_0_AWVALID">out, 1, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_AWREADY">in, 1, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_AWADDR">out, 64, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_AWID">out, 1, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_AWLEN">out, 8, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_AWSIZE">out, 3, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_AWBURST">out, 2, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_AWLOCK">out, 2, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_AWCACHE">out, 4, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_AWPROT">out, 3, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_AWQOS">out, 4, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_AWREGION">out, 4, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_AWUSER">out, 1, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_WVALID">out, 1, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_WREADY">in, 1, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_WDATA">out, 32, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_WSTRB">out, 4, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_WLAST">out, 1, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_WID">out, 1, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_WUSER">out, 1, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_ARVALID">out, 1, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_ARREADY">in, 1, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_ARADDR">out, 64, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_ARID">out, 1, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_ARLEN">out, 8, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_ARSIZE">out, 3, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_ARBURST">out, 2, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_ARLOCK">out, 2, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_ARCACHE">out, 4, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_ARPROT">out, 3, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_ARQOS">out, 4, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_ARREGION">out, 4, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_ARUSER">out, 1, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_RVALID">in, 1, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_RREADY">out, 1, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_RDATA">in, 32, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_RLAST">in, 1, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_RID">in, 1, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_RUSER">in, 1, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_RRESP">in, 2, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_BVALID">in, 1, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_BREADY">out, 1, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_BRESP">in, 2, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_BID">in, 1, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_0_BUSER">in, 1, m_axi, gmem1_1_0, pointer</column>
<column name="m_axi_gmem1_1_1_AWVALID">out, 1, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_AWREADY">in, 1, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_AWADDR">out, 64, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_AWID">out, 1, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_AWLEN">out, 8, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_AWSIZE">out, 3, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_AWBURST">out, 2, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_AWLOCK">out, 2, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_AWCACHE">out, 4, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_AWPROT">out, 3, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_AWQOS">out, 4, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_AWREGION">out, 4, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_AWUSER">out, 1, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_WVALID">out, 1, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_WREADY">in, 1, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_WDATA">out, 32, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_WSTRB">out, 4, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_WLAST">out, 1, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_WID">out, 1, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_WUSER">out, 1, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_ARVALID">out, 1, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_ARREADY">in, 1, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_ARADDR">out, 64, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_ARID">out, 1, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_ARLEN">out, 8, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_ARSIZE">out, 3, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_ARBURST">out, 2, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_ARLOCK">out, 2, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_ARCACHE">out, 4, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_ARPROT">out, 3, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_ARQOS">out, 4, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_ARREGION">out, 4, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_ARUSER">out, 1, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_RVALID">in, 1, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_RREADY">out, 1, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_RDATA">in, 32, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_RLAST">in, 1, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_RID">in, 1, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_RUSER">in, 1, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_RRESP">in, 2, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_BVALID">in, 1, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_BREADY">out, 1, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_BRESP">in, 2, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_BID">in, 1, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_1_BUSER">in, 1, m_axi, gmem1_1_1, pointer</column>
<column name="m_axi_gmem1_1_2_AWVALID">out, 1, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_AWREADY">in, 1, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_AWADDR">out, 64, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_AWID">out, 1, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_AWLEN">out, 8, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_AWSIZE">out, 3, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_AWBURST">out, 2, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_AWLOCK">out, 2, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_AWCACHE">out, 4, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_AWPROT">out, 3, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_AWQOS">out, 4, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_AWREGION">out, 4, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_AWUSER">out, 1, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_WVALID">out, 1, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_WREADY">in, 1, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_WDATA">out, 32, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_WSTRB">out, 4, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_WLAST">out, 1, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_WID">out, 1, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_WUSER">out, 1, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_ARVALID">out, 1, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_ARREADY">in, 1, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_ARADDR">out, 64, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_ARID">out, 1, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_ARLEN">out, 8, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_ARSIZE">out, 3, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_ARBURST">out, 2, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_ARLOCK">out, 2, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_ARCACHE">out, 4, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_ARPROT">out, 3, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_ARQOS">out, 4, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_ARREGION">out, 4, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_ARUSER">out, 1, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_RVALID">in, 1, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_RREADY">out, 1, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_RDATA">in, 32, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_RLAST">in, 1, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_RID">in, 1, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_RUSER">in, 1, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_RRESP">in, 2, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_BVALID">in, 1, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_BREADY">out, 1, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_BRESP">in, 2, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_BID">in, 1, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_1_2_BUSER">in, 1, m_axi, gmem1_1_2, pointer</column>
<column name="m_axi_gmem1_2_0_AWVALID">out, 1, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_AWREADY">in, 1, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_AWADDR">out, 64, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_AWID">out, 1, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_AWLEN">out, 8, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_AWSIZE">out, 3, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_AWBURST">out, 2, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_AWLOCK">out, 2, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_AWCACHE">out, 4, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_AWPROT">out, 3, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_AWQOS">out, 4, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_AWREGION">out, 4, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_AWUSER">out, 1, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_WVALID">out, 1, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_WREADY">in, 1, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_WDATA">out, 32, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_WSTRB">out, 4, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_WLAST">out, 1, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_WID">out, 1, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_WUSER">out, 1, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_ARVALID">out, 1, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_ARREADY">in, 1, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_ARADDR">out, 64, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_ARID">out, 1, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_ARLEN">out, 8, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_ARSIZE">out, 3, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_ARBURST">out, 2, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_ARLOCK">out, 2, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_ARCACHE">out, 4, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_ARPROT">out, 3, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_ARQOS">out, 4, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_ARREGION">out, 4, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_ARUSER">out, 1, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_RVALID">in, 1, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_RREADY">out, 1, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_RDATA">in, 32, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_RLAST">in, 1, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_RID">in, 1, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_RUSER">in, 1, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_RRESP">in, 2, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_BVALID">in, 1, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_BREADY">out, 1, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_BRESP">in, 2, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_BID">in, 1, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_0_BUSER">in, 1, m_axi, gmem1_2_0, pointer</column>
<column name="m_axi_gmem1_2_1_AWVALID">out, 1, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_AWREADY">in, 1, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_AWADDR">out, 64, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_AWID">out, 1, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_AWLEN">out, 8, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_AWSIZE">out, 3, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_AWBURST">out, 2, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_AWLOCK">out, 2, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_AWCACHE">out, 4, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_AWPROT">out, 3, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_AWQOS">out, 4, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_AWREGION">out, 4, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_AWUSER">out, 1, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_WVALID">out, 1, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_WREADY">in, 1, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_WDATA">out, 32, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_WSTRB">out, 4, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_WLAST">out, 1, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_WID">out, 1, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_WUSER">out, 1, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_ARVALID">out, 1, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_ARREADY">in, 1, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_ARADDR">out, 64, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_ARID">out, 1, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_ARLEN">out, 8, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_ARSIZE">out, 3, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_ARBURST">out, 2, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_ARLOCK">out, 2, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_ARCACHE">out, 4, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_ARPROT">out, 3, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_ARQOS">out, 4, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_ARREGION">out, 4, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_ARUSER">out, 1, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_RVALID">in, 1, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_RREADY">out, 1, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_RDATA">in, 32, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_RLAST">in, 1, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_RID">in, 1, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_RUSER">in, 1, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_RRESP">in, 2, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_BVALID">in, 1, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_BREADY">out, 1, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_BRESP">in, 2, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_BID">in, 1, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_1_BUSER">in, 1, m_axi, gmem1_2_1, pointer</column>
<column name="m_axi_gmem1_2_2_AWVALID">out, 1, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_AWREADY">in, 1, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_AWADDR">out, 64, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_AWID">out, 1, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_AWLEN">out, 8, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_AWSIZE">out, 3, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_AWBURST">out, 2, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_AWLOCK">out, 2, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_AWCACHE">out, 4, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_AWPROT">out, 3, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_AWQOS">out, 4, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_AWREGION">out, 4, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_AWUSER">out, 1, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_WVALID">out, 1, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_WREADY">in, 1, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_WDATA">out, 32, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_WSTRB">out, 4, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_WLAST">out, 1, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_WID">out, 1, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_WUSER">out, 1, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_ARVALID">out, 1, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_ARREADY">in, 1, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_ARADDR">out, 64, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_ARID">out, 1, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_ARLEN">out, 8, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_ARSIZE">out, 3, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_ARBURST">out, 2, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_ARLOCK">out, 2, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_ARCACHE">out, 4, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_ARPROT">out, 3, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_ARQOS">out, 4, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_ARREGION">out, 4, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_ARUSER">out, 1, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_RVALID">in, 1, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_RREADY">out, 1, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_RDATA">in, 32, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_RLAST">in, 1, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_RID">in, 1, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_RUSER">in, 1, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_RRESP">in, 2, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_BVALID">in, 1, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_BREADY">out, 1, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_BRESP">in, 2, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_BID">in, 1, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem1_2_2_BUSER">in, 1, m_axi, gmem1_2_2, pointer</column>
<column name="m_axi_gmem2_AWVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WDATA">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WSTRB">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WLAST">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RDATA">in, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RLAST">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BUSER">in, 1, m_axi, gmem2, pointer</column>
</table>
</item>
</section>
</profile>
