//================================================================================
// Module: hazard_unit
// Author: Preetham Reddy (@Preetham-Reddy-007)
// Description: Data hazard unit - implements forwarding logic
//================================================================================

module hazard_unit(rst,RegWriteM,RegWriteW,RD_M,RD_W,RS1_E,RS2_E,ForwardAE,ForwardBE);
    //Declare I/Os
    input rst,RegWriteM,RegWriteW;
    input [4:0] RD_M,RD_W,RS1_E,RS2_E;
    output [1:0] ForwardAE,ForwardBE;

    //Combinational Logic
    assign ForwardAE = (rst == 1'b0) ? 2'b00 :
                       ((RegWriteM == 1) & (RD_M != 5'h00) & (RD_M == RS1_E)) ? 2'b10 : 
                       ((RegWriteW == 1) & (RD_W != 5'h00) & (RD_W == RS1_E)) ? 2'b01 : 2'b00;
    
    assign ForwardBE = (rst == 1'b0) ? 2'b00 :
                       ((RegWriteM == 1) & (RD_M != 5'h00) & (RD_M == RS2_E)) ? 2'b10 : 
                       ((RegWriteW == 1) & (RD_W != 5'h00) & (RD_W == RS2_E)) ? 2'b01 : 2'b00;

endmodule