// Seed: 3398765966
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  logic [7:0] id_5;
  always @(posedge 1) begin
    #1 id_3 = 1;
    if (1) begin
      $display(1);
    end else id_5[1] <= id_2 - 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(1'd0 or 1) $display;
  module_0(
      id_3, id_3, id_1
  );
endmodule
