// Seed: 4293495952
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire ["" : -1] id_5, id_6, id_7;
endmodule
module module_1 #(
    parameter id_3 = 32'd67,
    parameter id_9 = 32'd88
) (
    input tri id_0,
    input tri1 id_1,
    output tri id_2,
    output supply0 _id_3,
    output tri id_4,
    output supply0 id_5,
    output tri id_6
);
  logic [id_3 : -1] id_8, _id_9;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
  wire id_10, id_11, id_12;
  wire id_13, id_14, id_15;
  assign id_4 = -1;
  wire id_16;
  assign id_2 = id_8 == id_10;
  wire [1  >  -1 'h0 : id_9  ==  -1] id_17;
endmodule
