// Seed: 2618018695
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  assign module_1.id_5 = 0;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout tri0 id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_17;
  assign id_8 = 1 - 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd28,
    parameter id_5 = 32'd88
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5
);
  inout wire _id_5;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2
  );
  input wire _id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [id_5 : id_4] id_6;
  wire id_7;
  ;
  not primCall (id_3, id_2);
  always begin : LABEL_0
    $unsigned(72);
    ;
  end
  parameter id_8 = 1;
endmodule
