Fitter report for qsys_control
Sun May 31 19:11:58 2020
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. I/O Assignment Warnings
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. LAB Logic Elements
 32. LAB-wide Signals
 33. LAB Signals Sourced
 34. LAB Signals Sourced Out
 35. LAB Distinct Inputs
 36. I/O Rules Summary
 37. I/O Rules Details
 38. I/O Rules Matrix
 39. Fitter Device Options
 40. Operating Settings and Conditions
 41. Estimated Delay Added for Hold Timing Summary
 42. Estimated Delay Added for Hold Timing Details
 43. Fitter Messages
 44. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sun May 31 19:11:58 2020       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; qsys_control                                ;
; Top-level Entity Name              ; qsys_control_top                            ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M08DAF484C8GES                            ;
; Timing Models                      ; Preliminary                                 ;
; Total logic elements               ; 4,790 / 8,064 ( 59 % )                      ;
;     Total combinational functions  ; 4,244 / 8,064 ( 53 % )                      ;
;     Dedicated logic registers      ; 2,777 / 8,064 ( 34 % )                      ;
; Total registers                    ; 2777                                        ;
; Total pins                         ; 14 / 250 ( 6 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 80,728 / 387,072 ( 21 % )                   ;
; Embedded Multiplier 9-bit elements ; 6 / 48 ( 13 % )                             ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
; UFM blocks                         ; 1 / 1 ( 100 % )                             ;
; ADC blocks                         ; 0 / 1 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 10M08DAF484C8GES                      ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.23        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  23.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                            ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                               ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a0                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a1                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a2                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a3                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a4                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a5                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a6                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a7                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a8                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a9                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a10                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a11                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a12                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a13                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a14                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a15                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a16                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a17                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[40]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a18                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[41]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a19                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a20                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a21                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a22                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[0]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a0                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[1]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a1                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[2]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a2                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[3]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a3                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[4]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a4                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[5]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a5                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[6]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a6                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[7]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a7                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[8]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a8                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[9]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a9                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[10]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a10                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[11]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a11                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[12]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a12                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[13]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a13                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[14]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a14                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[15]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a15                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[16]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a16                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[17]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a17                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[18]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a18                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[19]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a19                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[20]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a20                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[21]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a21                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[22]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a22                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[23]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a23                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[25]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a24                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[26]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a25                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[27]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a26                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[28]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a27                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[30]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ram_block1a28                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[0]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[1]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[2]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[3]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[4]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[5]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[6]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[7]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated|q_b[0]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated|q_b[1]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[0]~_Duplicate_2                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[1]~_Duplicate_2                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[2]~_Duplicate_2                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[3]~_Duplicate_2                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[4]~_Duplicate_2                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[5]~_Duplicate_2                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[6]~_Duplicate_2                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[7]~_Duplicate_2                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[8]~_Duplicate_2                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[9]~_Duplicate_2                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[10]~_Duplicate_2                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[11]~_Duplicate_2                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[12]~_Duplicate_2                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[13]~_Duplicate_2                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[14]~_Duplicate_2                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[15]~_Duplicate_2                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[16]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[17]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[18]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[19]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[20]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[21]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[22]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[23]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[24]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[25]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[26]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[27]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[28]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[29]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[30]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[31]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                        ;
+-------------------------+------------------+--------------+---------------+---------------+----------------+
; Name                    ; Ignored Entity   ; Ignored From ; Ignored To    ; Ignored Value ; Ignored Source ;
+-------------------------+------------------+--------------+---------------+---------------+----------------+
; Location                ;                  ;              ; AD5681R_LDACn ; PIN_N18       ; QSF Assignment ;
; Location                ;                  ;              ; AD5681R_RSTn  ; PIN_L15       ; QSF Assignment ;
; Location                ;                  ;              ; AD5681R_SCL   ; PIN_G17       ; QSF Assignment ;
; Location                ;                  ;              ; AD5681R_SDA   ; PIN_H17       ; QSF Assignment ;
; Location                ;                  ;              ; AD5681R_SYNCn ; PIN_N19       ; QSF Assignment ;
; Location                ;                  ;              ; ADT7420_CT    ; PIN_P13       ; QSF Assignment ;
; Location                ;                  ;              ; ADT7420_INT   ; PIN_AB14      ; QSF Assignment ;
; Location                ;                  ;              ; ADT7420_SCL   ; PIN_W13       ; QSF Assignment ;
; Location                ;                  ;              ; ADT7420_SDA   ; PIN_R13       ; QSF Assignment ;
; Location                ;                  ;              ; ADXL362_CS    ; PIN_L14       ; QSF Assignment ;
; Location                ;                  ;              ; ADXL362_INT1  ; PIN_M15       ; QSF Assignment ;
; Location                ;                  ;              ; ADXL362_INT2  ; PIN_M14       ; QSF Assignment ;
; Location                ;                  ;              ; ADXL362_MISO  ; PIN_L18       ; QSF Assignment ;
; Location                ;                  ;              ; ADXL362_MOSI  ; PIN_L19       ; QSF Assignment ;
; Location                ;                  ;              ; ADXL362_SCLK  ; PIN_M18       ; QSF Assignment ;
; Location                ;                  ;              ; AIN[0]        ; PIN_F5        ; QSF Assignment ;
; Location                ;                  ;              ; AIN[1]        ; PIN_E4        ; QSF Assignment ;
; Location                ;                  ;              ; AIN[2]        ; PIN_F4        ; QSF Assignment ;
; Location                ;                  ;              ; AIN[3]        ; PIN_E3        ; QSF Assignment ;
; Location                ;                  ;              ; AIN[4]        ; PIN_J8        ; QSF Assignment ;
; Location                ;                  ;              ; AIN[5]        ; PIN_G4        ; QSF Assignment ;
; Location                ;                  ;              ; AIN[6]        ; PIN_J9        ; QSF Assignment ;
; Location                ;                  ;              ; AIN[7]        ; PIN_F3        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P1         ; PIN_C1        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P10        ; PIN_J1        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P11        ; PIN_K2        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P12        ; PIN_L2        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P13        ; PIN_N2        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P14        ; PIN_P3        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P15        ; PIN_P1        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P16        ; PIN_R3        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P17        ; PIN_T2        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P18        ; PIN_R4        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P19        ; PIN_T5        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P2         ; PIN_D2        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P20        ; PIN_Y1        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P21        ; PIN_Y2        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P22        ; PIN_AA1       ; QSF Assignment ;
; Location                ;                  ;              ; EG_P23        ; PIN_AA2       ; QSF Assignment ;
; Location                ;                  ;              ; EG_P24        ; PIN_Y3        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P25        ; PIN_Y4        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P26        ; PIN_AB6       ; QSF Assignment ;
; Location                ;                  ;              ; EG_P27        ; PIN_AB7       ; QSF Assignment ;
; Location                ;                  ;              ; EG_P28        ; PIN_AA8       ; QSF Assignment ;
; Location                ;                  ;              ; EG_P29        ; PIN_AB8       ; QSF Assignment ;
; Location                ;                  ;              ; EG_P3         ; PIN_D1        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P35        ; PIN_E11       ; QSF Assignment ;
; Location                ;                  ;              ; EG_P36        ; PIN_E10       ; QSF Assignment ;
; Location                ;                  ;              ; EG_P37        ; PIN_D9        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P38        ; PIN_E9        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P39        ; PIN_E8        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P4         ; PIN_D3        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P40        ; PIN_D8        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P41        ; PIN_E6        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P42        ; PIN_D7        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P43        ; PIN_C8        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P44        ; PIN_C7        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P45        ; PIN_D6        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P46        ; PIN_C6        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P47        ; PIN_D5        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P48        ; PIN_C5        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P49        ; PIN_C4        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P5         ; PIN_E1        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P50        ; PIN_H11       ; QSF Assignment ;
; Location                ;                  ;              ; EG_P51        ; PIN_J10       ; QSF Assignment ;
; Location                ;                  ;              ; EG_P52        ; PIN_M9        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P53        ; PIN_M8        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P54        ; PIN_N9        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P55        ; PIN_N8        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P56        ; PIN_N5        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P57        ; PIN_N4        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P58        ; PIN_N3        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P59        ; PIN_P5        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P6         ; PIN_F2        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P60        ; PIN_P4        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P7         ; PIN_F1        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P8         ; PIN_G1        ; QSF Assignment ;
; Location                ;                  ;              ; EG_P9         ; PIN_H1        ; QSF Assignment ;
; Location                ;                  ;              ; EXP_PRESENT   ; PIN_R5        ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_01       ; PIN_B2        ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_02       ; PIN_B1        ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_03       ; PIN_C3        ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_04       ; PIN_A2        ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_05       ; PIN_B3        ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_06       ; PIN_A3        ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_07       ; PIN_B4        ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_08       ; PIN_A4        ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_09       ; PIN_B5        ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_10       ; PIN_A5        ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_11       ; PIN_B7        ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_12       ; PIN_A6        ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_A        ; PIN_AA15      ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_B        ; PIN_Y16       ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J3_15    ; PIN_A7        ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J3_16    ; PIN_A8        ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J3_17    ; PIN_A9        ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J3_18    ; PIN_B8        ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J3_19    ; PIN_B10       ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J3_20    ; PIN_C9        ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J3_21    ; PIN_H12       ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J3_22    ; PIN_J11       ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J3_23    ; PIN_E12       ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J3_24    ; PIN_D13       ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J3_25    ; PIN_D14       ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J3_26    ; PIN_E13       ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J3_27    ; PIN_A14       ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J3_28    ; PIN_B14       ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J3_31    ; PIN_C14       ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J3_32    ; PIN_C13       ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J3_33    ; PIN_H14       ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J3_34    ; PIN_J13       ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J3_35    ; PIN_D17       ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J3_36    ; PIN_C17       ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J3_37    ; PIN_E16       ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J3_38    ; PIN_E15       ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J3_39    ; PIN_K14       ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J3_40    ; PIN_K15       ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J4_11    ; PIN_W3        ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J4_12    ; PIN_W4        ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J4_13    ; PIN_W6        ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J4_14    ; PIN_W5        ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J4_15    ; PIN_U7        ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J4_16    ; PIN_U6        ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J4_19    ; PIN_W8        ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J4_20    ; PIN_W7        ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J4_21    ; PIN_AA7       ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J4_22    ; PIN_AA6       ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J4_23    ; PIN_V10       ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J4_24    ; PIN_V9        ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J4_27    ; PIN_AA10      ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J4_28    ; PIN_Y10       ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J4_29    ; PIN_Y14       ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J4_30    ; PIN_Y13       ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J4_31    ; PIN_W14       ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J4_32    ; PIN_V13       ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J4_35    ; PIN_W15       ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J4_36    ; PIN_V14       ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J4_37    ; PIN_V16       ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J4_38    ; PIN_U15       ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J4_39    ; PIN_V17       ; QSF Assignment ;
; Location                ;                  ;              ; GPIO_J4_40    ; PIN_W17       ; QSF Assignment ;
; Location                ;                  ;              ; I2C_SCL       ; PIN_AB15      ; QSF Assignment ;
; Location                ;                  ;              ; I2C_SDA       ; PIN_AA14      ; QSF Assignment ;
; Location                ;                  ;              ; PMOD_A[0]     ; PIN_C20       ; QSF Assignment ;
; Location                ;                  ;              ; PMOD_A[1]     ; PIN_D19       ; QSF Assignment ;
; Location                ;                  ;              ; PMOD_A[2]     ; PIN_D18       ; QSF Assignment ;
; Location                ;                  ;              ; PMOD_A[3]     ; PIN_E18       ; QSF Assignment ;
; Location                ;                  ;              ; PMOD_B[0]     ; PIN_E19       ; QSF Assignment ;
; Location                ;                  ;              ; PMOD_B[1]     ; PIN_F18       ; QSF Assignment ;
; Location                ;                  ;              ; PMOD_B[2]     ; PIN_F20       ; QSF Assignment ;
; Location                ;                  ;              ; PMOD_B[3]     ; PIN_G19       ; QSF Assignment ;
; Location                ;                  ;              ; PMOD_C[0]     ; PIN_U18       ; QSF Assignment ;
; Location                ;                  ;              ; PMOD_C[1]     ; PIN_U17       ; QSF Assignment ;
; Location                ;                  ;              ; PMOD_C[2]     ; PIN_R18       ; QSF Assignment ;
; Location                ;                  ;              ; PMOD_C[3]     ; PIN_P18       ; QSF Assignment ;
; Location                ;                  ;              ; PMOD_D[0]     ; PIN_R14       ; QSF Assignment ;
; Location                ;                  ;              ; PMOD_D[1]     ; PIN_R15       ; QSF Assignment ;
; Location                ;                  ;              ; PMOD_D[2]     ; PIN_P15       ; QSF Assignment ;
; Location                ;                  ;              ; PMOD_D[3]     ; PIN_P14       ; QSF Assignment ;
; Location                ;                  ;              ; RESET_EXPn    ; PIN_C2        ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_A[0]    ; PIN_T20       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_A[10]   ; PIN_U21       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_A[11]   ; PIN_P19       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_A[12]   ; PIN_N20       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_A[1]    ; PIN_T19       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_A[2]    ; PIN_T18       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_A[3]    ; PIN_AA21      ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_A[4]    ; PIN_AA22      ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_A[5]    ; PIN_U22       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_A[6]    ; PIN_T22       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_A[7]    ; PIN_R22       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_A[8]    ; PIN_P20       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_A[9]    ; PIN_P22       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_BA[0]   ; PIN_R20       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_BA[1]   ; PIN_T21       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_CASn    ; PIN_N21       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_CKE     ; PIN_N22       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_CLK     ; PIN_M22       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_CSn     ; PIN_P21       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_DQMH    ; PIN_L22       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_DQML    ; PIN_L20       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_DQ[0]   ; PIN_C22       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_DQ[10]  ; PIN_H21       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_DQ[11]  ; PIN_G20       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_DQ[12]  ; PIN_F21       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_DQ[13]  ; PIN_E21       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_DQ[14]  ; PIN_D21       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_DQ[15]  ; PIN_C21       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_DQ[1]   ; PIN_D22       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_DQ[2]   ; PIN_E22       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_DQ[3]   ; PIN_F22       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_DQ[4]   ; PIN_G22       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_DQ[5]   ; PIN_H22       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_DQ[6]   ; PIN_J22       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_DQ[7]   ; PIN_K22       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_DQ[8]   ; PIN_K21       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_DQ[9]   ; PIN_J21       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_RASn    ; PIN_M20       ; QSF Assignment ;
; Location                ;                  ;              ; SDRAM_WEn     ; PIN_M21       ; QSF Assignment ;
; Location                ;                  ;              ; SFLASH_ASDI   ; PIN_R11       ; QSF Assignment ;
; Location                ;                  ;              ; SFLASH_CSn    ; PIN_R10       ; QSF Assignment ;
; Location                ;                  ;              ; SFLASH_DATA   ; PIN_P10       ; QSF Assignment ;
; Location                ;                  ;              ; SFLASH_DCLK   ; PIN_P11       ; QSF Assignment ;
; Location                ;                  ;              ; USER_LED[1]   ; PIN_M2        ; QSF Assignment ;
; Location                ;                  ;              ; USER_LED[2]   ; PIN_N1        ; QSF Assignment ;
; Location                ;                  ;              ; USER_LED[3]   ; PIN_R2        ; QSF Assignment ;
; Location                ;                  ;              ; USER_LED[4]   ; PIN_T1        ; QSF Assignment ;
; Location                ;                  ;              ; USER_LED[5]   ; PIN_V4        ; QSF Assignment ;
; Location                ;                  ;              ; USER_LED[6]   ; PIN_T6        ; QSF Assignment ;
; Location                ;                  ;              ; USER_LED[7]   ; PIN_AB4       ; QSF Assignment ;
; Location                ;                  ;              ; USER_LED[8]   ; PIN_AA5       ; QSF Assignment ;
; I/O Maximum Toggle Rate ; qsys_control_top ;              ; USER_LED[1]   ; 0 MHz         ; QSF Assignment ;
; I/O Maximum Toggle Rate ; qsys_control_top ;              ; USER_LED[2]   ; 0 MHz         ; QSF Assignment ;
; I/O Maximum Toggle Rate ; qsys_control_top ;              ; USER_LED[3]   ; 0 MHz         ; QSF Assignment ;
; I/O Maximum Toggle Rate ; qsys_control_top ;              ; USER_LED[4]   ; 0 MHz         ; QSF Assignment ;
; I/O Maximum Toggle Rate ; qsys_control_top ;              ; USER_LED[5]   ; 0 MHz         ; QSF Assignment ;
; I/O Maximum Toggle Rate ; qsys_control_top ;              ; USER_LED[6]   ; 0 MHz         ; QSF Assignment ;
; I/O Maximum Toggle Rate ; qsys_control_top ;              ; USER_LED[7]   ; 0 MHz         ; QSF Assignment ;
; I/O Maximum Toggle Rate ; qsys_control_top ;              ; USER_LED[8]   ; 0 MHz         ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; AD5681R_LDACn ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; AD5681R_RSTn  ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; AD5681R_SCL   ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; AD5681R_SDA   ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; AD5681R_SYNCn ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; ADT7420_CT    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; ADT7420_INT   ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; ADT7420_SCL   ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; ADT7420_SDA   ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; ADXL362_CS    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; ADXL362_INT1  ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; ADXL362_INT2  ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; ADXL362_MISO  ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; ADXL362_MOSI  ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; ADXL362_SCLK  ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; AIN[0]        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; AIN[1]        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; AIN[2]        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; AIN[3]        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; AIN[4]        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; AIN[5]        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; AIN[6]        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; AIN[7]        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P1         ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P10        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P11        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P12        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P13        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P14        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P15        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P16        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P17        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P18        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P19        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P2         ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P20        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P21        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P22        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P23        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P24        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P25        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P26        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P27        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P28        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P29        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P3         ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P35        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P36        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P37        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P38        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P39        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P4         ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P40        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P41        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P42        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P43        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P44        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P45        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P46        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P47        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P48        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P49        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P5         ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P50        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P51        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P52        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P53        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P54        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P55        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P56        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P57        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P58        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P59        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P6         ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P60        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P7         ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P8         ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EG_P9         ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; EXP_PRESENT   ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_01       ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_02       ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_03       ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_04       ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_05       ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_06       ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_07       ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_08       ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_09       ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_10       ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_11       ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_12       ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_A        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_B        ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J3_15    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J3_16    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J3_17    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J3_18    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J3_19    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J3_20    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J3_21    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J3_22    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J3_23    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J3_24    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J3_25    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J3_26    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J3_27    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J3_28    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J3_31    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J3_32    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J3_33    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J3_34    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J3_35    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J3_36    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J3_37    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J3_38    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J3_39    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J3_40    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J4_11    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J4_12    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J4_13    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J4_14    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J4_15    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J4_16    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J4_19    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J4_20    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J4_21    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J4_22    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J4_23    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J4_24    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J4_27    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J4_28    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J4_29    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J4_30    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J4_31    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J4_32    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J4_35    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J4_36    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J4_37    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J4_38    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J4_39    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; GPIO_J4_40    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; I2C_SCL       ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; I2C_SDA       ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; PMOD_A[0]     ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; PMOD_A[1]     ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; PMOD_A[2]     ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; PMOD_A[3]     ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; PMOD_B[0]     ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; PMOD_B[1]     ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; PMOD_B[2]     ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; PMOD_B[3]     ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; PMOD_C[0]     ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; PMOD_C[1]     ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; PMOD_C[2]     ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; PMOD_C[3]     ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; PMOD_D[0]     ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; PMOD_D[1]     ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; PMOD_D[2]     ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; PMOD_D[3]     ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; RESET_EXPn    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_A[0]    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_A[10]   ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_A[11]   ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_A[12]   ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_A[1]    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_A[2]    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_A[3]    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_A[4]    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_A[5]    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_A[6]    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_A[7]    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_A[8]    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_A[9]    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_BA[0]   ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_BA[1]   ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_CASn    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_CKE     ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_CLK     ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_CSn     ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_DQMH    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_DQML    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_DQ[0]   ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_DQ[10]  ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_DQ[11]  ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_DQ[12]  ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_DQ[13]  ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_DQ[14]  ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_DQ[15]  ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_DQ[1]   ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_DQ[2]   ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_DQ[3]   ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_DQ[4]   ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_DQ[5]   ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_DQ[6]   ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_DQ[7]   ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_DQ[8]   ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_DQ[9]   ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_RASn    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SDRAM_WEn     ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SFLASH_ASDI   ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SFLASH_CSn    ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SFLASH_DATA   ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; SFLASH_DCLK   ; 4MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; USER_LED[1]   ; 8MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; USER_LED[2]   ; 8MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; USER_LED[3]   ; 8MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; USER_LED[4]   ; 8MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; USER_LED[5]   ; 8MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; USER_LED[6]   ; 8MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; USER_LED[7]   ; 8MA           ; QSF Assignment ;
; Current Strength        ; qsys_control_top ;              ; USER_LED[8]   ; 8MA           ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; ADT7420_CT    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; ADT7420_INT   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; ADT7420_SCL   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; ADT7420_SDA   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; ADXL362_CS    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; ADXL362_INT1  ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; ADXL362_INT2  ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; ADXL362_MISO  ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; ADXL362_MOSI  ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; ADXL362_SCLK  ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; AIN[0]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; AIN[1]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; AIN[2]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; AIN[3]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; AIN[4]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; AIN[5]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; AIN[6]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; AIN[7]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P1         ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P10        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P11        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P12        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P13        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P14        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P15        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P16        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P17        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P18        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P19        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P2         ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P20        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P21        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P22        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P23        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P24        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P25        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P26        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P27        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P28        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P29        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P3         ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P35        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P36        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P37        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P38        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P39        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P4         ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P40        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P41        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P42        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P43        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P44        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P45        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P46        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P47        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P48        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P49        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P5         ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P50        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P51        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P52        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P53        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P54        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P55        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P56        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P57        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P58        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P59        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P6         ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P60        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P7         ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P8         ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EG_P9         ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; EXP_PRESENT   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_01       ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_02       ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_03       ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_04       ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_05       ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_06       ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_07       ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_08       ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_09       ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_10       ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_11       ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_12       ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_A        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_B        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J3_15    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J3_16    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J3_17    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J3_18    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J3_19    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J3_20    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J3_21    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J3_22    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J3_23    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J3_24    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J3_25    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J3_26    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J3_27    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J3_28    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J3_31    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J3_32    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J3_33    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J3_34    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J3_35    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J3_36    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J3_37    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J3_38    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J3_39    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J3_40    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J4_11    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J4_12    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J4_13    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J4_14    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J4_15    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J4_16    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J4_19    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J4_20    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J4_21    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J4_22    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J4_23    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J4_24    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J4_27    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J4_28    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J4_29    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J4_30    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J4_31    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J4_32    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J4_35    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J4_36    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J4_37    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J4_38    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J4_39    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; GPIO_J4_40    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; I2C_SCL       ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; I2C_SDA       ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; PMOD_A[0]     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; PMOD_A[1]     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; PMOD_A[2]     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; PMOD_A[3]     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; PMOD_B[0]     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; PMOD_B[1]     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; PMOD_B[2]     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; PMOD_B[3]     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; PMOD_C[0]     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; PMOD_C[1]     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; PMOD_C[2]     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; PMOD_C[3]     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; PMOD_D[0]     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; PMOD_D[1]     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; PMOD_D[2]     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; PMOD_D[3]     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; RESET_EXPn    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_A[0]    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_A[10]   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_A[11]   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_A[12]   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_A[1]    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_A[2]    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_A[3]    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_A[4]    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_A[5]    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_A[6]    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_A[7]    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_A[8]    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_A[9]    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_BA[0]   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_BA[1]   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_CASn    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_CKE     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_CLK     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_CSn     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_DQMH    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_DQML    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_DQ[0]   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_DQ[10]  ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_DQ[11]  ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_DQ[12]  ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_DQ[13]  ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_DQ[14]  ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_DQ[15]  ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_DQ[1]   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_DQ[2]   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_DQ[3]   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_DQ[4]   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_DQ[5]   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_DQ[6]   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_DQ[7]   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_DQ[8]   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_DQ[9]   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_RASn    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SDRAM_WEn     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SFLASH_ASDI   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SFLASH_CSn    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SFLASH_DATA   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; SFLASH_DCLK   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; USER_LED[1]   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; USER_LED[2]   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; USER_LED[3]   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; USER_LED[4]   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; USER_LED[5]   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; USER_LED[6]   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; USER_LED[7]   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; qsys_control_top ;              ; USER_LED[8]   ; 2.5 V         ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; AD5681R_LDACn ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; AD5681R_RSTn  ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; AD5681R_SCL   ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; AD5681R_SDA   ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; AD5681R_SYNCn ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; ADT7420_SCL   ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; ADT7420_SDA   ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; ADXL362_CS    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; ADXL362_MOSI  ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; ADXL362_SCLK  ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P1         ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P10        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P11        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P12        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P13        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P14        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P15        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P16        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P17        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P18        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P19        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P2         ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P20        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P21        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P22        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P23        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P24        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P25        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P26        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P27        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P28        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P29        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P3         ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P35        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P36        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P37        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P38        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P39        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P4         ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P40        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P41        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P42        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P43        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P44        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P45        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P46        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P47        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P48        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P49        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P5         ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P50        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P51        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P52        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P53        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P54        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P55        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P56        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P57        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P58        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P59        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P6         ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P60        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P7         ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P8         ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; EG_P9         ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_01       ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_02       ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_03       ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_04       ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_05       ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_06       ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_07       ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_08       ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_09       ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_10       ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_11       ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_12       ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_A        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_B        ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J3_15    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J3_16    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J3_17    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J3_18    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J3_19    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J3_20    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J3_21    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J3_22    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J3_23    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J3_24    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J3_25    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J3_26    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J3_27    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J3_28    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J3_31    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J3_32    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J3_33    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J3_34    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J3_35    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J3_36    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J3_37    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J3_38    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J3_39    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J3_40    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J4_11    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J4_12    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J4_13    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J4_14    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J4_15    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J4_16    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J4_19    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J4_20    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J4_21    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J4_22    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J4_23    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J4_24    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J4_27    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J4_28    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J4_29    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J4_30    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J4_31    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J4_32    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J4_35    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J4_36    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J4_37    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J4_38    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J4_39    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; GPIO_J4_40    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; I2C_SCL       ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; I2C_SDA       ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; PMOD_A[0]     ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; PMOD_A[1]     ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; PMOD_A[2]     ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; PMOD_A[3]     ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; PMOD_B[0]     ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; PMOD_B[1]     ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; PMOD_B[2]     ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; PMOD_B[3]     ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; PMOD_C[0]     ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; PMOD_C[1]     ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; PMOD_C[2]     ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; PMOD_C[3]     ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; PMOD_D[0]     ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; PMOD_D[1]     ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; PMOD_D[2]     ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; PMOD_D[3]     ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; RESET_EXPn    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_A[0]    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_A[10]   ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_A[11]   ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_A[12]   ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_A[1]    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_A[2]    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_A[3]    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_A[4]    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_A[5]    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_A[6]    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_A[7]    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_A[8]    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_A[9]    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_BA[0]   ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_BA[1]   ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_CASn    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_CKE     ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_CLK     ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_CSn     ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_DQMH    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_DQML    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_DQ[0]   ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_DQ[10]  ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_DQ[11]  ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_DQ[12]  ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_DQ[13]  ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_DQ[14]  ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_DQ[15]  ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_DQ[1]   ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_DQ[2]   ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_DQ[3]   ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_DQ[4]   ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_DQ[5]   ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_DQ[6]   ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_DQ[7]   ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_DQ[8]   ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_DQ[9]   ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_RASn    ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SDRAM_WEn     ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SFLASH_DATA   ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; SFLASH_DCLK   ; 2             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; USER_LED[1]   ; 0             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; USER_LED[2]   ; 0             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; USER_LED[3]   ; 0             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; USER_LED[4]   ; 0             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; USER_LED[5]   ; 0             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; USER_LED[6]   ; 0             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; USER_LED[7]   ; 0             ; QSF Assignment ;
; Slew Rate               ; qsys_control_top ;              ; USER_LED[8]   ; 0             ; QSF Assignment ;
+-------------------------+------------------+--------------+---------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 7525 ) ; 0.00 % ( 0 / 7525 )        ; 0.00 % ( 0 / 7525 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 7525 ) ; 0.00 % ( 0 / 7525 )        ; 0.00 % ( 0 / 7525 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 7060 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                  ; 0.00 % ( 0 / 196 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 258 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 11 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/AlteraPrj/qsys_control/output_files/qsys_control.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 4,790 / 8,064 ( 59 % )     ;
;     -- Combinational with no register       ; 2013                       ;
;     -- Register only                        ; 546                        ;
;     -- Combinational with a register        ; 2231                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 2243                       ;
;     -- 3 input functions                    ; 1159                       ;
;     -- <=2 input functions                  ; 842                        ;
;     -- Register only                        ; 546                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 3921                       ;
;     -- arithmetic mode                      ; 323                        ;
;                                             ;                            ;
; Total registers*                            ; 2,777 / 9,287 ( 30 % )     ;
;     -- Dedicated logic registers            ; 2,777 / 8,064 ( 34 % )     ;
;     -- I/O registers                        ; 0 / 1,223 ( 0 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 376 / 504 ( 75 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 14 / 250 ( 6 % )           ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )             ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )            ;
;                                             ;                            ;
; M9Ks                                        ; 19 / 42 ( 45 % )           ;
; UFM blocks                                  ; 1 / 1 ( 100 % )            ;
; ADC blocks                                  ; 0 / 1 ( 0 % )              ;
; Total block memory bits                     ; 80,728 / 387,072 ( 21 % )  ;
; Total block memory implementation bits      ; 175,104 / 387,072 ( 45 % ) ;
; Embedded Multiplier 9-bit elements          ; 6 / 48 ( 13 % )            ;
; PLLs                                        ; 1 / 2 ( 50 % )             ;
; Global signals                              ; 10                         ;
;     -- Global clocks                        ; 10 / 10 ( 100 % )          ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; Remote update blocks                        ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 17.8% / 16.9% / 18.9%      ;
; Peak interconnect usage (total/H/V)         ; 29.4% / 28.3% / 31.2%      ;
; Maximum fan-out                             ; 2147                       ;
; Highest non-global fan-out                  ; 841                        ;
; Total fan-out                               ; 25236                      ;
; Average fan-out                             ; 3.36                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                    ;
+---------------------------------------------+----------------------+---------------------+--------------------+--------------------------------+
; Statistic                                   ; Top                  ; pzdyqx:nabboc       ; sld_hub:auto_hub   ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+---------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                 ; Low                ; Low                            ;
;                                             ;                      ;                     ;                    ;                                ;
; Total logic elements                        ; 4478 / 8064 ( 56 % ) ; 130 / 8064 ( 2 % )  ; 182 / 8064 ( 2 % ) ; 0 / 8064 ( 0 % )               ;
;     -- Combinational with no register       ; 1864                 ; 58                  ; 91                 ; 0                              ;
;     -- Register only                        ; 523                  ; 8                   ; 15                 ; 0                              ;
;     -- Combinational with a register        ; 2091                 ; 64                  ; 76                 ; 0                              ;
;                                             ;                      ;                     ;                    ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                     ;                    ;                                ;
;     -- 4 input functions                    ; 2111                 ; 54                  ; 78                 ; 0                              ;
;     -- 3 input functions                    ; 1092                 ; 22                  ; 45                 ; 0                              ;
;     -- <=2 input functions                  ; 752                  ; 46                  ; 44                 ; 0                              ;
;     -- Register only                        ; 523                  ; 8                   ; 15                 ; 0                              ;
;                                             ;                      ;                     ;                    ;                                ;
; Logic elements by mode                      ;                      ;                     ;                    ;                                ;
;     -- normal mode                          ; 3645                 ; 118                 ; 158                ; 0                              ;
;     -- arithmetic mode                      ; 310                  ; 4                   ; 9                  ; 0                              ;
;                                             ;                      ;                     ;                    ;                                ;
; Total registers                             ; 2614                 ; 72                  ; 91                 ; 0                              ;
;     -- Dedicated logic registers            ; 2614 / 8064 ( 32 % ) ; 72 / 8064 ( < 1 % ) ; 91 / 8064 ( 1 % )  ; 0 / 8064 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                   ; 0                  ; 0                              ;
;                                             ;                      ;                     ;                    ;                                ;
; Total LABs:  partially or completely used   ; 346 / 504 ( 69 % )   ; 15 / 504 ( 3 % )    ; 17 / 504 ( 3 % )   ; 0 / 504 ( 0 % )                ;
;                                             ;                      ;                     ;                    ;                                ;
; Virtual pins                                ; 0                    ; 0                   ; 0                  ; 0                              ;
; I/O pins                                    ; 14                   ; 0                   ; 0                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 6 / 48 ( 13 % )      ; 0 / 48 ( 0 % )      ; 0 / 48 ( 0 % )     ; 0 / 48 ( 0 % )                 ;
; Total memory bits                           ; 80728                ; 0                   ; 0                  ; 0                              ;
; Total RAM block bits                        ; 175104               ; 0                   ; 0                  ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )       ; 0 / 2 ( 0 % )      ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 19 / 42 ( 45 % )     ; 0 / 42 ( 0 % )      ; 0 / 42 ( 0 % )     ; 0 / 42 ( 0 % )                 ;
; Clock control block                         ; 6 / 12 ( 50 % )      ; 2 / 12 ( 16 % )     ; 0 / 12 ( 0 % )     ; 2 / 12 ( 16 % )                ;
; User Flash Memory                           ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
;                                             ;                      ;                     ;                    ;                                ;
; Connections                                 ;                      ;                     ;                    ;                                ;
;     -- Input Connections                    ; 2782                 ; 73                  ; 140                ; 2                              ;
;     -- Registered Input Connections         ; 2625                 ; 30                  ; 101                ; 0                              ;
;     -- Output Connections                   ; 263                  ; 5                   ; 207                ; 2522                           ;
;     -- Registered Output Connections        ; 7                    ; 3                   ; 207                ; 0                              ;
;                                             ;                      ;                     ;                    ;                                ;
; Internal Connections                        ;                      ;                     ;                    ;                                ;
;     -- Total Connections                    ; 24277                ; 571                 ; 1053               ; 2531                           ;
;     -- Registered Connections               ; 12230                ; 294                 ; 743                ; 0                              ;
;                                             ;                      ;                     ;                    ;                                ;
; External Connections                        ;                      ;                     ;                    ;                                ;
;     -- Top                                  ; 192                  ; 31                  ; 298                ; 2524                           ;
;     -- pzdyqx:nabboc                        ; 31                   ; 0                   ; 47                 ; 0                              ;
;     -- sld_hub:auto_hub                     ; 298                  ; 47                  ; 2                  ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 2524                 ; 0                   ; 0                  ; 0                              ;
;                                             ;                      ;                     ;                    ;                                ;
; Partition Interface                         ;                      ;                     ;                    ;                                ;
;     -- Input Ports                          ; 58                   ; 11                  ; 87                 ; 2                              ;
;     -- Output Ports                         ; 15                   ; 4                   ; 104                ; 3                              ;
;     -- Bidir Ports                          ; 0                    ; 0                   ; 0                  ; 0                              ;
;                                             ;                      ;                     ;                    ;                                ;
; Registered Ports                            ;                      ;                     ;                    ;                                ;
;     -- Registered Input Ports               ; 0                    ; 3                   ; 3                  ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 3                   ; 60                 ; 0                              ;
;                                             ;                      ;                     ;                    ;                                ;
; Port Connectivity                           ;                      ;                     ;                    ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                   ; 3                  ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                   ; 29                 ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                   ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                   ; 0                  ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                   ; 68                 ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                   ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 2                   ; 73                 ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                   ; 73                 ; 0                              ;
+---------------------------------------------+----------------------+---------------------+--------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; PB[1]    ; M1    ; 2        ; 0            ; 5            ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; PB[2]    ; R1    ; 2        ; 0            ; 2            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; PB[3]    ; V5    ; 3        ; 3            ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; PB[4]    ; AB5   ; 3        ; 13           ; 0            ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SYS_CLK  ; N14   ; 6        ; 31           ; 9            ; 21           ; 42                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; USER_CLK ; N15   ; 6        ; 31           ; 9            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; USE_LED[1] ; B1    ; 8        ; 1            ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; USE_LED[2] ; R5    ; 2        ; 0            ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; USE_LED[3] ; R4    ; 2        ; 0            ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; USE_LED[4] ; H1    ; 1B       ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; USE_LED[5] ; Y2    ; 3        ; 6            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; USE_LED[6] ; T2    ; 2        ; 0            ; 4            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; USE_LED[7] ; T1    ; 2        ; 0            ; 4            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; USE_LED[8] ; AA2   ; 3        ; 6            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; H2       ; DIFFIO_RX_L11n, DIFFOUT_L11n, TMS, Low_Speed       ; Reserved as secondary function ; altera_reserved_tms ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L11p, DIFFOUT_L11p, TCK, Low_Speed       ; Reserved as secondary function ; altera_reserved_tck ; Dual Purpose Pin ;
; L4       ; DIFFIO_RX_L12n, DIFFOUT_L12n, TDI, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdi ; Dual Purpose Pin ;
; M5       ; DIFFIO_RX_L12p, DIFFOUT_L12p, TDO, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdo ; Dual Purpose Pin ;
; H10      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; H9       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; G9       ; DIFFIO_RX_T24p, DIFFOUT_T24p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; F8       ; DIFFIO_RX_T24n, DIFFOUT_T24n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1A       ; 0 / 16 ( 0 % )  ; 2.5V          ; --           ;
; 1B       ; 5 / 20 ( 25 % ) ; 2.5V          ; --           ;
; 2        ; 6 / 24 ( 25 % ) ; 2.5V          ; --           ;
; 3        ; 4 / 36 ( 11 % ) ; 2.5V          ; --           ;
; 4        ; 0 / 24 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 0 / 28 ( 0 % )  ; 2.5V          ; --           ;
; 6        ; 2 / 42 ( 5 % )  ; 2.5V          ; --           ;
; 7        ; 0 / 24 ( 0 % )  ; 2.5V          ; --           ;
; 8        ; 5 / 36 ( 14 % ) ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                       ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; A2       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 235        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 223        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 209        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 213        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A11      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A12      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A13      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A14      ; 201        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A17      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A18      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A19      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A20      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A21      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA2      ; 71         ; 3        ; USE_LED[8]                           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA3      ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA5      ; 81         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ; 80         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA7      ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 89         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 93         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 94         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AA12     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AA13     ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA14     ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 109        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AA18     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA19     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AA20     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AA21     ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB3      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB4      ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 83         ; 3        ; PB[4]                                ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB6      ; 85         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB7      ; 87         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 91         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 95         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB11     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB12     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB13     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB14     ; 103        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 113        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB20     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB21     ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B1       ; 247        ; 8        ; USE_LED[1]                           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B2       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B3       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 215        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B10      ; 212        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; B12      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; B13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B14      ; 203        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; B17      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; B18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B19      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; B20      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; B21      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; B22      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; C1       ; 21         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; C2       ; 251        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C3       ; 249        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 229        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 217        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 214        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; C11      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; C13      ; 202        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; C16      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; C17      ; 195        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; C19      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; C20      ; 185        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 175        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 171        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 23         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 19         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 17         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D5       ; 243        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 248        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; D8       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 228        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D12      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; D13      ; 207        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 204        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; D16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D17      ; 193        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 189        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D19      ; 187        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D20      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D21      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; D22      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 29         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E3       ; 3          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 1          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E6       ; 250        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E8       ; 240        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 230        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 206        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E15      ; 194        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 192        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E18      ; 191        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E19      ; 180        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E20      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E21      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 35         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 31         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 7          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F5       ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F7       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 246        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT  ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F15      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F16      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F17      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F18      ; 182        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F19      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F20      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 168        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 33         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 22         ; 1B       ; altera_reserved_tck                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 11         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 5          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ;            ;          ; ANAIN1                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G9       ; 244        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT    ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCD_PLL2                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ; 190        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G19      ; 158        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G20      ; 156        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G22      ; 157        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 32         ; 1B       ; USE_LED[4]                           ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; H2       ; 20         ; 1B       ; altera_reserved_tms                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 9          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ;            ;          ; REFGND                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; ADC_VREF                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCCA_ADC                             ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCCA3                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H9       ; 234        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT    ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 232        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 222        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ; 208        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H14      ; 196        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ;            ; --       ; VCCA2                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H17      ; 188        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H19      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H20      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H21      ; 151        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H22      ; 149        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 34         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J3       ; 15         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                               ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J9       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J10      ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ; 210        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J12      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J13      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J15      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; J18      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J20      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J21      ; 155        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J22      ; 153        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; K2       ; 25         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K4       ; 13         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 16         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ; 18         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ; 184        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K15      ; 186        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; K21      ; 154        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 152        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L2       ; 27         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ;            ;          ; DNU                                  ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L4       ; 24         ; 1B       ; altera_reserved_tdi                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; L5       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L8       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L14      ; 172        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L18      ; 178        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L19      ; 177        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L20      ; 179        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L22      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 47         ; 2        ; PB[1]                                ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; M5       ; 26         ; 1B       ; altera_reserved_tdo                  ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M8       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ; 162        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M18      ; 176        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M20      ; 165        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 147        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 55         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N8       ; 52         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ; 54         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N14      ; 148        ; 6        ; SYS_CLK                              ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 150        ; 6        ; USER_CLK                             ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N18      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 166        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 145        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 139        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 53         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P3       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; P10      ; 78         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P11      ; 90         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P12      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; P13      ; 102        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P14      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P18      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P19      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P20      ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P21      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 135        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ; 57         ; 2        ; PB[2]                                ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 48         ; 2        ; USE_LED[3]                           ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; R5       ; 50         ; 2        ; USE_LED[2]                           ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; R6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R7       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; R8       ;            ; --       ; VCCA1                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; R10      ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 88         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; R13      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R15      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R18      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R20      ; 131        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R22      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 49         ; 2        ; USE_LED[7]                           ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; T2       ; 51         ; 2        ; USE_LED[6]                           ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; T3       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; T4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T5       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T7       ;            ;          ; VCCD_PLL1                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T10      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T11      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T13      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCCA4                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T18      ; 130        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T20      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T21      ; 125        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U1       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; U2       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; U3       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; U6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U15      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; U17      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U18      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U19      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; U21      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V3       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V5       ; 63         ; 3        ; PB[3]                                ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; V6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V7       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V8       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V9       ; 84         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V10      ; 86         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V12      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V13      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V16      ; 114        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ; 118        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V21      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V22      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W1       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W2       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W3       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W4       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W5       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W6       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W11      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W12      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W13      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W15      ; 110        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W17      ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; W22      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y1       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y2       ; 67         ; 3        ; USE_LED[5]                           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; Y3       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y6       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y7       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y8       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 92         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 104        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y18      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y21      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y22      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                  ;
+-------------------------------+----------------------------------------------------------------------------------------------+
; Name                          ; nios2_control:u0|nios2_control_altpll_0:altpll_0|nios2_control_altpll_0_altpll_jb92:sd1|pll7 ;
+-------------------------------+----------------------------------------------------------------------------------------------+
; SDC pin name                  ; u0|altpll_0|sd1|pll7                                                                         ;
; PLL mode                      ; Normal                                                                                       ;
; Compensate clock              ; clock0                                                                                       ;
; Compensated input/output pins ; --                                                                                           ;
; Switchover type               ; --                                                                                           ;
; Input frequency 0             ; 50.0 MHz                                                                                     ;
; Input frequency 1             ; --                                                                                           ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                     ;
; Nominal VCO frequency         ; 400.0 MHz                                                                                    ;
; VCO post scale K counter      ; 2                                                                                            ;
; VCO frequency control         ; Auto                                                                                         ;
; VCO phase shift step          ; 312 ps                                                                                       ;
; VCO multiply                  ; --                                                                                           ;
; VCO divide                    ; --                                                                                           ;
; Freq min lock                 ; 37.5 MHz                                                                                     ;
; Freq max lock                 ; 81.27 MHz                                                                                    ;
; M VCO Tap                     ; 0                                                                                            ;
; M Initial                     ; 1                                                                                            ;
; M value                       ; 8                                                                                            ;
; N value                       ; 1                                                                                            ;
; Charge pump current           ; setting 1                                                                                    ;
; Loop filter resistance        ; setting 27                                                                                   ;
; Loop filter capacitance       ; setting 0                                                                                    ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                                         ;
; Bandwidth type                ; Medium                                                                                       ;
; Real time reconfigurable      ; Off                                                                                          ;
; Scan chain MIF file           ; --                                                                                           ;
; Preserve PLL counter order    ; Off                                                                                          ;
; PLL location                  ; PLL_2                                                                                        ;
; Inclk0 signal                 ; SYS_CLK                                                                                      ;
; Inclk1 signal                 ; --                                                                                           ;
; Inclk0 signal type            ; Dedicated Pin                                                                                ;
; Inclk1 signal type            ; --                                                                                           ;
+-------------------------------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------+
; Name                                                                                                     ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                ;
+----------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------+
; nios2_control:u0|nios2_control_altpll_0:altpll_0|nios2_control_altpll_0_altpll_jb92:sd1|wire_pll7_clk[0] ; clock0       ; 8    ; 5   ; 80.0 MHz         ; 0 (0 ps)    ; 9.00 (312 ps)    ; 50/50      ; C0      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; u0|altpll_0|sd1|pll7|clk[0] ;
; nios2_control:u0|nios2_control_altpll_0:altpll_0|nios2_control_altpll_0_altpll_jb92:sd1|wire_pll7_clk[1] ; clock1       ; 4    ; 5   ; 40.0 MHz         ; 0 (0 ps)    ; 4.50 (312 ps)    ; 50/50      ; C1      ; 10            ; 5/5 Even   ; --            ; 1       ; 0       ; u0|altpll_0|sd1|pll7|clk[1] ;
+----------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------+


+--------------------------------------------+
; I/O Assignment Warnings                    ;
+------------+-------------------------------+
; Pin Name   ; Reason                        ;
+------------+-------------------------------+
; USE_LED[1] ; Incomplete set of assignments ;
; USE_LED[2] ; Incomplete set of assignments ;
; USE_LED[3] ; Incomplete set of assignments ;
; USE_LED[4] ; Incomplete set of assignments ;
; USE_LED[5] ; Incomplete set of assignments ;
; USE_LED[6] ; Incomplete set of assignments ;
; USE_LED[7] ; Incomplete set of assignments ;
; USE_LED[8] ; Incomplete set of assignments ;
; USE_LED[1] ; Missing location assignment   ;
; USE_LED[2] ; Missing location assignment   ;
; USE_LED[3] ; Missing location assignment   ;
; USE_LED[4] ; Missing location assignment   ;
; USE_LED[5] ; Missing location assignment   ;
; USE_LED[6] ; Missing location assignment   ;
; USE_LED[7] ; Missing location assignment   ;
; USE_LED[8] ; Missing location assignment   ;
+------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                             ; Entity Name                                          ; Library Name  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------+
; |qsys_control_top                                                                                                                       ; 4790 (2)    ; 2777 (0)                  ; 0 (0)         ; 80728       ; 19   ; 1          ; 6            ; 0       ; 3         ; 14   ; 0            ; 2013 (2)     ; 546 (0)           ; 2231 (0)         ; 0          ; |qsys_control_top                                                                                                                                                                                                                                                                                                                                                                                                                               ; qsys_control_top                                     ; work          ;
;    |nios2_control:u0|                                                                                                                   ; 4476 (0)    ; 2614 (0)                  ; 0 (0)         ; 80728       ; 19   ; 1          ; 6            ; 0       ; 3         ; 0    ; 0            ; 1862 (0)     ; 523 (0)           ; 2091 (0)         ; 0          ; |qsys_control_top|nios2_control:u0                                                                                                                                                                                                                                                                                                                                                                                                              ; nios2_control                                        ; nios2_control ;
;       |altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|                                                                       ; 141 (25)    ; 101 (8)                   ; 0 (0)         ; 1112        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (17)      ; 40 (0)            ; 61 (8)           ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_mm_clock_crossing_bridge               ; nios2_control ;
;          |altera_avalon_dc_fifo:cmd_fifo|                                                                                               ; 43 (27)     ; 36 (20)                   ; 0 (0)         ; 184         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 14 (4)            ; 22 (22)          ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo                                                                                                                                                                                                                                                                                                                     ; altera_avalon_dc_fifo                                ; nios2_control ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                            ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (0)             ; 3 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                                                                      ; altera_dcfifo_synchronizer_bundle                    ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                        ; nios2_control ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                           ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (0)             ; 3 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                                                                     ; altera_dcfifo_synchronizer_bundle                    ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; nios2_control ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 184         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                ; altsyncram                                           ; work          ;
;                |altsyncram_c7c1:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 184         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated                                                                                                                                                                                                                                                                 ; altsyncram_c7c1                                      ; work          ;
;          |altera_avalon_dc_fifo:rsp_fifo|                                                                                               ; 73 (49)     ; 57 (33)                   ; 0 (0)         ; 928         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 26 (12)           ; 31 (30)          ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo                                                                                                                                                                                                                                                                                                                     ; altera_avalon_dc_fifo                                ; nios2_control ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                            ; 12 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (0)             ; 5 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                                                                      ; altera_dcfifo_synchronizer_bundle                    ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[5].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                        ; nios2_control ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                           ; 12 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (0)             ; 5 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                                                                     ; altera_dcfifo_synchronizer_bundle                    ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[5].u|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; nios2_control ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 928         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                ; altsyncram                                           ; work          ;
;                |altsyncram_mac1:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 928         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated                                                                                                                                                                                                                                                                 ; altsyncram_mac1                                      ; work          ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                                                                                                ; altera_irq_clock_crosser                             ; nios2_control ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                                            ; altera_std_synchronizer_bundle                       ; work          ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                                          ; altera_std_synchronizer                              ; work          ;
;       |altera_irq_clock_crosser:irq_synchronizer_002|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                                                                                                                                                                                                                                                                                ; altera_irq_clock_crosser                             ; nios2_control ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                                            ; altera_std_synchronizer_bundle                       ; work          ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                                          ; altera_std_synchronizer                              ; work          ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                                       ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                                                                    ; altera_irq_clock_crosser                             ; nios2_control ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                                                ; altera_std_synchronizer_bundle                       ; work          ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                                              ; altera_std_synchronizer                              ; work          ;
;       |altera_onchip_flash:onchip_flash_0|                                                                                              ; 538 (0)     ; 221 (0)                   ; 0 (0)         ; 0           ; 0    ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 287 (0)      ; 4 (0)             ; 247 (0)          ; 0          ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0                                                                                                                                                                                                                                                                                                                                                                           ; altera_onchip_flash                                  ; nios2_control ;
;          |altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|                                                                  ; 87 (87)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 1 (1)             ; 62 (62)          ; 0          ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller                                                                                                                                                                                                                                                                                                               ; altera_onchip_flash_avmm_csr_controller              ; nios2_control ;
;          |altera_onchip_flash_avmm_data_controller:avmm_data_controller|                                                                ; 451 (388)   ; 188 (152)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 263 (234)    ; 3 (3)             ; 185 (150)        ; 0          ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller                                                                                                                                                                                                                                                                                                             ; altera_onchip_flash_avmm_data_controller             ; nios2_control ;
;             |altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker|                              ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker                                                                                                                                                                                                                ; altera_onchip_flash_a_address_write_protection_check ; nios2_control ;
;             |altera_onchip_flash_convert_address:address_convertor|                                                                     ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor                                                                                                                                                                                                                                                       ; altera_onchip_flash_convert_address                  ; nios2_control ;
;             |altera_onchip_flash_convert_sector:sector_convertor|                                                                       ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_sector:sector_convertor                                                                                                                                                                                                                                                         ; altera_onchip_flash_convert_sector                   ; nios2_control ;
;             |altera_std_synchronizer:stdsync_busy_clear|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear                                                                                                                                                                                                                                                                  ; altera_std_synchronizer                              ; work          ;
;             |altera_std_synchronizer:stdsync_busy|                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy                                                                                                                                                                                                                                                                        ; altera_std_synchronizer                              ; work          ;
;             |lpm_shiftreg:ufm_data_shiftreg|                                                                                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 0          ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg                                                                                                                                                                                                                                                                              ; lpm_shiftreg                                         ; work          ;
;          |altera_onchip_flash_block:altera_onchip_flash_block|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block                                                                                                                                                                                                                                                                                                                       ; altera_onchip_flash_block                            ; nios2_control ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 4 (1)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 2 (1)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_controller                              ; nios2_control ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                        ; altera_reset_synchronizer                            ; nios2_control ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 7 (5)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_controller                              ; nios2_control ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                            ; nios2_control ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                        ; altera_reset_synchronizer                            ; nios2_control ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                       ; altera_reset_controller                              ; nios2_control ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |qsys_control_top|nios2_control:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                            ; altera_reset_synchronizer                            ; nios2_control ;
;       |nios2_control_altpll_0:altpll_0|                                                                                                 ; 11 (7)      ; 6 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 2 (0)             ; 6 (4)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                                                                                              ; nios2_control_altpll_0                               ; nios2_control ;
;          |nios2_control_altpll_0_altpll_jb92:sd1|                                                                                       ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_altpll_0:altpll_0|nios2_control_altpll_0_altpll_jb92:sd1                                                                                                                                                                                                                                                                                                                                       ; nios2_control_altpll_0_altpll_jb92                   ; nios2_control ;
;          |nios2_control_altpll_0_stdsync_sv6:stdsync2|                                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_altpll_0:altpll_0|nios2_control_altpll_0_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                  ; nios2_control_altpll_0_stdsync_sv6                   ; nios2_control ;
;             |nios2_control_altpll_0_dffpipe_l2c:dffpipe3|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_altpll_0:altpll_0|nios2_control_altpll_0_stdsync_sv6:stdsync2|nios2_control_altpll_0_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                      ; nios2_control_altpll_0_dffpipe_l2c                   ; nios2_control ;
;       |nios2_control_button_pio:button_pio|                                                                                             ; 29 (29)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 10 (10)           ; 11 (11)          ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_button_pio:button_pio                                                                                                                                                                                                                                                                                                                                                                          ; nios2_control_button_pio                             ; nios2_control ;
;       |nios2_control_jtag_uart_0:jtag_uart_0|                                                                                           ; 167 (44)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (20)      ; 24 (5)            ; 92 (19)          ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                        ; nios2_control_jtag_uart_0                            ; nios2_control ;
;          |alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|                                                                ; 72 (72)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 19 (19)           ; 33 (33)          ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                          ; alt_jtag_atlantic                                    ; work          ;
;          |nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|                                                    ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                              ; nios2_control_jtag_uart_0_scfifo_r                   ; nios2_control ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                 ; scfifo                                               ; work          ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                      ; scfifo_9621                                          ; work          ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                 ; a_dpfifo_bb01                                        ; work          ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                         ; a_fefifo_7cf                                         ; work          ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                    ; cntr_337                                             ; work          ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                         ; altsyncram_dtn1                                      ; work          ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                           ; cntr_n2b                                             ; work          ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                 ; cntr_n2b                                             ; work          ;
;          |nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|                                                    ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                              ; nios2_control_jtag_uart_0_scfifo_w                   ; nios2_control ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                 ; scfifo                                               ; work          ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                      ; scfifo_9621                                          ; work          ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                 ; a_dpfifo_bb01                                        ; work          ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                         ; a_fefifo_7cf                                         ; work          ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                    ; cntr_337                                             ; work          ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                         ; altsyncram_dtn1                                      ; work          ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                           ; cntr_n2b                                             ; work          ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                 ; cntr_n2b                                             ; work          ;
;       |nios2_control_led_pio:led_pio|                                                                                                   ; 20 (20)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 8 (8)             ; 8 (8)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_led_pio:led_pio                                                                                                                                                                                                                                                                                                                                                                                ; nios2_control_led_pio                                ; nios2_control ;
;       |nios2_control_mm_interconnect_0:mm_interconnect_0|                                                                               ; 675 (0)     ; 264 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 289 (0)      ; 26 (0)            ; 360 (0)          ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                            ; nios2_control_mm_interconnect_0                      ; nios2_control ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|                                                                    ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 5 (5)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                ; nios2_control ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|                                                                      ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                ; nios2_control ;
;          |altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|                                                               ; 13 (13)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (8)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                ; nios2_control ;
;          |altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|                                                                      ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                ; nios2_control ;
;          |altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|                                                                     ; 13 (13)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (8)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                ; nios2_control ;
;          |altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|                                                                           ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                ; nios2_control ;
;          |altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|                                                                   ; 124 (124)   ; 82 (82)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (42)      ; 0 (0)             ; 82 (82)          ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                ; nios2_control ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 15 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 10 (0)            ; 4 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                       ; altera_avalon_st_handshake_clock_crosser             ; nios2_control ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 15 (11)     ; 12 (8)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 10 (7)            ; 4 (3)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                              ; altera_avalon_st_clock_crosser                       ; nios2_control ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                         ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                         ; altera_std_synchronizer_nocut                        ; nios2_control ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 23 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 14 (0)            ; 8 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_handshake_clock_crosser             ; nios2_control ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 23 (19)     ; 22 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 14 (14)           ; 8 (5)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                  ; altera_avalon_st_clock_crosser                       ; nios2_control ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; nios2_control ;
;          |altera_merlin_master_agent:nios2_cpu_data_master_agent|                                                                       ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_agent                           ; nios2_control ;
;          |altera_merlin_slave_agent:altpll_0_pll_slave_agent|                                                                           ; 3 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                            ; nios2_control ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                           ; altera_merlin_burst_uncompressor                     ; nios2_control ;
;          |altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|                                                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                            ; nios2_control ;
;          |altera_merlin_slave_agent:onchip_flash_0_data_agent|                                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                            ; nios2_control ;
;          |altera_merlin_slave_agent:slow_periph_bridge_s0_agent|                                                                        ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slow_periph_bridge_s0_agent                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                            ; nios2_control ;
;          |altera_merlin_slave_translator:altpll_0_pll_slave_translator|                                                                 ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                       ; nios2_control ;
;          |altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|                                                          ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                       ; nios2_control ;
;          |altera_merlin_slave_translator:onchip_flash_0_csr_translator|                                                                 ; 38 (38)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 33 (33)          ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                       ; nios2_control ;
;          |altera_merlin_slave_translator:onchip_ram_s1_translator|                                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                       ; nios2_control ;
;          |altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter|                                                                  ; 29 (29)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 19 (19)          ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter                                                                                                                                                                                                                                                                                                ; altera_merlin_traffic_limiter                        ; nios2_control ;
;          |altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter|                                                           ; 12 (12)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 7 (7)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter                                                                                                                                                                                                                                                                                         ; altera_merlin_traffic_limiter                        ; nios2_control ;
;          |nios2_control_mm_interconnect_0_cmd_demux:cmd_demux|                                                                          ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 4 (4)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                        ; nios2_control_mm_interconnect_0_cmd_demux            ; nios2_control ;
;          |nios2_control_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                  ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 1 (1)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                ; nios2_control_mm_interconnect_0_cmd_demux_001        ; nios2_control ;
;          |nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                      ; 24 (22)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 11 (7)           ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                    ; nios2_control_mm_interconnect_0_cmd_mux_001          ; nios2_control ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                       ; altera_merlin_arbitrator                             ; nios2_control ;
;          |nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                      ; 54 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 51 (47)          ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                    ; nios2_control_mm_interconnect_0_cmd_mux_001          ; nios2_control ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                       ; altera_merlin_arbitrator                             ; nios2_control ;
;          |nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_005|                                                                      ; 54 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (49)      ; 0 (0)             ; 5 (1)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                                                                                                                                                    ; nios2_control_mm_interconnect_0_cmd_mux_001          ; nios2_control ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                       ; altera_merlin_arbitrator                             ; nios2_control ;
;          |nios2_control_mm_interconnect_0_router:router|                                                                                ; 22 (22)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 7 (7)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                              ; nios2_control_mm_interconnect_0_router               ; nios2_control ;
;          |nios2_control_mm_interconnect_0_router_001:router_001|                                                                        ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 1 (1)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                      ; nios2_control_mm_interconnect_0_router_001           ; nios2_control ;
;          |nios2_control_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                ; nios2_control_mm_interconnect_0_rsp_demux_001        ; nios2_control ;
;          |nios2_control_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                ; nios2_control_mm_interconnect_0_rsp_demux_001        ; nios2_control ;
;          |nios2_control_mm_interconnect_0_rsp_demux_001:rsp_demux_005|                                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                                                                                                                                                                ; nios2_control_mm_interconnect_0_rsp_demux_001        ; nios2_control ;
;          |nios2_control_mm_interconnect_0_rsp_mux:rsp_mux|                                                                              ; 127 (127)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 91 (91)      ; 0 (0)             ; 36 (36)          ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                            ; nios2_control_mm_interconnect_0_rsp_mux              ; nios2_control ;
;          |nios2_control_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                      ; 65 (65)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 63 (63)          ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                    ; nios2_control_mm_interconnect_0_rsp_mux_001          ; nios2_control ;
;       |nios2_control_mm_interconnect_1:mm_interconnect_1|                                                                               ; 161 (0)     ; 93 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (0)       ; 5 (0)             ; 89 (0)           ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                                                            ; nios2_control_mm_interconnect_1                      ; nios2_control ;
;          |altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|                                                                           ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                ; nios2_control ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                ; nios2_control ;
;          |altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|                                                                              ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                ; nios2_control ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                     ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                ; nios2_control ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                ; nios2_control ;
;          |altera_merlin_master_agent:slow_periph_bridge_m0_agent|                                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:slow_periph_bridge_m0_agent                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_agent                           ; nios2_control ;
;          |altera_merlin_slave_agent:button_pio_s1_agent|                                                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                            ; nios2_control ;
;          |altera_merlin_slave_agent:led_pio_s1_agent|                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_s1_agent                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                            ; nios2_control ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                            ; nios2_control ;
;          |altera_merlin_slave_translator:button_pio_s1_translator|                                                                      ; 11 (11)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 6 (6)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                       ; nios2_control ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 25 (25)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 23 (23)          ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                       ; nios2_control ;
;          |altera_merlin_slave_translator:led_pio_s1_translator|                                                                         ; 15 (15)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 11 (11)          ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                       ; nios2_control ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                ; 9 (9)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 5 (5)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                       ; nios2_control ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 3 (3)             ; 16 (16)          ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                       ; nios2_control ;
;          |altera_merlin_traffic_limiter:slow_periph_bridge_m0_limiter|                                                                  ; 20 (20)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 1 (1)             ; 8 (8)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:slow_periph_bridge_m0_limiter                                                                                                                                                                                                                                                                                                ; altera_merlin_traffic_limiter                        ; nios2_control ;
;          |nios2_control_mm_interconnect_1_cmd_demux:cmd_demux|                                                                          ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                        ; nios2_control_mm_interconnect_1_cmd_demux            ; nios2_control ;
;          |nios2_control_mm_interconnect_1_router:router|                                                                                ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 5 (5)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_router:router                                                                                                                                                                                                                                                                                                              ; nios2_control_mm_interconnect_1_router               ; nios2_control ;
;          |nios2_control_mm_interconnect_1_rsp_mux:rsp_mux|                                                                              ; 41 (41)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 21 (21)          ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                            ; nios2_control_mm_interconnect_1_rsp_mux              ; nios2_control ;
;       |nios2_control_nios2_cpu:nios2_cpu|                                                                                               ; 2725 (40)   ; 1645 (39)                 ; 0 (0)         ; 45824       ; 11   ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 1079 (1)     ; 365 (0)           ; 1281 (32)        ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu                                                                                                                                                                                                                                                                                                                                                                            ; nios2_control_nios2_cpu                              ; nios2_control ;
;          |nios2_control_nios2_cpu_cpu:cpu|                                                                                              ; 2692 (2213) ; 1606 (1272)               ; 0 (0)         ; 45824       ; 11   ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 1078 (933)   ; 365 (298)         ; 1249 (982)       ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                                                            ; nios2_control_nios2_cpu_cpu                          ; nios2_control ;
;             |nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht|                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht                                                                                                                                                                                                                                                                     ; nios2_control_nios2_cpu_cpu_bht_module               ; nios2_control ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                           ; altsyncram                                           ; work          ;
;                   |altsyncram_vhc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated                                                                                                                                                                                                            ; altsyncram_vhc1                                      ; work          ;
;             |nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data                                                                                                                                                                                                                                                             ; nios2_control_nios2_cpu_cpu_dc_data_module           ; nios2_control ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; altsyncram                                           ; work          ;
;                   |altsyncram_aoe1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated                                                                                                                                                                                                    ; altsyncram_aoe1                                      ; work          ;
;             |nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag|                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 832         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag                                                                                                                                                                                                                                                               ; nios2_control_nios2_cpu_cpu_dc_tag_module            ; nios2_control ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 832         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                     ; altsyncram                                           ; work          ;
;                   |altsyncram_ftb1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 832         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ftb1:auto_generated                                                                                                                                                                                                      ; altsyncram_ftb1                                      ; work          ;
;             |nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim                                                                                                                                                                                                                                                         ; nios2_control_nios2_cpu_cpu_dc_victim_module         ; nios2_control ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; altsyncram                                           ; work          ;
;                   |altsyncram_hec1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated                                                                                                                                                                                                ; altsyncram_hec1                                      ; work          ;
;             |nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data|                                            ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data                                                                                                                                                                                                                                                             ; nios2_control_nios2_cpu_cpu_ic_data_module           ; nios2_control ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; altsyncram                                           ; work          ;
;                   |altsyncram_koc1:auto_generated|                                                                                      ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_koc1:auto_generated                                                                                                                                                                                                    ; altsyncram_koc1                                      ; work          ;
;             |nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag|                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1216        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag                                                                                                                                                                                                                                                               ; nios2_control_nios2_cpu_cpu_ic_tag_module            ; nios2_control ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1216        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                     ; altsyncram                                           ; work          ;
;                   |altsyncram_5ic1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1216        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_5ic1:auto_generated                                                                                                                                                                                                      ; altsyncram_5ic1                                      ; work          ;
;             |nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell                                                                                                                                                                                                                                                            ; nios2_control_nios2_cpu_cpu_mult_cell                ; nios2_control ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                         ; altera_mult_add                                      ; work          ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated                                                                                                                                                                                     ; altera_mult_add_bbo2                                 ; work          ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                            ; altera_mult_add_rtl                                  ; work          ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                   ; ama_multiplier_function                              ; work          ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                    ; lpm_mult                                             ; work          ;
;                               |mult_9401:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated                                                           ; mult_9401                                            ; work          ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                         ; altera_mult_add                                      ; work          ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated                                                                                                                                                                                     ; altera_mult_add_bbo2                                 ; work          ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                            ; altera_mult_add_rtl                                  ; work          ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                   ; ama_multiplier_function                              ; work          ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                    ; lpm_mult                                             ; work          ;
;                               |mult_9b01:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated                                                           ; mult_9b01                                            ; work          ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                         ; altera_mult_add                                      ; work          ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated                                                                                                                                                                                     ; altera_mult_add_bbo2                                 ; work          ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                            ; altera_mult_add_rtl                                  ; work          ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                   ; ama_multiplier_function                              ; work          ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                    ; lpm_mult                                             ; work          ;
;                               |mult_9b01:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated                                                           ; mult_9b01                                            ; work          ;
;             |nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|                                           ; 478 (87)    ; 333 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 144 (7)      ; 67 (4)            ; 267 (76)         ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci                                                                                                                                                                                                                                                            ; nios2_control_nios2_cpu_cpu_nios2_oci                ; nios2_control ;
;                |nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|                    ; 144 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (0)       ; 44 (0)            ; 54 (0)           ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper                                                                                                                                                        ; nios2_control_nios2_cpu_cpu_debug_slave_wrapper      ; nios2_control ;
;                   |nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|                   ; 53 (49)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 33 (30)           ; 16 (15)          ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk                                                      ; nios2_control_nios2_cpu_cpu_debug_slave_sysclk       ; nios2_control ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                              ; work          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                              ; work          ;
;                   |nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|                         ; 94 (90)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 11 (7)            ; 44 (44)          ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck                                                            ; nios2_control_nios2_cpu_cpu_debug_slave_tck          ; nios2_control ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                              ; work          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                              ; work          ;
;                   |sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy|                                                  ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy                                                                                     ; sld_virtual_jtag_basic                               ; work          ;
;                |nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|                          ; 11 (11)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 5 (5)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg                                                                                                                                                              ; nios2_control_nios2_cpu_cpu_nios2_avalon_reg         ; nios2_control ;
;                |nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|                            ; 105 (105)   ; 87 (87)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 17 (17)           ; 75 (75)          ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break                                                                                                                                                                ; nios2_control_nios2_cpu_cpu_nios2_oci_break          ; nios2_control ;
;                |nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug|                            ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (0)             ; 8 (7)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug                                                                                                                                                                ; nios2_control_nios2_cpu_cpu_nios2_oci_debug          ; nios2_control ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                            ; altera_std_synchronizer                              ; work          ;
;                |nios2_control_nios2_cpu_cpu_nios2_oci_xbrk:the_nios2_control_nios2_cpu_cpu_nios2_oci_xbrk|                              ; 35 (35)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 31 (31)          ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_xbrk:the_nios2_control_nios2_cpu_cpu_nios2_oci_xbrk                                                                                                                                                                  ; nios2_control_nios2_cpu_cpu_nios2_oci_xbrk           ; nios2_control ;
;                |nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|                                  ; 116 (116)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (66)      ; 1 (1)             ; 49 (49)          ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem                                                                                                                                                                      ; nios2_control_nios2_cpu_cpu_nios2_ocimem             ; nios2_control ;
;                   |nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram                                                                           ; nios2_control_nios2_cpu_cpu_ociram_sp_ram_module     ; nios2_control ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                           ; work          ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                      ; work          ;
;             |nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a                                                                                                                                                                                                                                             ; nios2_control_nios2_cpu_cpu_register_bank_a_module   ; nios2_control ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                           ; work          ;
;                   |altsyncram_5tb1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                                                    ; altsyncram_5tb1                                      ; work          ;
;             |nios2_control_nios2_cpu_cpu_register_bank_b_module:nios2_control_nios2_cpu_cpu_register_bank_b|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_b_module:nios2_control_nios2_cpu_cpu_register_bank_b                                                                                                                                                                                                                                             ; nios2_control_nios2_cpu_cpu_register_bank_b_module   ; nios2_control ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_b_module:nios2_control_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                           ; work          ;
;                   |altsyncram_5tb1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_b_module:nios2_control_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                                                    ; altsyncram_5tb1                                      ; work          ;
;       |nios2_control_onchip_ram:onchip_ram|                                                                                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_onchip_ram:onchip_ram                                                                                                                                                                                                                                                                                                                                                                          ; nios2_control_onchip_ram                             ; nios2_control ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_onchip_ram:onchip_ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                ; altsyncram                                           ; work          ;
;             |altsyncram_skc1:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_skc1:auto_generated                                                                                                                                                                                                                                                                                                                 ; altsyncram_skc1                                      ; work          ;
;       |nios2_control_timer_0:timer_0|                                                                                                   ; 154 (154)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 21 (21)           ; 100 (100)        ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                                ; nios2_control_timer_0                                ; nios2_control ;
;    |pzdyqx:nabboc|                                                                                                                      ; 130 (0)     ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 8 (0)             ; 64 (0)           ; 0          ; |qsys_control_top|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                 ; pzdyqx                                               ; work          ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 130 (13)    ; 72 (9)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (4)       ; 8 (0)             ; 64 (8)           ; 0          ; |qsys_control_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                    ; pzdyqx_impl                                          ; work          ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                                                ; 60 (30)     ; 28 (8)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (22)      ; 7 (7)             ; 21 (1)           ; 0          ; |qsys_control_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                                      ; GHVD5181                                             ; work          ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 30 (30)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 20 (20)          ; 0          ; |qsys_control_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                                    ; LQYT7093                                             ; work          ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; 0          ; |qsys_control_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                                  ; KIFI3548                                             ; work          ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 23 (23)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 1 (1)             ; 13 (13)          ; 0          ; |qsys_control_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                                  ; LQYT7093                                             ; work          ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 22 (22)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 9 (9)            ; 0          ; |qsys_control_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                                  ; PUDL0439                                             ; work          ;
;    |sld_hub:auto_hub|                                                                                                                   ; 182 (1)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 91 (1)       ; 15 (0)            ; 76 (0)           ; 0          ; |qsys_control_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub                                              ; altera_sld    ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 181 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (0)       ; 15 (0)            ; 76 (0)           ; 0          ; |qsys_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                              ; alt_sld_fab_with_jtag_input                          ; altera_sld    ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 181 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (0)       ; 15 (0)            ; 76 (0)           ; 0          ; |qsys_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                           ; alt_sld_fab                                          ; alt_sld_fab   ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 181 (8)     ; 91 (7)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (1)       ; 15 (2)            ; 76 (0)           ; 0          ; |qsys_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                       ; alt_sld_fab_alt_sld_fab                              ; alt_sld_fab   ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 178 (0)     ; 84 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (0)       ; 13 (0)            ; 76 (0)           ; 0          ; |qsys_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                           ; alt_sld_fab_alt_sld_fab_sldfabric                    ; alt_sld_fab   ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 178 (130)   ; 84 (55)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (70)      ; 13 (12)           ; 76 (49)          ; 0          ; |qsys_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                              ; sld_jtag_hub                                         ; work          ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 28 (28)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 10 (10)          ; 0          ; |qsys_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                      ; sld_rom_sr                                           ; work          ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 18 (18)          ; 0          ; |qsys_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                    ; sld_shadow_jsm                                       ; altera_sld    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                        ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; Name       ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; USER_CLK   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; USE_LED[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USE_LED[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USE_LED[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USE_LED[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USE_LED[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USE_LED[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USE_LED[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USE_LED[8] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SYS_CLK    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; PB[1]      ; Input    ; (6) 873 ps    ; (6) 873 ps    ; --                    ; --  ; --   ;
; PB[4]      ; Input    ; (6) 868 ps    ; (6) 868 ps    ; --                    ; --  ; --   ;
; PB[2]      ; Input    ; (6) 873 ps    ; (6) 873 ps    ; --                    ; --  ; --   ;
; PB[3]      ; Input    ; (6) 868 ps    ; (6) 868 ps    ; --                    ; --  ; --   ;
+------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                  ;
+-----------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                               ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------+-------------------+---------+
; USER_CLK                                                                          ;                   ;         ;
; SYS_CLK                                                                           ;                   ;         ;
; PB[1]                                                                             ;                   ;         ;
;      - nios2_control:u0|altera_reset_controller:rst_controller_001|merged_reset~0 ; 0                 ; 6       ;
;      - nios2_control:u0|nios2_control_button_pio:button_pio|read_mux_out[0]~3     ; 1                 ; 6       ;
;      - nios2_control:u0|nios2_control_button_pio:button_pio|d1_data_in[0]~feeder  ; 0                 ; 6       ;
; PB[4]                                                                             ;                   ;         ;
;      - nios2_control:u0|altera_reset_controller:rst_controller_001|merged_reset~0 ; 0                 ; 6       ;
;      - nios2_control:u0|nios2_control_button_pio:button_pio|read_mux_out[3]~0     ; 1                 ; 6       ;
;      - nios2_control:u0|nios2_control_button_pio:button_pio|d1_data_in[3]~feeder  ; 0                 ; 6       ;
; PB[2]                                                                             ;                   ;         ;
;      - nios2_control:u0|nios2_control_button_pio:button_pio|read_mux_out[1]~2     ; 1                 ; 6       ;
;      - nios2_control:u0|nios2_control_button_pio:button_pio|d1_data_in[1]~feeder  ; 0                 ; 6       ;
; PB[3]                                                                             ;                   ;         ;
;      - nios2_control:u0|nios2_control_button_pio:button_pio|read_mux_out[2]~1     ; 1                 ; 6       ;
;      - nios2_control:u0|nios2_control_button_pio:button_pio|d1_data_in[2]~feeder  ; 0                 ; 6       ;
+-----------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                            ; Location           ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; SYS_CLK                                                                                                                                                                                                                                                                                                                                                                                         ; PIN_N14            ; 41      ; Clock                                              ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; SYS_CLK                                                                                                                                                                                                                                                                                                                                                                                         ; PIN_N14            ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                    ; JTAG_X10_Y11_N0    ; 204     ; Clock                                              ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                    ; JTAG_X10_Y11_N0    ; 25      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|internal_out_ready~0                                                                                                                                                                                                                                                                  ; LCCOMB_X9_Y8_N4    ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|next_in_wr_ptr~0                                                                                                                                                                                                                                                                      ; LCCOMB_X11_Y7_N16  ; 6       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[41]                                                                                                                                                                                                                                                                       ; M9K_X8_Y7_N0       ; 43      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|next_in_wr_ptr~0                                                                                                                                                                                                                                                                      ; LCCOMB_X10_Y8_N6   ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|pending_read_count[1]~20                                                                                                                                                                                                                                                                                             ; LCCOMB_X10_Y8_N2   ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[19]~1                                                                                                                                                                                                                                            ; LCCOMB_X17_Y9_N8   ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[4]~1                                                                                                                                                                                                                                                                ; LCCOMB_X17_Y9_N18  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|reset_n_reg2                                                                                                                                                                                                                                                                    ; FF_X16_Y7_N17      ; 132     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Equal2~0                                                                                                                                                                                                                                                                      ; LCCOMB_X13_Y12_N8  ; 51      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|always7~0                                                                                                                                                                                                                                                                     ; LCCOMB_X12_Y9_N2   ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_reg[0]~13                                                                                                                                                                                                                                                     ; LCCOMB_X15_Y12_N22 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|data_count[1]~10                                                                                                                                                                                                                                                              ; LCCOMB_X15_Y12_N30 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[0]~5                                                                                                                                                                                                                                                              ; LCCOMB_X14_Y9_N6   ; 27      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state~33                                                                                                                                                                                                                                                                ; LCCOMB_X13_Y9_N18  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[10]~2                                                                                                                                                                                                                                                    ; LCCOMB_X11_Y14_N8  ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_IDLE                                                                                                                                                                                                                                                    ; FF_X14_Y12_N15     ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_SETUP                                                                                                                                                                                                                                                   ; FF_X14_Y12_N19     ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[0]~9                                                                                                                                                                                                                                                              ; LCCOMB_X17_Y8_N2   ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_IDLE                                                                                                                                                                                                                                                  ; FF_X14_Y8_N31      ; 49      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_WRITE                                                                                                                                                                                                                                                 ; FF_X14_Y8_N5       ; 42      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~25                                                                                                                                                                                                                                                                ; LCCOMB_X14_Y8_N20  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|osc                                                                                                                                                                                                                                                                                     ; UNVM_X0_Y11_N40    ; 2       ; Clock                                              ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; nios2_control:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                  ; FF_X16_Y5_N1       ; 366     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; nios2_control:u0|altera_reset_controller:rst_controller_001|merged_reset~0                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X16_Y5_N28  ; 9       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|altera_reset_controller:rst_controller_002|r_early_rst                                                                                                                                                                                                                                                                                                                         ; FF_X17_Y6_N1       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                                                                                                                                                                          ; FF_X17_Y6_N25      ; 291     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; nios2_control:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                      ; FF_X28_Y11_N25     ; 38      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_altpll_0:altpll_0|nios2_control_altpll_0_altpll_jb92:sd1|wire_pll7_clk[0]                                                                                                                                                                                                                                                                                        ; PLL_2              ; 2143    ; Clock                                              ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; nios2_control:u0|nios2_control_altpll_0:altpll_0|nios2_control_altpll_0_altpll_jb92:sd1|wire_pll7_clk[1]                                                                                                                                                                                                                                                                                        ; PLL_2              ; 371     ; Clock                                              ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; nios2_control:u0|nios2_control_altpll_0:altpll_0|nios2_control_altpll_0_altpll_jb92:sd1|wire_pll7_locked                                                                                                                                                                                                                                                                                        ; PLL_2              ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_altpll_0:altpll_0|prev_reset                                                                                                                                                                                                                                                                                                                                     ; FF_X30_Y11_N21     ; 3       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_button_pio:button_pio|always1~0                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X4_Y5_N22   ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                    ; LCCOMB_X9_Y4_N12   ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                                              ; LCCOMB_X11_Y3_N14  ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|wdata[0]~1                                                                                                                                                                                                                                                                 ; LCCOMB_X11_Y3_N16  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|wdata[1]~2                                                                                                                                                                                                                                                                 ; LCCOMB_X11_Y3_N8   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|fifo_rd~3                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X9_Y5_N30   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                                                  ; FF_X7_Y6_N31       ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|ien_AF~0                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X6_Y7_N20   ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                                                       ; LCCOMB_X9_Y5_N10   ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                       ; LCCOMB_X6_Y5_N6    ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|rd_wfifo                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X10_Y4_N18  ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                                                                   ; FF_X6_Y7_N27       ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X9_Y5_N6    ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_led_pio:led_pio|always0~3                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X1_Y8_N16   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                          ; LCCOMB_X30_Y11_N18 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                        ; LCCOMB_X29_Y11_N20 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                 ; LCCOMB_X28_Y8_N20  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                       ; LCCOMB_X20_Y9_N18  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                             ; LCCOMB_X23_Y8_N28  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem_used[39]~2                                                                                                                                                                                                                                                    ; LCCOMB_X29_Y8_N16  ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                   ; LCCOMB_X28_Y11_N28 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                     ; LCCOMB_X25_Y10_N30 ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter|pending_response_count[5]~10                                                                                                                                                                                                                                     ; LCCOMB_X24_Y11_N28 ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter|save_dest_id~1                                                                                                                                                                                                                                                   ; LCCOMB_X25_Y9_N2   ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter|save_dest_id~2                                                                                                                                                                                                                                            ; LCCOMB_X23_Y13_N22 ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                   ; LCCOMB_X24_Y8_N22  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~2                                                                                                                                                                                                                                                       ; LCCOMB_X24_Y8_N30  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                   ; LCCOMB_X28_Y9_N30  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_002|update_grant~1                                                                                                                                                                                                                                                       ; LCCOMB_X28_Y9_N14  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                   ; LCCOMB_X25_Y7_N18  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_005|update_grant~1                                                                                                                                                                                                                                                       ; LCCOMB_X25_Y7_N14  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:slow_periph_bridge_m0_limiter|save_dest_id~5                                                                                                                                                                                                                                                   ; LCCOMB_X2_Y8_N18   ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|d_writedata[3]~34                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X24_Y10_N0  ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_dc_rd_addr_cnt[3]~2                                                                                                                                                                                                                                                                                        ; LCCOMB_X25_Y12_N18 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_dc_rd_data_cnt[0]~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X25_Y12_N16 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_dc_rd_data_cnt[0]~1                                                                                                                                                                                                                                                                                        ; LCCOMB_X24_Y14_N18 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_dc_wb_update_av_writedata                                                                                                                                                                                                                                                                                  ; LCCOMB_X24_Y10_N14 ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_dc_wb_wr_want_dmaster                                                                                                                                                                                                                                                                                      ; LCCOMB_X27_Y10_N10 ; 17      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_dc_wr_data_cnt[0]~2                                                                                                                                                                                                                                                                                        ; LCCOMB_X28_Y10_N14 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                   ; FF_X30_Y16_N11     ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                          ; FF_X30_Y16_N23     ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                                        ; LCCOMB_X15_Y15_N26 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_ld_align_byte1_fill                                                                                                                                                                                                                                                                                        ; FF_X16_Y15_N9      ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_ld_align_sh8                                                                                                                                                                                                                                                                                               ; FF_X16_Y15_N7      ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                                  ; FF_X28_Y13_N21     ; 841     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[1]~17                                                                                                                                                                                                                                                                                     ; LCCOMB_X15_Y16_N0  ; 18      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                      ; LCCOMB_X24_Y14_N4  ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                               ; LCCOMB_X24_Y15_N10 ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|Add10~5                                                                                                                                                                                                                                                                                                      ; LCCOMB_X15_Y22_N12 ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                       ; FF_X20_Y17_N17     ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                           ; LCCOMB_X23_Y13_N30 ; 27      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                      ; FF_X15_Y17_N21     ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|D_src2[0]~2                                                                                                                                                                                                                                                                                                  ; LCCOMB_X20_Y17_N12 ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|D_src2[16]~3                                                                                                                                                                                                                                                                                                 ; LCCOMB_X20_Y17_N4  ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|D_src2[5]~1                                                                                                                                                                                                                                                                                                  ; LCCOMB_X20_Y17_N22 ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                                  ; FF_X28_Y16_N1      ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                                    ; LCCOMB_X25_Y16_N6  ; 159     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                       ; LCCOMB_X24_Y15_N14 ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                                                 ; LCCOMB_X24_Y15_N0  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_dc_raw_hazard~14                                                                                                                                                                                                                                                                                           ; LCCOMB_X24_Y15_N28 ; 24      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_ienable_reg_irq0_nxt~1                                                                                                                                                                                                                                                                                     ; LCCOMB_X15_Y14_N24 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                                               ; FF_X24_Y13_N3      ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|d_address_offset_field[2]~1                                                                                                                                                                                                                                                                                  ; LCCOMB_X24_Y10_N4  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|dc_data_wr_port_en~1                                                                                                                                                                                                                                                                                         ; LCCOMB_X25_Y12_N30 ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|dc_tag_wr_port_en~1                                                                                                                                                                                                                                                                                          ; LCCOMB_X27_Y12_N6  ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                                             ; LCCOMB_X25_Y10_N12 ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                                            ; LCCOMB_X16_Y6_N18  ; 1330    ; Async. clear                                       ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                           ; FF_X20_Y9_N11      ; 5       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|ic_fill_ap_cnt[0]~2                                                                                                                                                                                                                                                                                          ; LCCOMB_X23_Y9_N28  ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                                       ; LCCOMB_X24_Y13_N0  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                        ; LCCOMB_X24_Y13_N10 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|ic_tag_clr_valid_bits_nxt~0                                                                                                                                                                                                                                                                                  ; LCCOMB_X15_Y14_N12 ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                  ; LCCOMB_X24_Y13_N12 ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_koc1:auto_generated|ram_block1a0~0                                                                                                                                                       ; LCCOMB_X25_Y7_N8   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|address[8]                                                                                                                                                                                                                   ; FF_X27_Y7_N29      ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jxuir                  ; FF_X16_Y3_N19      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|take_action_break_a~0  ; LCCOMB_X24_Y4_N8   ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a   ; LCCOMB_X23_Y5_N0   ; 5       ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LCCOMB_X24_Y4_N10  ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LCCOMB_X24_Y4_N22  ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X16_Y3_N21      ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[14]~14                    ; LCCOMB_X16_Y3_N0   ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[21]~22                    ; LCCOMB_X18_Y2_N12  ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0                                   ; LCCOMB_X16_Y3_N10  ; 40      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy|virtual_state_uir~0                                   ; LCCOMB_X16_Y3_N30  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                ; LCCOMB_X23_Y7_N24  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|always1~1                                                                                                                        ; LCCOMB_X23_Y5_N18  ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|always2~0                                                                                                                        ; LCCOMB_X23_Y5_N24  ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk_ctrl0[0]~0                                                                                                                  ; LCCOMB_X19_Y3_N6   ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk_ctrl1[0]~0                                                                                                                  ; LCCOMB_X19_Y3_N8   ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~15                                                                                                                          ; LCCOMB_X28_Y5_N20  ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[12]~29                                                                                                                         ; LCCOMB_X28_Y5_N14  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|ociram_reset_req                                                                                                                       ; LCCOMB_X27_Y4_N4   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                         ; LCCOMB_X28_Y5_N30  ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_onchip_ram:onchip_ram|wren~0                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X23_Y8_N6   ; 4       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_timer_0:timer_0|always0~0                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X2_Y5_N14   ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_timer_0:timer_0|always0~1                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X2_Y5_N18   ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_timer_0:timer_0|control_wr_strobe~0                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X2_Y5_N20   ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_timer_0:timer_0|period_h_wr_strobe~0                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X4_Y8_N20   ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_timer_0:timer_0|period_l_wr_strobe~2                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X4_Y8_N30   ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_control:u0|nios2_control_timer_0:timer_0|snap_strobe~0                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X4_Y8_N26   ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                                                                                             ; LCCOMB_X1_Y7_N10   ; 17      ; Clock                                              ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_0                                                                                                                                                                                                                                                                             ; FF_X29_Y3_N19      ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_1                                                                                                                                                                                                                                                                             ; FF_X29_Y3_N29      ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_2                                                                                                                                                                                                                                                                             ; FF_X28_Y3_N19      ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_3                                                                                                                                                                                                                                                                             ; FF_X28_Y3_N29      ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_4                                                                                                                                                                                                                                                                             ; FF_X27_Y3_N17      ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_5                                                                                                                                                                                                                                                                             ; FF_X27_Y6_N27      ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_6                                                                                                                                                                                                                                                                             ; FF_X27_Y6_N13      ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                                                                                             ; FF_X27_Y9_N13      ; 20      ; Clock                                              ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                                                                                                                                          ; FF_X2_Y7_N15       ; 19      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:13:QXXQ6833_1                                                                                                                                                                                                                                                                ; LCCOMB_X29_Y2_N0   ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X15_Y2_N16  ; 9       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~1                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X15_Y2_N12  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                                                                                                                                                           ; FF_X12_Y1_N29      ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                                                          ; FF_X11_Y2_N13      ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X15_Y2_N30  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X11_Y2_N30  ; 13      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X12_Y1_N28  ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X11_Y2_N0   ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                        ; FF_X13_Y3_N23      ; 64      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                                             ; LCCOMB_X14_Y5_N6   ; 4       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                               ; LCCOMB_X14_Y5_N4   ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                             ; LCCOMB_X14_Y5_N16  ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                                                ; LCCOMB_X13_Y5_N16  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8                                                                ; LCCOMB_X12_Y2_N16  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~11                                                               ; LCCOMB_X12_Y2_N4   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~17                                                                 ; LCCOMB_X14_Y2_N28  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18                                                  ; LCCOMB_X15_Y4_N0   ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19                                                  ; LCCOMB_X15_Y5_N0   ; 5       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~14                                                                    ; LCCOMB_X12_Y3_N18  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                           ; LCCOMB_X12_Y3_N6   ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~10                                                        ; LCCOMB_X13_Y2_N30  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~7                                                         ; LCCOMB_X12_Y2_N30  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~21                                          ; LCCOMB_X15_Y4_N28  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]~17                                     ; LCCOMB_X16_Y4_N26  ; 6       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]~24                                     ; LCCOMB_X15_Y4_N6   ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                             ; FF_X12_Y4_N15      ; 15      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                            ; FF_X12_Y4_N7       ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                             ; FF_X12_Y3_N5       ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                             ; FF_X12_Y3_N21      ; 66      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                      ; LCCOMB_X12_Y4_N16  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                            ; FF_X13_Y4_N29      ; 36      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                          ; LCCOMB_X13_Y5_N22  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                           ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; SYS_CLK                                                                                                                                        ; PIN_N14           ; 41      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                   ; JTAG_X10_Y11_N0   ; 204     ; 5                                    ; Global Clock         ; GCLK0            ; --                        ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|osc                                    ; UNVM_X0_Y11_N40   ; 2       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; nios2_control:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X16_Y5_N1      ; 366     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; nios2_control:u0|altera_reset_controller:rst_controller_002|r_sync_rst                                                                         ; FF_X17_Y6_N25     ; 291     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; nios2_control:u0|nios2_control_altpll_0:altpll_0|nios2_control_altpll_0_altpll_jb92:sd1|wire_pll7_clk[0]                                       ; PLL_2             ; 2143    ; 38                                   ; Global Clock         ; GCLK8            ; --                        ;
; nios2_control:u0|nios2_control_altpll_0:altpll_0|nios2_control_altpll_0_altpll_jb92:sd1|wire_pll7_clk[1]                                       ; PLL_2             ; 371     ; 6                                    ; Global Clock         ; GCLK9            ; --                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                           ; LCCOMB_X16_Y6_N18 ; 1330    ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0                            ; LCCOMB_X1_Y7_N10  ; 17      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7                            ; FF_X27_Y9_N13     ; 20      ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                          ;
+------------------------------------------------------------------------------------------------+---------+
; Name                                                                                           ; Fan-Out ;
+------------------------------------------------------------------------------------------------+---------+
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_mem_stall ; 841     ;
+------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                   ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8            ; 23           ; 8            ; 23           ; yes                    ; no                      ; yes                    ; yes                     ; 184   ; 8                           ; 23                          ; 8                           ; 23                          ; 184                 ; 1    ; None ; M9K_X8_Y7_N0                                               ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mac1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 29           ; 32           ; 29           ; yes                    ; no                      ; yes                    ; yes                     ; 928   ; 32                          ; 29                          ; 32                          ; 29                          ; 928                 ; 1    ; None ; M9K_X8_Y6_N0                                               ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X8_Y2_N0                                               ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X8_Y4_N0                                               ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1    ; None ; M9K_X26_Y18_N0                                             ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; None ; M9K_X26_Y15_N0, M9K_X26_Y16_N0                             ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ftb1:auto_generated|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 13           ; 64           ; 13           ; yes                    ; no                      ; yes                    ; no                      ; 832   ; 64                          ; 13                          ; 64                          ; 13                          ; 832                 ; 1    ; None ; M9K_X26_Y17_N0                                             ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1    ; None ; M9K_X26_Y10_N0                                             ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_koc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; None ; M9K_X26_Y12_N0, M9K_X26_Y14_N0                             ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_5ic1:auto_generated|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 19           ; 64           ; 19           ; yes                    ; no                      ; yes                    ; no                      ; 1216  ; 64                          ; 19                          ; 64                          ; 19                          ; 1216                ; 1    ; None ; M9K_X26_Y13_N0                                             ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None ; M9K_X26_Y4_N0                                              ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X26_Y20_N0                                             ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_b_module:nios2_control_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X26_Y19_N0                                             ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios2_control:u0|nios2_control_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_skc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                ; AUTO ; Single Port      ; Single Clock ; 1024         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 1024                        ; 32                          ; --                          ; --                          ; 32768               ; 4    ; None ; M9K_X26_Y9_N0, M9K_X26_Y7_N0, M9K_X26_Y8_N0, M9K_X26_Y6_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 48                ;
; Simple Multipliers (18-bit)           ; 3           ; 1                   ; 24                ;
; Embedded Multiplier Blocks            ; 3           ; --                  ; 24                ;
; Embedded Multiplier 9-bit elements    ; 6           ; 2                   ; 48                ;
; Signed Embedded Multipliers           ; 1           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 2           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                           ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1               ;                            ; DSPMULT_X21_Y19_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1               ;                            ; DSPMULT_X21_Y20_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1               ;                            ; DSPMULT_X21_Y22_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 7,179 / 27,275 ( 26 % ) ;
; C16 interconnects     ; 25 / 1,240 ( 2 % )      ;
; C4 interconnects      ; 4,051 / 20,832 ( 19 % ) ;
; Direct links          ; 1,042 / 27,275 ( 4 % )  ;
; Global clocks         ; 10 / 10 ( 100 % )       ;
; Local interconnects   ; 2,534 / 8,064 ( 31 % )  ;
; R24 interconnects     ; 67 / 1,320 ( 5 % )      ;
; R4 interconnects      ; 4,886 / 28,560 ( 17 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.74) ; Number of LABs  (Total = 376) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 17                            ;
; 2                                           ; 12                            ;
; 3                                           ; 7                             ;
; 4                                           ; 7                             ;
; 5                                           ; 4                             ;
; 6                                           ; 8                             ;
; 7                                           ; 7                             ;
; 8                                           ; 9                             ;
; 9                                           ; 5                             ;
; 10                                          ; 7                             ;
; 11                                          ; 13                            ;
; 12                                          ; 18                            ;
; 13                                          ; 22                            ;
; 14                                          ; 23                            ;
; 15                                          ; 43                            ;
; 16                                          ; 174                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.47) ; Number of LABs  (Total = 376) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 246                           ;
; 1 Clock                            ; 331                           ;
; 1 Clock enable                     ; 183                           ;
; 1 Sync. clear                      ; 31                            ;
; 1 Sync. load                       ; 50                            ;
; 2 Async. clears                    ; 23                            ;
; 2 Clock enables                    ; 47                            ;
; 2 Clocks                           ; 17                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.73) ; Number of LABs  (Total = 376) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 11                            ;
; 2                                            ; 8                             ;
; 3                                            ; 6                             ;
; 4                                            ; 5                             ;
; 5                                            ; 1                             ;
; 6                                            ; 9                             ;
; 7                                            ; 4                             ;
; 8                                            ; 7                             ;
; 9                                            ; 4                             ;
; 10                                           ; 1                             ;
; 11                                           ; 2                             ;
; 12                                           ; 7                             ;
; 13                                           ; 5                             ;
; 14                                           ; 12                            ;
; 15                                           ; 7                             ;
; 16                                           ; 14                            ;
; 17                                           ; 11                            ;
; 18                                           ; 20                            ;
; 19                                           ; 12                            ;
; 20                                           ; 22                            ;
; 21                                           ; 22                            ;
; 22                                           ; 25                            ;
; 23                                           ; 23                            ;
; 24                                           ; 20                            ;
; 25                                           ; 28                            ;
; 26                                           ; 15                            ;
; 27                                           ; 18                            ;
; 28                                           ; 12                            ;
; 29                                           ; 11                            ;
; 30                                           ; 11                            ;
; 31                                           ; 5                             ;
; 32                                           ; 17                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.77) ; Number of LABs  (Total = 376) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 29                            ;
; 2                                               ; 14                            ;
; 3                                               ; 13                            ;
; 4                                               ; 15                            ;
; 5                                               ; 24                            ;
; 6                                               ; 31                            ;
; 7                                               ; 39                            ;
; 8                                               ; 30                            ;
; 9                                               ; 36                            ;
; 10                                              ; 19                            ;
; 11                                              ; 24                            ;
; 12                                              ; 25                            ;
; 13                                              ; 11                            ;
; 14                                              ; 12                            ;
; 15                                              ; 12                            ;
; 16                                              ; 18                            ;
; 17                                              ; 5                             ;
; 18                                              ; 3                             ;
; 19                                              ; 3                             ;
; 20                                              ; 1                             ;
; 21                                              ; 5                             ;
; 22                                              ; 3                             ;
; 23                                              ; 0                             ;
; 24                                              ; 2                             ;
; 25                                              ; 0                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 17.07) ; Number of LABs  (Total = 376) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 4                             ;
; 2                                            ; 6                             ;
; 3                                            ; 10                            ;
; 4                                            ; 12                            ;
; 5                                            ; 9                             ;
; 6                                            ; 7                             ;
; 7                                            ; 4                             ;
; 8                                            ; 9                             ;
; 9                                            ; 15                            ;
; 10                                           ; 13                            ;
; 11                                           ; 15                            ;
; 12                                           ; 9                             ;
; 13                                           ; 16                            ;
; 14                                           ; 10                            ;
; 15                                           ; 14                            ;
; 16                                           ; 18                            ;
; 17                                           ; 11                            ;
; 18                                           ; 19                            ;
; 19                                           ; 23                            ;
; 20                                           ; 12                            ;
; 21                                           ; 16                            ;
; 22                                           ; 19                            ;
; 23                                           ; 9                             ;
; 24                                           ; 11                            ;
; 25                                           ; 13                            ;
; 26                                           ; 11                            ;
; 27                                           ; 14                            ;
; 28                                           ; 9                             ;
; 29                                           ; 4                             ;
; 30                                           ; 13                            ;
; 31                                           ; 0                             ;
; 32                                           ; 7                             ;
; 33                                           ; 2                             ;
; 34                                           ; 2                             ;
; 35                                           ; 2                             ;
; 36                                           ; 1                             ;
; 37                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 15    ;
+----------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                                      ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+--------------------------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+--------------------------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                      ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                                      ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                      ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                                      ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                                      ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                      ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                      ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                                      ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                      ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                      ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                      ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                      ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                                      ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                                      ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                      ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                      ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                      ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                      ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                                      ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                                      ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                                      ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                      ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                      ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                                      ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                                      ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                                      ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                                      ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                      ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ; 4 I/O(s) were assigned a toggle rate ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ; 4 I/O(s) were assigned a toggle rate ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                                      ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 6            ; 0            ; 6            ; 0            ; 0            ; 18        ; 6            ; 0            ; 18        ; 18        ; 6            ; 8            ; 0            ; 0            ; 6            ; 6            ; 8            ; 6            ; 0            ; 0            ; 0            ; 8            ; 14           ; 0            ; 0            ; 0            ; 0            ; 18        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 12           ; 18           ; 12           ; 18           ; 18           ; 0         ; 12           ; 18           ; 0         ; 0         ; 12           ; 10           ; 18           ; 18           ; 12           ; 12           ; 10           ; 12           ; 18           ; 18           ; 18           ; 10           ; 4            ; 18           ; 18           ; 18           ; 18           ; 0         ; 18           ; 18           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; USER_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USE_LED[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USE_LED[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USE_LED[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USE_LED[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USE_LED[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USE_LED[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USE_LED[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USE_LED[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SYS_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PB[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PB[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PB[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PB[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; SYS_CLK         ; SYS_CLK              ; 241.3             ;
; I/O             ; altera_reserved_tck  ; 27.9              ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                        ; Destination Register                                                                                                                                                                                                                                                                                                                                  ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[10]                                                                                                  ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                                                                                                         ; 2.700             ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[21]                                                                                     ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                                                                                                         ; 2.676             ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_sector_addr[2]                                                                                                 ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                                                                                                         ; 2.635             ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_sector_addr[0]                                                                                                 ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                                                                                                         ; 2.616             ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[17]                                                                                                  ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                                                                                                         ; 2.595             ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[1]                                                                                                   ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                                                                                                         ; 2.591             ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[2]                                                                                                   ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                                                                                                         ; 2.591             ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[3]                                                                                                   ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                                                                                                         ; 2.591             ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[4]                                                                                                   ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                                                                                                         ; 2.591             ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_sector_addr[1]                                                                                                 ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                                                                                                         ; 2.575             ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[14]                                                                                                  ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                                                                                                         ; 2.574             ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[18]                                                                                                  ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                                                                                                         ; 2.574             ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[12]                                                                                                  ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                                                                                                         ; 2.569             ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[16]                                                                                                  ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                                                                                                         ; 2.569             ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_erase_state[0]                                                                                                     ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                                                                                                         ; 2.549             ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[15]                                                                                                  ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                                                                                                         ; 2.545             ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[5]                                                                                                   ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                                                                                                         ; 2.502             ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[7]                                                                                                   ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                                                                                                         ; 2.502             ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_IDLE                                                                                           ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 2.364             ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[9]                                                                                                   ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                                                                                                         ; 2.295             ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[19]                                                                                                  ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                                                                                                         ; 2.270             ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[8]                                                                                                   ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                                                                                                         ; 2.250             ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[11]                                                                                                  ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                                                                                                         ; 2.246             ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[13]                                                                                                  ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                                                                                                         ; 2.244             ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[6]                                                                                                   ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                                                                                                         ; 2.047             ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[20]                                                                                                  ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                                                                                                         ; 1.978             ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_erase_state[1]                                                                                                     ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                                                                                                         ; 1.961             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|ic_fill_tag[7]                                                                                                                                      ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|ic_fill_tag[9]                                                                                                                                      ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|ic_fill_tag[8]                                                                                                                                      ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|ic_fill_tag[10]                                                                                                                                     ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|d_address_tag_field[10]                                                                                                                             ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|d_address_tag_field[9]                                                                                                                              ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|ic_fill_tag[5]                                                                                                                                      ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|d_address_tag_field[5]                                                                                                                              ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|ic_fill_tag[4]                                                                                                                                      ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|d_address_tag_field[4]                                                                                                                              ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|ic_fill_tag[6]                                                                                                                                      ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|d_address_tag_field[6]                                                                                                                              ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|d_address_tag_field[2]                                                                                                                              ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|d_address_offset_field[2]                                                                                                                           ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|d_address_line_field[4]                                                                                                                             ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|d_address_line_field[5]                                                                                                                             ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|d_address_tag_field[0]                                                                                                                              ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|d_address_tag_field[7]                                                                                                                              ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|d_address_tag_field[3]                                                                                                                              ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|ic_fill_tag[3]                                                                                                                                      ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|ic_fill_tag[1]                                                                                                                                      ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter|last_channel[0]                                                                                  ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter|has_pending_responses                                                                            ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|ic_fill_tag[2]                                                                                                                                      ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[0]                                                                                              ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]                                                                                              ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|d_address_line_field[0]                                                                                                                             ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|d_address_line_field[1]                                                                                                                             ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|d_address_line_field[3]                                                                                                                             ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|ic_fill_tag[0]                                                                                                                                      ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|d_address_tag_field[1]                                                                                                                              ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|d_address_offset_field[1]                                                                                                                           ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter|last_channel[1]                                                                                         ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|d_address_line_field[2]                                                                                                                             ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter|has_pending_responses                                                                                   ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|i_read                                                                                                                                                                              ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem_used[1]                                                                                                ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|d_write                                                                                                                                                                             ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|d_read                                                                                                                                                                              ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|d_address_tag_field[8]                                                                                                                              ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset                                                                                                                ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_IDLE                                                                                         ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state.ERASE_STATE_IDLE                                                                                         ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                        ; 1.874             ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[20]                                                                                     ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                                                                                                         ; 1.865             ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[22]                                                                                     ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                                                                                                         ; 1.865             ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[0]                                                                                                   ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~ADDRESS_DFF                                                                                                                                                                                                                         ; 1.691             ;
; altera_reserved_tms                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; 1.276             ;
; altera_reserved_tdi                                                                                                                                                                                                                    ; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                     ; 1.028             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                           ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated|ram_block1a16~portb_address_reg0                                                                                       ; 0.785             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                           ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated|ram_block1a16~portb_address_reg0                                                                                       ; 0.785             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                           ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated|ram_block1a16~portb_address_reg0                                                                                       ; 0.785             ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[4] ; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                                 ; 0.752             ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[3] ; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                                 ; 0.752             ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[2] ; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                                 ; 0.752             ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[1] ; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                                 ; 0.752             ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0] ; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                                 ; 0.752             ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[5] ; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                                 ; 0.752             ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                                                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a16~portb_address_reg0                                                                                                                                                        ; 0.678             ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                                                                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a16~portb_address_reg0                                                                                                                                                        ; 0.678             ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                                                ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ram_block1a16~portb_address_reg0                                                                                                                                                        ; 0.678             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                               ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_5ic1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                              ; 0.653             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                               ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_5ic1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                              ; 0.651             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                               ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_5ic1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                              ; 0.651             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                               ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_5ic1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                              ; 0.651             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                               ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_5ic1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                              ; 0.651             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                               ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_5ic1:auto_generated|ram_block1a12~porta_datain_reg0                                                                                              ; 0.651             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                               ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_5ic1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                              ; 0.651             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                               ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_5ic1:auto_generated|ram_block1a14~porta_datain_reg0                                                                                              ; 0.651             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_bht_ptr_unfiltered[2]                                                                                                                             ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                    ; 0.639             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_bht_ptr_unfiltered[3]                                                                                                                             ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                    ; 0.639             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_bht_ptr_unfiltered[4]                                                                                                                             ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                    ; 0.639             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_bht_ptr_unfiltered[5]                                                                                                                             ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                    ; 0.639             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_bht_ptr_unfiltered[6]                                                                                                                             ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                    ; 0.639             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 10M08DAF484C8GES for design "qsys_control"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "nios2_control:u0|nios2_control_altpll_0:altpll_0|nios2_control_altpll_0_altpll_jb92:sd1|pll7" as MAX 10 PLL type File: C:/AlteraPrj/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v Line: 151
    Info (15099): Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for nios2_control:u0|nios2_control_altpll_0:altpll_0|nios2_control_altpll_0_altpll_jb92:sd1|wire_pll7_clk[0] port File: C:/AlteraPrj/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v Line: 151
    Info (15099): Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for nios2_control:u0|nios2_control_altpll_0:altpll_0|nios2_control_altpll_0_altpll_jb92:sd1|wire_pll7_clk[1] port File: C:/AlteraPrj/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v Line: 151
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08DAF484C8G is compatible
    Info (176445): Device 10M16DAF484C8G is compatible
    Info (176445): Device 10M25DAF484C8G is compatible
    Info (176445): Device 10M50DAF484C8GES is compatible
    Info (176445): Device 10M50DAF484C8G is compatible
    Info (176445): Device 10M40DAF484C8G is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 8 pins of 14 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'qsys_control.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332049): Ignored create_clock at qsys_control.sdc(44): Incorrect assignment for clock.  Source node: altera_reserved_tck already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated. File: C:/AlteraPrj/qsys_control/qsys_control.sdc Line: 44
    Info (332050): create_clock -name {nios2_control:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_se_neg_reg} -period 100.000 -waveform { 0.000 50.000 } [get_ports -nocase *] File: C:/AlteraPrj/qsys_control/qsys_control.sdc Line: 44
Warning (332049): Ignored create_clock at qsys_control.sdc(44): Incorrect assignment for clock.  Source node: SYS_CLK already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated. File: C:/AlteraPrj/qsys_control/qsys_control.sdc Line: 44
Warning (332174): Ignored filter at qsys_control.sdc(87): USER_LED[1] could not be matched with a port File: C:/AlteraPrj/qsys_control/qsys_control.sdc Line: 87
Warning (332049): Ignored set_output_delay at qsys_control.sdc(87): Argument <targets> is an empty collection File: C:/AlteraPrj/qsys_control/qsys_control.sdc Line: 87
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {SYS_CLK}]  2.000 [get_ports {USER_LED[1]}] File: C:/AlteraPrj/qsys_control/qsys_control.sdc Line: 87
Warning (332174): Ignored filter at qsys_control.sdc(88): USER_LED[2] could not be matched with a port File: C:/AlteraPrj/qsys_control/qsys_control.sdc Line: 88
Warning (332049): Ignored set_output_delay at qsys_control.sdc(88): Argument <targets> is an empty collection File: C:/AlteraPrj/qsys_control/qsys_control.sdc Line: 88
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {SYS_CLK}]  2.000 [get_ports {USER_LED[2]}] File: C:/AlteraPrj/qsys_control/qsys_control.sdc Line: 88
Warning (332174): Ignored filter at qsys_control.sdc(89): USER_LED[3] could not be matched with a port File: C:/AlteraPrj/qsys_control/qsys_control.sdc Line: 89
Warning (332049): Ignored set_output_delay at qsys_control.sdc(89): Argument <targets> is an empty collection File: C:/AlteraPrj/qsys_control/qsys_control.sdc Line: 89
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {SYS_CLK}]  2.000 [get_ports {USER_LED[3]}] File: C:/AlteraPrj/qsys_control/qsys_control.sdc Line: 89
Warning (332174): Ignored filter at qsys_control.sdc(90): USER_LED[4] could not be matched with a port File: C:/AlteraPrj/qsys_control/qsys_control.sdc Line: 90
Warning (332049): Ignored set_output_delay at qsys_control.sdc(90): Argument <targets> is an empty collection File: C:/AlteraPrj/qsys_control/qsys_control.sdc Line: 90
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {SYS_CLK}]  2.000 [get_ports {USER_LED[4]}] File: C:/AlteraPrj/qsys_control/qsys_control.sdc Line: 90
Warning (332174): Ignored filter at qsys_control.sdc(91): USER_LED[5] could not be matched with a port File: C:/AlteraPrj/qsys_control/qsys_control.sdc Line: 91
Warning (332049): Ignored set_output_delay at qsys_control.sdc(91): Argument <targets> is an empty collection File: C:/AlteraPrj/qsys_control/qsys_control.sdc Line: 91
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {SYS_CLK}]  2.000 [get_ports {USER_LED[5]}] File: C:/AlteraPrj/qsys_control/qsys_control.sdc Line: 91
Warning (332174): Ignored filter at qsys_control.sdc(92): USER_LED[6] could not be matched with a port File: C:/AlteraPrj/qsys_control/qsys_control.sdc Line: 92
Warning (332049): Ignored set_output_delay at qsys_control.sdc(92): Argument <targets> is an empty collection File: C:/AlteraPrj/qsys_control/qsys_control.sdc Line: 92
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {SYS_CLK}]  2.000 [get_ports {USER_LED[6]}] File: C:/AlteraPrj/qsys_control/qsys_control.sdc Line: 92
Warning (332174): Ignored filter at qsys_control.sdc(93): USER_LED[7] could not be matched with a port File: C:/AlteraPrj/qsys_control/qsys_control.sdc Line: 93
Warning (332049): Ignored set_output_delay at qsys_control.sdc(93): Argument <targets> is an empty collection File: C:/AlteraPrj/qsys_control/qsys_control.sdc Line: 93
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {SYS_CLK}]  2.000 [get_ports {USER_LED[7]}] File: C:/AlteraPrj/qsys_control/qsys_control.sdc Line: 93
Warning (332174): Ignored filter at qsys_control.sdc(94): USER_LED[8] could not be matched with a port File: C:/AlteraPrj/qsys_control/qsys_control.sdc Line: 94
Warning (332049): Ignored set_output_delay at qsys_control.sdc(94): Argument <targets> is an empty collection File: C:/AlteraPrj/qsys_control/qsys_control.sdc Line: 94
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {SYS_CLK}]  2.000 [get_ports {USER_LED[8]}] File: C:/AlteraPrj/qsys_control/qsys_control.sdc Line: 94
Info (332104): Reading SDC File: 'nios2_control/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios2_control/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'nios2_control/synthesis/submodules/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'nios2_control/synthesis/submodules/altera_onchip_flash.sdc'
Info (332104): Reading SDC File: 'nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.sdc'
Info (332104): Reading SDC File: 'BeMicro_MAX10_top.sdc'
Warning (332043): Overwriting existing clock: SYS_CLK
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|onchip_flash_0|altera_onchip_flash_block|ufm_block|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818
    Warning (332056): Node: u0|altpll_0|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u0|altpll_0|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From SYS_CLK (Rise) to SYS_CLK (Rise) (setup and hold)
    Critical Warning (332169): From SYS_CLK (Fall) to SYS_CLK (Rise) (setup and hold)
    Critical Warning (332169): From SYS_CLK (Rise) to SYS_CLK (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000      SYS_CLK
    Info (332111):   41.667     USER_CLK
Info (176353): Automatically promoted node nios2_control:u0|nios2_control_altpll_0:altpll_0|nios2_control_altpll_0_altpll_jb92:sd1|wire_pll7_clk[0] (placed in counter C0 of PLL_2) File: C:/AlteraPrj/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v Line: 193
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node nios2_control:u0|nios2_control_altpll_0:altpll_0|nios2_control_altpll_0_altpll_jb92:sd1|wire_pll7_clk[1] (placed in counter C1 of PLL_2) File: C:/AlteraPrj/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v Line: 193
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node SYS_CLK~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R14p, DIFFOUT_R14p, High_Speed)) File: C:/AlteraPrj/qsys_control/qsys_control_top.v Line: 33
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7  File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/pzdyqx.vhd Line: 730
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7~0 File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/pzdyqx.vhd Line: 730
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0  File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/pzdyqx.vhd Line: 829
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|osc  File: C:/AlteraPrj/qsys_control/nios2_control/synthesis/submodules/rtl/altera_onchip_flash_block.v Line: 143
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node nios2_control:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/AlteraPrj/qsys_control/nios2_control/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node nios2_control:u0|altera_reset_controller:rst_controller_002|r_sync_rst  File: C:/AlteraPrj/qsys_control/nios2_control/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_waitrequest~2 File: C:/AlteraPrj/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 176
        Info (176357): Destination node nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0
        Info (176357): Destination node nios2_control:u0|altera_reset_controller:rst_controller_002|WideOr0~0 File: C:/AlteraPrj/qsys_control/nios2_control/synthesis/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|always7~0
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 62 registers into blocks of type Block RAM
    Extra Info (176218): Packed 48 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 64 registers into blocks of type Embedded multiplier output
    Extra Info (176220): Created 48 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 0 input, 8 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  22 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  34 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  40 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "AD5681R_LDACn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AD5681R_RSTn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AD5681R_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AD5681R_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AD5681R_SYNCn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADT7420_CT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADT7420_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADT7420_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADT7420_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADXL362_CS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADXL362_INT1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADXL362_INT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADXL362_MISO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADXL362_MOSI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADXL362_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AIN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AIN[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AIN[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AIN[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AIN[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AIN[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AIN[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AIN[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P16" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P17" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P18" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P19" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P20" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P21" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P22" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P23" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P24" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P26" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P28" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P29" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P35" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P36" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P37" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P38" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P39" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P40" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P41" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P42" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P43" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P44" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P45" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P46" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P47" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P48" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P49" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P51" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P52" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P53" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P54" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P55" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P56" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P57" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P58" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P59" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P60" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EG_P9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXP_PRESENT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_01" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_02" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_03" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_04" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_05" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_06" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_07" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_08" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_09" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_A" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_B" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J3_15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J3_16" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J3_17" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J3_18" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J3_19" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J3_20" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J3_21" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J3_22" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J3_23" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J3_24" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J3_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J3_26" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J3_27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J3_28" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J3_31" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J3_32" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J3_33" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J3_34" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J3_35" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J3_36" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J3_37" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J3_38" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J3_39" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J3_40" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J4_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J4_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J4_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J4_14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J4_15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J4_16" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J4_19" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J4_20" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J4_21" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J4_22" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J4_23" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J4_24" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J4_27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J4_28" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J4_29" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J4_30" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J4_31" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J4_32" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J4_35" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J4_36" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J4_37" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J4_38" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J4_39" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_J4_40" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMOD_A[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMOD_A[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMOD_A[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMOD_A[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMOD_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMOD_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMOD_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMOD_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMOD_C[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMOD_C[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMOD_C[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMOD_C[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMOD_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMOD_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMOD_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMOD_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "RESET_EXPn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_CASn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_CSn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQMH" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQML" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_RASn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_WEn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFLASH_ASDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFLASH_CSn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFLASH_DATA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFLASH_DCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USER_LED[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USER_LED[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USER_LED[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USER_LED[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USER_LED[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USER_LED[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USER_LED[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USER_LED[8]" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:06
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:20
Info (170193): Fitter routing operations beginning
Info (170089): 3e+02 ns of routing delay (approximately 1.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 15% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X21_Y13 to location X31_Y25
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:11
Info (11888): Total time spent on timing analysis during the Fitter is 11.87 seconds.
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 10M08DAF484C8GES are preliminary
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 10M08DAF484C8GES are preliminary
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:13
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/AlteraPrj/qsys_control/output_files/qsys_control.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 251 warnings
    Info: Peak virtual memory: 5449 megabytes
    Info: Processing ended: Sun May 31 19:12:00 2020
    Info: Elapsed time: 00:01:04
    Info: Total CPU time (on all processors): 00:01:29


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/AlteraPrj/qsys_control/output_files/qsys_control.fit.smsg.


