
ubuntu-preinstalled/lnstat:     file format elf32-littlearm


Disassembly of section .init:

000009b0 <.init>:
 9b0:	push	{r3, lr}
 9b4:	bl	1344 <__assert_fail@plt+0x790>
 9b8:	pop	{r3, pc}

Disassembly of section .plt:

000009bc <calloc@plt-0x14>:
 9bc:	push	{lr}		; (str lr, [sp, #-4]!)
 9c0:	ldr	lr, [pc, #4]	; 9cc <calloc@plt-0x4>
 9c4:	add	lr, pc, lr
 9c8:	ldr	pc, [lr, #8]!
 9cc:	andeq	r2, r1, r8, asr r5

000009d0 <calloc@plt>:
 9d0:	add	ip, pc, #0, 12
 9d4:	add	ip, ip, #73728	; 0x12000
 9d8:	ldr	pc, [ip, #1368]!	; 0x558

000009dc <raise@plt>:
 9dc:	add	ip, pc, #0, 12
 9e0:	add	ip, ip, #73728	; 0x12000
 9e4:	ldr	pc, [ip, #1360]!	; 0x550

000009e8 <strcmp@plt>:
 9e8:	add	ip, pc, #0, 12
 9ec:	add	ip, ip, #73728	; 0x12000
 9f0:	ldr	pc, [ip, #1352]!	; 0x548

000009f4 <__cxa_finalize@plt>:
 9f4:	add	ip, pc, #0, 12
 9f8:	add	ip, ip, #73728	; 0x12000
 9fc:	ldr	pc, [ip, #1344]!	; 0x540

00000a00 <fflush@plt>:
 a00:	add	ip, pc, #0, 12
 a04:	add	ip, ip, #73728	; 0x12000
 a08:	ldr	pc, [ip, #1336]!	; 0x538

00000a0c <free@plt>:
 a0c:	add	ip, pc, #0, 12
 a10:	add	ip, ip, #73728	; 0x12000
 a14:	ldr	pc, [ip, #1328]!	; 0x530

00000a18 <fgets@plt>:
 a18:	add	ip, pc, #0, 12
 a1c:	add	ip, ip, #73728	; 0x12000
 a20:	ldr	pc, [ip, #1320]!	; 0x528

00000a24 <strndup@plt>:
 a24:	add	ip, pc, #0, 12
 a28:	add	ip, ip, #73728	; 0x12000
 a2c:	ldr	pc, [ip, #1312]!	; 0x520

00000a30 <sleep@plt>:
 a30:	add	ip, pc, #0, 12
 a34:	add	ip, ip, #73728	; 0x12000
 a38:	ldr	pc, [ip, #1304]!	; 0x518

00000a3c <strdup@plt>:
 a3c:	add	ip, pc, #0, 12
 a40:	add	ip, ip, #73728	; 0x12000
 a44:	ldr	pc, [ip, #1296]!	; 0x510

00000a48 <__stack_chk_fail@plt>:
 a48:	add	ip, pc, #0, 12
 a4c:	add	ip, ip, #73728	; 0x12000
 a50:	ldr	pc, [ip, #1288]!	; 0x508

00000a54 <rewind@plt>:
 a54:	add	ip, pc, #0, 12
 a58:	add	ip, ip, #73728	; 0x12000
 a5c:	ldr	pc, [ip, #1280]!	; 0x500

00000a60 <perror@plt>:
 a60:	add	ip, pc, #0, 12
 a64:	add	ip, ip, #73728	; 0x12000
 a68:	ldr	pc, [ip, #1272]!	; 0x4f8

00000a6c <fwrite@plt>:
 a6c:	add	ip, pc, #0, 12
 a70:	add	ip, ip, #73728	; 0x12000
 a74:	ldr	pc, [ip, #1264]!	; 0x4f0

00000a78 <gettimeofday@plt>:
 a78:	add	ip, pc, #0, 12
 a7c:	add	ip, ip, #73728	; 0x12000
 a80:	ldr	pc, [ip, #1256]!	; 0x4e8

00000a84 <opendir@plt>:
 a84:	add	ip, pc, #0, 12
 a88:	add	ip, ip, #73728	; 0x12000
 a8c:	ldr	pc, [ip, #1248]!	; 0x4e0

00000a90 <malloc@plt>:
 a90:	add	ip, pc, #0, 12
 a94:	add	ip, ip, #73728	; 0x12000
 a98:	ldr	pc, [ip, #1240]!	; 0x4d8

00000a9c <__libc_start_main@plt>:
 a9c:	add	ip, pc, #0, 12
 aa0:	add	ip, ip, #73728	; 0x12000
 aa4:	ldr	pc, [ip, #1232]!	; 0x4d0

00000aa8 <__vfprintf_chk@plt>:
 aa8:	add	ip, pc, #0, 12
 aac:	add	ip, ip, #73728	; 0x12000
 ab0:	ldr	pc, [ip, #1224]!	; 0x4c8

00000ab4 <__gmon_start__@plt>:
 ab4:	add	ip, pc, #0, 12
 ab8:	add	ip, ip, #73728	; 0x12000
 abc:	ldr	pc, [ip, #1216]!	; 0x4c0

00000ac0 <getopt_long@plt>:
 ac0:	add	ip, pc, #0, 12
 ac4:	add	ip, ip, #73728	; 0x12000
 ac8:	ldr	pc, [ip, #1208]!	; 0x4b8

00000acc <exit@plt>:
 acc:	add	ip, pc, #0, 12
 ad0:	add	ip, ip, #73728	; 0x12000
 ad4:	ldr	pc, [ip, #1200]!	; 0x4b0

00000ad8 <feof@plt>:
 ad8:	add	ip, pc, #0, 12
 adc:	add	ip, ip, #73728	; 0x12000
 ae0:	ldr	pc, [ip, #1192]!	; 0x4a8

00000ae4 <strtoul@plt>:
 ae4:	add	ip, pc, #0, 12
 ae8:	add	ip, ip, #73728	; 0x12000
 aec:	ldr	pc, [ip, #1184]!	; 0x4a0

00000af0 <strlen@plt>:
 af0:	add	ip, pc, #0, 12
 af4:	add	ip, ip, #73728	; 0x12000
 af8:	ldr	pc, [ip, #1176]!	; 0x498

00000afc <strchr@plt>:
 afc:	add	ip, pc, #0, 12
 b00:	add	ip, ip, #73728	; 0x12000
 b04:	ldr	pc, [ip, #1168]!	; 0x490

00000b08 <snprintf@plt>:
 b08:	add	ip, pc, #0, 12
 b0c:	add	ip, ip, #73728	; 0x12000
 b10:	ldr	pc, [ip, #1160]!	; 0x488

00000b14 <__isoc99_sscanf@plt>:
 b14:	add	ip, pc, #0, 12
 b18:	add	ip, ip, #73728	; 0x12000
 b1c:	ldr	pc, [ip, #1152]!	; 0x480

00000b20 <strncpy@plt>:
 b20:	add	ip, pc, #0, 12
 b24:	add	ip, ip, #73728	; 0x12000
 b28:	ldr	pc, [ip, #1144]!	; 0x478

00000b2c <__fprintf_chk@plt>:
 b2c:	add	ip, pc, #0, 12
 b30:	add	ip, ip, #73728	; 0x12000
 b34:	ldr	pc, [ip, #1136]!	; 0x470

00000b38 <strtok@plt>:
 b38:	add	ip, pc, #0, 12
 b3c:	add	ip, ip, #73728	; 0x12000
 b40:	ldr	pc, [ip, #1128]!	; 0x468

00000b44 <strrchr@plt>:
 b44:	add	ip, pc, #0, 12
 b48:	add	ip, ip, #73728	; 0x12000
 b4c:	ldr	pc, [ip, #1120]!	; 0x460

00000b50 <fputc@plt>:
 b50:	add	ip, pc, #0, 12
 b54:	add	ip, ip, #73728	; 0x12000
 b58:	ldr	pc, [ip, #1112]!	; 0x458

00000b5c <readdir64@plt>:
 b5c:	add	ip, pc, #0, 12
 b60:	add	ip, ip, #73728	; 0x12000
 b64:	ldr	pc, [ip, #1104]!	; 0x450

00000b68 <putc@plt>:
 b68:			; <UNDEFINED> instruction: 0xe7fd4778
 b6c:	add	ip, pc, #0, 12
 b70:	add	ip, ip, #73728	; 0x12000
 b74:	ldr	pc, [ip, #1092]!	; 0x444

00000b78 <fopen64@plt>:
 b78:	add	ip, pc, #0, 12
 b7c:	add	ip, ip, #73728	; 0x12000
 b80:	ldr	pc, [ip, #1084]!	; 0x43c

00000b84 <fputs@plt>:
 b84:	add	ip, pc, #0, 12
 b88:	add	ip, ip, #73728	; 0x12000
 b8c:	ldr	pc, [ip, #1076]!	; 0x434

00000b90 <abort@plt>:
 b90:	add	ip, pc, #0, 12
 b94:	add	ip, ip, #73728	; 0x12000
 b98:	ldr	pc, [ip, #1068]!	; 0x42c

00000b9c <closedir@plt>:
 b9c:	add	ip, pc, #0, 12
 ba0:	add	ip, ip, #73728	; 0x12000
 ba4:	ldr	pc, [ip, #1060]!	; 0x424

00000ba8 <__snprintf_chk@plt>:
 ba8:	add	ip, pc, #0, 12
 bac:	add	ip, ip, #73728	; 0x12000
 bb0:	ldr	pc, [ip, #1052]!	; 0x41c

00000bb4 <__assert_fail@plt>:
 bb4:	add	ip, pc, #0, 12
 bb8:	add	ip, ip, #73728	; 0x12000
 bbc:	ldr	pc, [ip, #1044]!	; 0x414

Disassembly of section .text:

00000bc0 <.text>:
     bc0:	svcmi	0x00f0e92d
     bc4:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
     bc8:			; <UNDEFINED> instruction: 0x212f8b04
     bcc:	pkhtbcs	pc, r0, pc, asr #17	; <UNPREDICTABLE>
     bd0:	pkhtbcc	pc, r0, pc, asr #17	; <UNPREDICTABLE>
     bd4:			; <UNDEFINED> instruction: 0xf8d8447a
     bd8:	adcslt	r4, r5, r0
     bdc:	beq	43c404 <__assert_fail@plt+0x43b850>
     be0:			; <UNDEFINED> instruction: 0x462058d3
     be4:	teqls	r3, #1769472	; 0x1b0000
     be8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     bec:	tstls	r0, #134217728	; 0x8000000
     bf0:			; <UNDEFINED> instruction: 0xf7ff9311
     bf4:			; <UNDEFINED> instruction: 0xf8dfefa8
     bf8:	ldrbtmi	r3, [fp], #-1632	; 0xfffff9a0
     bfc:	tstlt	r0, r6, lsl #6
     c00:			; <UNDEFINED> instruction: 0xf8df1c44
     c04:			; <UNDEFINED> instruction: 0x46201658
     c08:			; <UNDEFINED> instruction: 0xf7ff4479
     c0c:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
     c10:	cmphi	fp, r0, asr #32	; <UNPREDICTABLE>
     c14:			; <UNDEFINED> instruction: 0x3648f8df
     c18:	andls	r2, r5, #268435456	; 0x10000000
     c1c:	tstls	r3, #2063597568	; 0x7b000000
     c20:			; <UNDEFINED> instruction: 0x3640f8df
     c24:	andls	r2, sl, #0, 4
     c28:	bleq	bcd6c <__assert_fail@plt+0xbc1b8>
     c2c:	movwls	r4, #29819	; 0x747b
     c30:	strbvs	pc, [r0], r3, lsl #10	; <UNPREDICTABLE>
     c34:			; <UNDEFINED> instruction: 0x3630f8df
     c38:			; <UNDEFINED> instruction: 0x2630f8df
     c3c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
     c40:	bcc	43c46c <__assert_fail@plt+0x43b8b8>
     c44:			; <UNDEFINED> instruction: 0x3628f8df
     c48:	bcs	fe43c470 <__assert_fail@plt+0xfe43b8bc>
     c4c:	mcr	4, 0, r4, cr9, cr11, {3}
     c50:	vmov	r3, s17
     c54:	strcs	r3, [r0], #-2704	; 0xfffff570
     c58:	bcs	43c4c4 <__assert_fail@plt+0x43b910>
     c5c:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx1
     c60:	strls	r0, [r0], #-2576	; 0xfffff5f0
     c64:	svc	0x002cf7ff
     c68:			; <UNDEFINED> instruction: 0xf0001c43
     c6c:	ldmdacc	pc!, {r0, r1, r2, r5, r6, r7, pc}	; <UNPREDICTABLE>
     c70:	vtst.8	d2, d0, d24
     c74:	ldm	pc, {r0, r2, r5, r6, r7, r9, pc}^	; <UNPREDICTABLE>
     c78:	sbcseq	pc, lr, #16
     c7c:	rsceq	r0, r3, #805306382	; 0x3000000e
     c80:	rsceq	r0, r3, #805306382	; 0x3000000e
     c84:	rsceq	r0, r3, #805306382	; 0x3000000e
     c88:	rsceq	r0, r3, #805306382	; 0x3000000e
     c8c:	rsceq	r0, r3, #805306382	; 0x3000000e
     c90:	rsceq	r0, r3, #805306382	; 0x3000000e
     c94:	rsceq	r0, r3, #805306382	; 0x3000000e
     c98:	rsceq	r0, r3, #805306382	; 0x3000000e
     c9c:	rsceq	r0, r3, #805306382	; 0x3000000e
     ca0:	rsceq	r0, r3, #805306382	; 0x3000000e
     ca4:	rsceq	r0, r3, #805306382	; 0x3000000e
     ca8:	rsceq	r0, r3, #805306382	; 0x3000000e
     cac:	rsceq	r0, r3, #805306382	; 0x3000000e
     cb0:	rsceq	r0, r3, #805306382	; 0x3000000e
     cb4:	rsceq	r0, r3, #805306382	; 0x3000000e
     cb8:	rsceq	r0, r3, #805306382	; 0x3000000e
     cbc:	rsceq	r0, r3, #805306382	; 0x3000000e
     cc0:	subseq	r0, fp, r3, ror #5
     cc4:	rsceq	r0, r3, #60	; 0x3c
     cc8:	rsceq	r0, r3, #75	; 0x4b
     ccc:	ldrsbteq	r0, [pc], -lr
     cd0:	adceq	r0, r9, r9, lsr r0
     cd4:	rsceq	r0, r3, #805306382	; 0x3000000e
     cd8:	rsceq	r0, r3, #805306382	; 0x3000000e
     cdc:	rsceq	r0, r3, #805306382	; 0x3000000e
     ce0:	addseq	r0, sp, r3, ror #5
     ce4:	rsceq	r0, r3, #805306382	; 0x3000000e
     ce8:	rsbeq	r0, r6, r3, ror #5
     cec:	bleq	7ce30 <__assert_fail@plt+0x7c27c>
     cf0:			; <UNDEFINED> instruction: 0xf04fe7af
     cf4:	str	r0, [ip, r0, lsl #22]!
     cf8:	bge	426d18 <__assert_fail@plt+0x426164>
     cfc:	ldrbcc	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
     d00:	ldrbne	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
     d04:	ldrbtmi	r5, [r9], #-2243	; 0xfffff73d
     d08:			; <UNDEFINED> instruction: 0xf7ff6818
     d0c:	str	lr, [r0, r4, lsl #30]!
     d10:			; <UNDEFINED> instruction: 0xf8df9a06
     d14:	cfstr32ls	mvfx3, [r5, #-384]	; 0xfffffe80
     d18:	stclne	8, cr5, [ip], #-844	; 0xfffffcb4
     d1c:			; <UNDEFINED> instruction: 0xf7ff6818
     d20:	blge	d3c760 <__assert_fail@plt+0xd3bbac>
     d24:	orreq	lr, r5, #3072	; 0xc00
     d28:			; <UNDEFINED> instruction: 0xf8439405
     d2c:	ldr	r0, [r0, r4, lsl #25]
     d30:	andcs	r9, r0, #393216	; 0x60000
     d34:	ldrcc	pc, [ip, #-2271]!	; 0xfffff721
     d38:	stmiapl	r3, {r0, r4, r9, sl, lr}^
     d3c:			; <UNDEFINED> instruction: 0xf7ff6818
     d40:	ldrdls	lr, [sl], -r2
     d44:			; <UNDEFINED> instruction: 0xf8dfe785
     d48:	bls	18e200 <__assert_fail@plt+0x18d64c>
     d4c:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
     d50:	mrc	7, 3, APSR_nzcv, cr4, cr15, {7}
     d54:			; <UNDEFINED> instruction: 0xf43f2800
     d58:			; <UNDEFINED> instruction: 0xf8dfaf7c
     d5c:	ldrbtmi	r9, [r9], #1312	; 0x520
     d60:			; <UNDEFINED> instruction: 0xf7ff4649
     d64:	stmdacs	r0, {r1, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
     d68:	svcge	0x0073f43f
     d6c:			; <UNDEFINED> instruction: 0xf04f9f07
     d70:	ldrtmi	r0, [ip], -r0, lsl #20
     d74:			; <UNDEFINED> instruction: 0xf10a2200
     d78:	ldrmi	r0, [r1], -r1, lsl #20
     d7c:	mrc	7, 5, APSR_nzcv, cr2, cr15, {7}
     d80:	ldmdacs	r4, {r0, r3, r6, r9, sl, lr}
     d84:	andscs	fp, r4, r8, lsr #31
     d88:	andcs	r4, r0, r5, lsl #12
     d8c:	svcpl	0x000cf847
     d90:	mrc	7, 6, APSR_nzcv, cr2, cr15, {7}
     d94:	mvnle	r2, r0, lsl #16
     d98:	svceq	0x0001f1ba
     d9c:	svcge	0x0059f47f
     da0:	svcpl	0x000cf844
     da4:			; <UNDEFINED> instruction: 0xf43f42b4
     da8:			; <UNDEFINED> instruction: 0xf844af54
     dac:	adcsmi	r5, r4, #12, 30	; 0x30
     db0:			; <UNDEFINED> instruction: 0xe74ed1f6
     db4:	bge	466dd4 <__assert_fail@plt+0x466220>
     db8:	ldrtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
     dbc:	strbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
     dc0:	ldrbtmi	r5, [r9], #-2243	; 0xfffff73d
     dc4:			; <UNDEFINED> instruction: 0xf7ff6818
     dc8:	strb	lr, [r2, -r6, lsr #29]
     dcc:	strtcc	pc, [r4], #2271	; 0x8df
     dd0:	ldmpl	r3, {r1, r2, r9, fp, ip, pc}^
     dd4:			; <UNDEFINED> instruction: 0xf7ff6818
     dd8:	stmdacs	r0, {r1, r4, r5, r9, sl, fp, sp, lr, pc}
     ddc:	svcge	0x0039f43f
     de0:	strtne	pc, [r0], #2271	; 0x8df
     de4:			; <UNDEFINED> instruction: 0xf7ff4479
     de8:	strmi	lr, [r2], -r8, lsr #29
     dec:			; <UNDEFINED> instruction: 0xf43f2800
     df0:			; <UNDEFINED> instruction: 0xf8dfaf30
     df4:	strcs	r4, [ip, #-1172]	; 0xfffffb6c
     df8:	bvc	fe43c664 <__assert_fail@plt+0xfe43bab0>
     dfc:	and	r4, sp, ip, ror r4
     e00:			; <UNDEFINED> instruction: 0x4c03fb05
     e04:	andcs	r4, r0, r9, lsr r6
     e08:	eorvs	r3, r3, r1, lsl #6
     e0c:	andcs	pc, r4, ip, asr #17
     e10:	mrc	7, 4, APSR_nzcv, cr2, cr15, {7}
     e14:	stmdacs	r0, {r1, r9, sl, lr}
     e18:	svcge	0x001bf43f
     e1c:	blcs	1fdaeb0 <__assert_fail@plt+0x1fda2fc>
     e20:			; <UNDEFINED> instruction: 0x9c06d9ee
     e24:			; <UNDEFINED> instruction: 0xf8df2380
     e28:	tstcs	r1, r4, ror #8
     e2c:	strbtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     e30:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
     e34:			; <UNDEFINED> instruction: 0xf7ff6800
     e38:	smlsdx	sl, sl, lr, lr
     e3c:	ldrbeq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     e40:	stmdbls	r5, {r0, r1, r4, r9, fp, sp, pc}
     e44:			; <UNDEFINED> instruction: 0xf0004478
     e48:			; <UNDEFINED> instruction: 0xf10bfce1
     e4c:	blcs	4de50 <__assert_fail@plt+0x4d29c>
     e50:	beq	43c678 <__assert_fail@plt+0x43bac4>
     e54:			; <UNDEFINED> instruction: 0xf8dfd845
     e58:	cfldrsls	mvf8, [r0, #-256]	; 0xffffff00
     e5c:			; <UNDEFINED> instruction: 0xf8d844f8
     e60:	blcs	ce68 <__assert_fail@plt+0xc2b4>
     e64:			; <UNDEFINED> instruction: 0xf8dfd056
     e68:			; <UNDEFINED> instruction: 0x46a17434
     e6c:	ldrne	pc, [r0], -r1, asr #4
     e70:	ldrbtmi	r2, [pc], #-1032	; e78 <__assert_fail@plt+0x2c4>
     e74:	and	r4, sp, r2, lsl #13
     e78:			; <UNDEFINED> instruction: 0xf8d86802
     e7c:	orrspl	r3, r5, ip
     e80:			; <UNDEFINED> instruction: 0xf8c8b90b
     e84:	ldmdavs	fp!, {r2, r3, lr}
     e88:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
     e8c:	stmdaeq	ip, {r3, r8, ip, sp, lr, pc}
     e90:	ldmdble	r9!, {r0, r1, r3, r6, r8, sl, lr}^
     e94:	ldrdne	pc, [r4], -r8
     e98:			; <UNDEFINED> instruction: 0xf0004650
     e9c:			; <UNDEFINED> instruction: 0xf8c8fd9f
     ea0:	stmdacs	r0, {r3}
     ea4:	ldfmip	f5, [lr], #928	; 0x3a0
     ea8:	blmi	ffe096e0 <__assert_fail@plt+0xffe08b2c>
     eac:	ldrbtmi	r2, [ip], #-257	; 0xfffffeff
     eb0:	strmi	pc, [r9], #-2818	; 0xfffff4fe
     eb4:	ldmpl	r3, {r1, r2, r9, fp, ip, pc}^
     eb8:	ldmdavs	r8, {r1, r3, r4, r5, r6, r7, r9, fp, lr}
     ebc:	stmdavs	r3!, {r1, r3, r4, r5, r6, sl, lr}^
     ec0:	mrc	7, 1, APSR_nzcv, cr4, cr15, {7}
     ec4:			; <UNDEFINED> instruction: 0xf7ff2001
     ec8:	ldmibmi	r7!, {r1, r9, sl, fp, sp, lr, pc}^
     ecc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
     ed0:	stc	7, cr15, [sl, #1020]	; 0x3fc
     ed4:	blmi	ffd6f63c <__assert_fail@plt+0xffd6ea88>
     ed8:	andls	r2, r5, #268435456	; 0x10000000
     edc:	tstls	r3, #2063597568	; 0x7b000000
     ee0:	blmi	ffcfa960 <__assert_fail@plt+0xffcf9dac>
     ee4:	bls	1926f0 <__assert_fail@plt+0x191b3c>
     ee8:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
     eec:	stc2l	0, cr15, [r0, #-0]
     ef0:	blmi	ff613ab8 <__assert_fail@plt+0xff612f04>
     ef4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     ef8:	blls	cdaf68 <__assert_fail@plt+0xcda3b4>
     efc:			; <UNDEFINED> instruction: 0xf040405a
     f00:	andcs	r8, r1, r4, lsr #3
     f04:	ldc	0, cr11, [sp], #212	; 0xd4
     f08:	pop	{r2, r8, r9, fp, pc}
     f0c:	movwcs	r8, #4080	; 0xff0
     f10:	str	r9, [r5], r5, lsl #6
     f14:	movhi	pc, #14614528	; 0xdf0000
     f18:	pkhbtmi	r4, r6, ip, lsl #12
     f1c:	stmdbne	r4!, {r0, r6, r9, ip, sp, lr, pc}
     f20:			; <UNDEFINED> instruction: 0xf04f44f8
     f24:	vpmax.s8	d16, d1, d12
     f28:			; <UNDEFINED> instruction: 0xf04f1710
     f2c:			; <UNDEFINED> instruction: 0xf1be0c08
     f30:	eorle	r0, r6, r0, lsl #30
     f34:	orrpl	pc, r9, #58720256	; 0x3800000
     f38:	mcrcs	8, 0, r6, cr0, cr14, {0}
     f3c:	cmnhi	r8, r0	; <UNPREDICTABLE>
     f40:	movwhi	pc, #19210	; 0x4b0a	; <UNPREDICTABLE>
     f44:	bl	391fe4 <__assert_fail@plt+0x391430>
     f48:	and	r0, r6, r9, lsl #4
     f4c:			; <UNDEFINED> instruction: 0xf10242b4
     f50:			; <UNDEFINED> instruction: 0xf1030238
     f54:			; <UNDEFINED> instruction: 0xf000030c
     f58:	ldmdavs	r0, {r0, r1, r3, r5, r6, r8, pc}
     f5c:			; <UNDEFINED> instruction: 0x609a68d9
     f60:	stmdblt	r9, {r0, r2, r6, r7, r8, ip, lr}
     f64:	andgt	pc, ip, r3, asr #17
     f68:	cfldrdcs	mvd3, [lr], #-4
     f6c:	stmiami	r7, {r1, r2, r3, r5, r6, r7, r8, sl, fp, ip, lr, pc}^
     f70:	stcls	3, cr2, [r6, #-512]	; 0xfffffe00
     f74:	bmi	ff449380 <__assert_fail@plt+0xff4487cc>
     f78:	ldrbtmi	r5, [sl], #-2088	; 0xfffff7d8
     f7c:			; <UNDEFINED> instruction: 0xf7ff6800
     f80:	blmi	ff3fc6e0 <__assert_fail@plt+0xff3fbb2c>
     f84:	andsvs	r4, ip, fp, ror r4
     f88:	ldrbtmi	r4, [sp], #-3534	; 0xfffff232
     f8c:	strbvs	pc, [r1], #1285	; 0x505	; <UNPREDICTABLE>
     f90:	strbvs	pc, [r6, #1285]	; 0x505	; <UNPREDICTABLE>
     f94:	vst3.8	{d25-d27}, [pc], lr
     f98:	andcs	r6, r1, r0, lsr #2
     f9c:	ldc	7, cr15, [r8, #-1020]	; 0xfffffc04
     fa0:	bleq	13f0b8 <__assert_fail@plt+0x13e504>
     fa4:	mvnsle	r4, ip, lsr #5
     fa8:	ldrbtmi	r4, [fp], #-3015	; 0xfffff439
     fac:	svccs	0x0000681f
     fb0:	bmi	ff1b5180 <__assert_fail@plt+0xff1b45cc>
     fb4:	ldrtmi	r2, [r9], r0, lsl #14
     fb8:	ldrbtmi	r9, [sl], #-777	; 0xfffffcf7
     fbc:	bmi	ff1257f8 <__assert_fail@plt+0xff124c44>
     fc0:	movwvc	lr, #47565	; 0xb9cd
     fc4:	andls	r4, r7, #2046820352	; 0x7a000000
     fc8:			; <UNDEFINED> instruction: 0xf8cd4ac2
     fcc:	ldrbtmi	fp, [sl], #-60	; 0xffffffc4
     fd0:	bls	2657f8 <__assert_fail@plt+0x264c44>
     fd4:	mvnscc	pc, #79	; 0x4f
     fd8:			; <UNDEFINED> instruction: 0x9c0d990c
     fdc:	vtst.8	d6, d17, d7
     fe0:	ldmvs	r6, {r2, r3, fp, sp, lr}^
     fe4:			; <UNDEFINED> instruction: 0xf8d12201
     fe8:			; <UNDEFINED> instruction: 0xf8570608
     fec:			; <UNDEFINED> instruction: 0xf1061b08
     ff0:			; <UNDEFINED> instruction: 0xf8df0a02
     ff4:	strbmi	fp, [r8], #-740	; 0xfffffd1c
     ff8:	orrpl	pc, r0, r1, lsl #10
     ffc:	tstcc	r5, r0, lsl #8
    1000:	tstls	r3, r2, lsl #12
    1004:			; <UNDEFINED> instruction: 0x96014651
    1008:			; <UNDEFINED> instruction: 0xf7ff44fb
    100c:	ldrtmi	lr, [sp], -lr, asr #27
    1010:	strls	r2, [r5, -r1, lsl #8]
    1014:			; <UNDEFINED> instruction: 0xf8dfe012
    1018:	ldrmi	ip, [r0], -r4, asr #5
    101c:	mvnscc	pc, #79	; 0x4f
    1020:	ldrbtmi	r2, [ip], #513	; 0x201
    1024:			; <UNDEFINED> instruction: 0xf8cd4651
    1028:	ldrtmi	fp, [r5], #-12
    102c:	strls	r9, [r1], -r2, lsl #12
    1030:	andgt	pc, r0, sp, asr #17
    1034:	ldc	7, cr15, [r8, #1020]!	; 0x3fc
    1038:	andsle	r2, ip, sl, lsl #24
    103c:	strcc	r9, [r1], #-3845	; 0xfffff0fb
    1040:			; <UNDEFINED> instruction: 0xf7ff4638
    1044:	blne	ffafc5a4 <__assert_fail@plt+0xffafb9f0>
    1048:	blcs	13f1b0 <__assert_fail@plt+0x13e5fc>
    104c:	addmi	r4, r3, #1241513984	; 0x4a000000
    1050:	blls	1f5bdc <__assert_fail@plt+0x1f5028>
    1054:	svcls	0x00084610
    1058:	ldrbmi	r2, [r1], -r1, lsl #4
    105c:	strmi	pc, [r4], -r3, asr #17
    1060:	mvnscc	pc, #79	; 0x4f
    1064:	ldrtmi	r9, [r5], #-1283	; 0xfffffafd
    1068:	strls	r9, [r1], -r2, lsl #12
    106c:			; <UNDEFINED> instruction: 0xf7ff9700
    1070:	stccs	13, cr14, [sl], {156}	; 0x9c
    1074:	blmi	fe6b5804 <__assert_fail@plt+0xfe6b4c50>
    1078:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    107c:	ldrtmi	r9, [r1], #2571	; 0xa0b
    1080:	stmdbls	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    1084:	andls	r3, fp, #268435456	; 0x10000000
    1088:	tstcc	ip, fp, lsl r8
    108c:	addsmi	r9, sl, #1073741826	; 0x40000002
    1090:			; <UNDEFINED> instruction: 0xf8ddd39f
    1094:			; <UNDEFINED> instruction: 0x464fb03c
    1098:	ldrbtmi	r4, [lr], #-3730	; 0xfffff16e
    109c:			; <UNDEFINED> instruction: 0x3604f8d6
    10a0:	vldrle	d2, [r4, #-0]
    10a4:	andvs	pc, ip, r6, lsl #4
    10a8:	strtcs	r2, [r0], #-1281	; 0xfffffaff
    10ac:	svclt	0x00c82f00
    10b0:	stcle	3, cr2, [r6, #-0]
    10b4:	ldclpl	8, cr6, [r1], {2}
    10b8:	ldrbpl	fp, [r4], #2305	; 0x901
    10bc:	adcsmi	r3, fp, #67108864	; 0x4000000
    10c0:			; <UNDEFINED> instruction: 0xf8d6d1f8
    10c4:	strcc	r3, [r1, #-1540]	; 0xfffff9fc
    10c8:	addsmi	r3, sp, #4
    10cc:	blls	43888c <__assert_fail@plt+0x437cd8>
    10d0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    10d4:	blcs	27904 <__assert_fail@plt+0x26d50>
    10d8:	blx	fec932ec <__assert_fail@plt+0xfec92738>
    10dc:			; <UNDEFINED> instruction: 0xf102f182
    10e0:	svclt	0x00d832ff
    10e4:	andls	r2, r8, #67108864	; 0x4000000
    10e8:	tstls	r0, #216, 30	; 0x360
    10ec:	blmi	1c0361c <__assert_fail@plt+0x1c02a68>
    10f0:	andls	r4, r7, #120, 8	; 0x78000000
    10f4:	andls	r9, r9, r6, lsl #20
    10f8:	beq	43c960 <__assert_fail@plt+0x43bdac>
    10fc:			; <UNDEFINED> instruction: 0xf8cd58d3
    1100:			; <UNDEFINED> instruction: 0xf8dfb018
    1104:	movwls	r9, #20968	; 0x51e8
    1108:	ldrbtmi	r4, [r9], #2937	; 0xb79
    110c:			; <UNDEFINED> instruction: 0x469b447b
    1110:	blx	33d11a <__assert_fail@plt+0x33c566>
    1114:	blcs	67d34 <__assert_fail@plt+0x67180>
    1118:	blls	4752b0 <__assert_fail@plt+0x4746fc>
    111c:	vqrdmulh.s<illegal width 8>	d18, d0, d1
    1120:			; <UNDEFINED> instruction: 0xf64c8081
    1124:			; <UNDEFINED> instruction: 0xf6cc43cd
    1128:			; <UNDEFINED> instruction: 0xf64c43cc
    112c:			; <UNDEFINED> instruction: 0xf6c042cc
    1130:	blx	d1c6a <__assert_fail@plt+0xd10b6>
    1134:	bl	fecbdd5c <__assert_fail@plt+0xfecbd1a8>
    1138:	tstle	r6, #716	; 0x2cc
    113c:	bls	167d68 <__assert_fail@plt+0x1671b4>
    1140:			; <UNDEFINED> instruction: 0x3604f8d3
    1144:	blcs	1b1a0 <__assert_fail@plt+0x1a5ec>
    1148:	cdpls	13, 0, cr13, cr14, cr15, {0}
    114c:	strtmi	r2, [r9], -r0, lsl #8
    1150:	bleq	13f2b0 <__assert_fail@plt+0x13e6fc>
    1154:	ldc	7, cr15, [r6, #-1020]	; 0xfffffc04
    1158:	andcs	r4, sl, r9, lsr #12
    115c:			; <UNDEFINED> instruction: 0xf7ff3401
    1160:			; <UNDEFINED> instruction: 0xf8d9ecf8
    1164:	addsmi	r3, ip, #4, 12	; 0x400000
    1168:	bls	178134 <__assert_fail@plt+0x177580>
    116c:	ldrdcc	pc, [r0], -fp
    1170:	orrslt	r6, fp, r6, lsl r8
    1174:	ldrsbge	pc, [ip, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
    1178:	strcs	r4, [r0, #-1628]	; 0xfffff9a4
    117c:	ldrbtmi	r4, [sl], #1631	; 0x65f
    1180:	smlatbcs	r1, r0, r8, r6
    1184:	ldrbmi	r6, [r2], -r3, ror #17
    1188:	strcc	r4, [ip], #-1037	; 0xfffffbf3
    118c:	andls	r6, r0, r0, asr #22
    1190:			; <UNDEFINED> instruction: 0xf7ff4630
    1194:	ldmdavs	fp!, {r2, r3, r6, r7, sl, fp, sp, lr, pc}
    1198:	mvnsle	r4, #-805306359	; 0xd0000009
    119c:	andcs	r4, sl, r1, lsr r6
    11a0:	ldcl	7, cr15, [r6], {255}	; 0xff
    11a4:	ldmdavs	r8, {r0, r2, r8, r9, fp, ip, pc}
    11a8:	stc	7, cr15, [sl], #-1020	; 0xfffffc04
    11ac:	andcc	lr, r7, #3620864	; 0x374000
    11b0:	svclt	0x00884542
    11b4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    11b8:	ldmdals	r0, {r0, r1, r4, r8, ip, sp, pc}
    11bc:	ldc	7, cr15, [r8], #-1020	; 0xfffffc04
    11c0:			; <UNDEFINED> instruction: 0xf1089b07
    11c4:	bls	2831d0 <__assert_fail@plt+0x28261c>
    11c8:	svclt	0x00884542
    11cc:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    11d0:			; <UNDEFINED> instruction: 0xf43f2b00
    11d4:	cdp	14, 1, cr10, cr8, cr13, {4}
    11d8:			; <UNDEFINED> instruction: 0xf0000a10
    11dc:	blls	1bfc80 <__assert_fail@plt+0x1bf0cc>
    11e0:	orrsle	r2, sl, r1, lsl #22
    11e4:	mcrrmi	11, 0, r9, r4, cr5
    11e8:	ldrbtmi	r6, [ip], #-2072	; 0xfffff7e8
    11ec:	ldc2l	0, cr15, [lr]
    11f0:			; <UNDEFINED> instruction: 0xf0009012
    11f4:	stmdavs	r3!, {r0, r2, r7, r8, sl, fp, ip, sp, lr, pc}
    11f8:	strcs	fp, [r0, #-363]	; 0xfffffe95
    11fc:	stmiavs	r3!, {r1, r2, r5, r9, sl, lr}
    1200:	ldmdals	r2, {r0, r8, sl, ip, sp}
    1204:			; <UNDEFINED> instruction: 0xf103340c
    1208:	blvs	1681630 <__assert_fail@plt+0x1680a7c>
    120c:	cdp2	0, 4, cr15, cr10, cr0, {0}
    1210:	adcmi	r6, fp, #3342336	; 0x330000
    1214:	ldmdals	r2, {r0, r1, r4, r5, r6, r7, fp, ip, lr, pc}
    1218:	ldc2l	0, cr15, [r4, #-0]
    121c:			; <UNDEFINED> instruction: 0xf000a812
    1220:			; <UNDEFINED> instruction: 0xe7bffcf1
    1224:	svceq	0x0000f1b8
    1228:	blcs	70e50 <__assert_fail@plt+0x7029c>
    122c:			; <UNDEFINED> instruction: 0xe785d19d
    1230:	ldrd	pc, [r0], -lr
    1234:			; <UNDEFINED> instruction: 0xf8d8e67b
    1238:	mrscs	r0, (UNDEF: 0)
    123c:			; <UNDEFINED> instruction: 0xf8e6f000
    1240:	ldrdeq	pc, [r0], -r8
    1244:			; <UNDEFINED> instruction: 0xf0002101
    1248:			; <UNDEFINED> instruction: 0xf7fff8e1
    124c:	svclt	0x0000ebfe
    1250:	andeq	r2, r1, ip, asr #6
    1254:	strheq	r0, [r0], -ip
    1258:	andeq	r2, r1, r6, lsr #6
    125c:	andeq	r1, r0, r0, lsr #18
    1260:	andeq	r1, r0, r4, lsl r9
    1264:	andeq	r2, r1, ip, lsl #9
    1268:	andeq	r1, r0, ip, asr #18
    126c:	andeq	r2, r1, r6, asr #7
    1270:	andeq	r1, r0, ip, lsl #18
    1274:	ldrdeq	r0, [r0], -r8
    1278:	andeq	r1, r0, lr, asr #16
    127c:	strdeq	r1, [r0], -sl
    1280:	muleq	r0, r2, r7
    1284:	andeq	r1, r0, r4, ror r7
    1288:			; <UNDEFINED> instruction: 0x000122bc
    128c:	andeq	r0, r0, r0, asr #1
    1290:	andeq	r1, r0, sl, lsr #14
    1294:	andeq	r1, r0, r8, asr r7
    1298:	andeq	r2, r1, ip, asr r2
    129c:	andeq	r2, r1, r6, asr #4
    12a0:	andeq	r2, r1, sl, lsl #4
    12a4:	andeq	r1, r0, ip, lsr #14
    12a8:	andeq	r1, r0, lr, ror #12
    12ac:	andeq	r1, r0, r8, ror #12
    12b0:	andeq	r0, r0, ip, asr #1
    12b4:	andeq	r2, r1, ip, lsr #32
    12b8:	muleq	r1, r8, r1
    12bc:	andeq	r1, r0, r2, lsr r6
    12c0:	andeq	r2, r1, r4, lsr r1
    12c4:	andeq	r2, r1, lr, lsr #2
    12c8:	andeq	r2, r1, lr, lsl #2
    12cc:	andeq	r1, r0, r2, asr #12
    12d0:	strdeq	r2, [r1], -r4
    12d4:	andeq	r1, r0, lr, lsr #12
    12d8:	andeq	r1, r0, ip, ror r5
    12dc:	ldrdeq	r1, [r0], -sl
    12e0:	andeq	r2, r1, r8, lsr r0
    12e4:	andeq	r2, r1, lr, lsl r0
    12e8:	andeq	r1, r1, r8, asr #31
    12ec:	andeq	r1, r1, lr, lsr #31
    12f0:	andeq	r1, r1, ip, lsr #31
    12f4:	andeq	r1, r0, r6, lsl #9
    12f8:	andeq	r1, r1, lr, asr #29
    12fc:	bleq	3d440 <__assert_fail@plt+0x3c88c>
    1300:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1304:	strbtmi	fp, [sl], -r2, lsl #24
    1308:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    130c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1310:	ldrmi	sl, [sl], #776	; 0x308
    1314:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1318:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    131c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1320:			; <UNDEFINED> instruction: 0xf85a4b06
    1324:	stmdami	r6, {r0, r1, ip, sp}
    1328:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    132c:	bl	fedbf330 <__assert_fail@plt+0xfedbe77c>
    1330:	stc	7, cr15, [lr], #-1020	; 0xfffffc04
    1334:	strdeq	r1, [r1], -r0
    1338:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    133c:	andeq	r0, r0, r8, asr #1
    1340:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1344:	ldr	r3, [pc, #20]	; 1360 <__assert_fail@plt+0x7ac>
    1348:	ldr	r2, [pc, #20]	; 1364 <__assert_fail@plt+0x7b0>
    134c:	add	r3, pc, r3
    1350:	ldr	r2, [r3, r2]
    1354:	cmp	r2, #0
    1358:	bxeq	lr
    135c:	b	ab4 <__gmon_start__@plt>
    1360:	ldrdeq	r1, [r1], -r0
    1364:	andeq	r0, r0, r4, asr #1
    1368:	blmi	1d3388 <__assert_fail@plt+0x1d27d4>
    136c:	bmi	1d2554 <__assert_fail@plt+0x1d19a0>
    1370:	addmi	r4, r3, #2063597568	; 0x7b000000
    1374:	andle	r4, r3, sl, ror r4
    1378:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    137c:	ldrmi	fp, [r8, -r3, lsl #2]
    1380:	svclt	0x00004770
    1384:	andeq	r1, r1, r8, asr #26
    1388:	andeq	r1, r1, r4, asr #26
    138c:	andeq	r1, r1, ip, lsr #23
    1390:	strheq	r0, [r0], -r8
    1394:	stmdbmi	r9, {r3, fp, lr}
    1398:	bmi	252580 <__assert_fail@plt+0x2519cc>
    139c:	bne	252588 <__assert_fail@plt+0x2519d4>
    13a0:	svceq	0x00cb447a
    13a4:			; <UNDEFINED> instruction: 0x01a1eb03
    13a8:	andle	r1, r3, r9, asr #32
    13ac:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    13b0:	ldrmi	fp, [r8, -r3, lsl #2]
    13b4:	svclt	0x00004770
    13b8:	andeq	r1, r1, ip, lsl sp
    13bc:	andeq	r1, r1, r8, lsl sp
    13c0:	andeq	r1, r1, r0, lsl #23
    13c4:	ldrdeq	r0, [r0], -r4
    13c8:	blmi	2ae7f0 <__assert_fail@plt+0x2adc3c>
    13cc:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    13d0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    13d4:	blmi	26f988 <__assert_fail@plt+0x26edd4>
    13d8:	ldrdlt	r5, [r3, -r3]!
    13dc:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    13e0:			; <UNDEFINED> instruction: 0xf7ff6818
    13e4:			; <UNDEFINED> instruction: 0xf7ffeb08
    13e8:	blmi	1c12ec <__assert_fail@plt+0x1c0738>
    13ec:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    13f0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    13f4:	andeq	r1, r1, r6, ror #25
    13f8:	andeq	r1, r1, r0, asr fp
    13fc:	strheq	r0, [r0], -r4
    1400:	andeq	r1, r1, r2, lsr #24
    1404:	andeq	r1, r1, r6, asr #25
    1408:	svclt	0x0000e7c4
    140c:	strmi	r4, [r3], -sl, lsl #20
    1410:	strmi	r4, [ip], -sl, lsl #28
    1414:	cfstrsmi	mvf4, [sl, #-488]	; 0xfffffe18
    1418:	ldrmi	fp, [r0], -r0, lsl #10
    141c:	addlt	r5, r3, r0, lsl #19
    1420:	ldrbtmi	r4, [sp], #-2568	; 0xfffff5f8
    1424:	strls	r2, [r0, #-257]	; 0xfffffeff
    1428:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    142c:	bl	1fbf430 <__assert_fail@plt+0x1fbe87c>
    1430:			; <UNDEFINED> instruction: 0xf7ff4620
    1434:	svclt	0x0000eb4c
    1438:	andeq	r1, r1, ip, lsl #22
    143c:	andeq	r0, r0, r0, asr #1
    1440:	strdeq	r1, [r0], -sl
    1444:	andeq	r0, r0, r8, asr lr
    1448:	push	{r1, r6, r9, fp, lr}
    144c:			; <UNDEFINED> instruction: 0xf5004ff0
    1450:	blmi	1056e7c <__assert_fail@plt+0x10562c8>
    1454:	sxtab16mi	r4, r2, sl, ror #8
    1458:	vshrn.i64	d6, q8, #19
    145c:			; <UNDEFINED> instruction: 0x460d4d14
    1460:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    1464:	strcc	pc, [ip], #-2253	; 0xfffff733
    1468:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    146c:	vand	<illegal reg q5.5>, <illegal reg q0.5>, q0
    1470:	movwcs	r4, #596	; 0x254
    1474:	bl	292cec <__assert_fail@plt+0x292138>
    1478:	movwcc	r0, #4738	; 0x1282
    147c:	blmi	e3f58c <__assert_fail@plt+0xe3e9d8>
    1480:	mvnsle	r4, r3, lsl #5
    1484:	ldrne	pc, [ip], #-577	; 0xfffffdbf
    1488:	andeq	pc, r4, sl, asr r8	; <UNPREDICTABLE>
    148c:	b	ff8bf490 <__assert_fail@plt+0xff8be8dc>
    1490:	tstne	r8, #268435460	; 0x10000004	; <UNPREDICTABLE>
    1494:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1498:	suble	r2, r0, r0, lsl #22
    149c:	blmi	153dcb8 <__assert_fail@plt+0x153d104>
    14a0:	ldrbmi	pc, [r2, #-517]	; 0xfffffdfb	; <UNPREDICTABLE>
    14a4:	stmpl	r8, {r1, r3, r8, sl, ip, sp, lr, pc}
    14a8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    14ac:	streq	lr, [r5, sl, lsl #22]
    14b0:	ldmdaeq	ip, {r3, r8, ip, sp, lr, pc}
    14b4:	orreq	lr, fp, #10240	; 0x2800
    14b8:			; <UNDEFINED> instruction: 0xf8d89301
    14bc:			; <UNDEFINED> instruction: 0xf7ff0000
    14c0:	strmi	lr, [r4], -ip, lsl #22
    14c4:	teqle	r5, r0, lsl #16
    14c8:			; <UNDEFINED> instruction: 0xf8d8ad03
    14cc:	vhadd.s8	d18, d0, d0
    14d0:			; <UNDEFINED> instruction: 0x462831ff
    14d4:	b	fe83f4d8 <__assert_fail@plt+0xfe83e924>
    14d8:			; <UNDEFINED> instruction: 0xf50ab360
    14dc:	strtmi	r5, [r1], -r8, lsl #1
    14e0:	strls	r3, [r2, #-8]
    14e4:	b	ff23f4e8 <__assert_fail@plt+0xff23e934>
    14e8:			; <UNDEFINED> instruction: 0xf10d6832
    14ec:			; <UNDEFINED> instruction: 0xf1090b08
    14f0:	bcs	38fc <__assert_fail@plt+0x2d48>
    14f4:	stcls	0, cr13, [r1, #-900]	; 0xfffffc7c
    14f8:	adcsvs	lr, r8, r5
    14fc:	strcc	r6, [r1], #-2098	; 0xfffff7ce
    1500:	adcmi	r3, r2, #56, 10	; 0xe000000
    1504:			; <UNDEFINED> instruction: 0xf8dbd9d9
    1508:	andscs	r0, r0, #0
    150c:			; <UNDEFINED> instruction: 0xf7ff4659
    1510:			; <UNDEFINED> instruction: 0x2c00eaea
    1514:	stmdavs	sl!, {r0, r4, r5, r6, r7, ip, lr, pc}
    1518:	eorvs	r4, r8, r0, lsl r4
    151c:			; <UNDEFINED> instruction: 0xf85ae7ee
    1520:	stmdage	r3, {r2, sp}
    1524:	mvnscc	pc, r0, asr #4
    1528:	b	1dbf52c <__assert_fail@plt+0x1dbe978>
    152c:			; <UNDEFINED> instruction: 0xd1b52800
    1530:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    1534:	blmi	213d60 <__assert_fail@plt+0x2131ac>
    1538:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    153c:			; <UNDEFINED> instruction: 0xf8dd681a
    1540:	subsmi	r3, sl, ip, lsl #8
    1544:	strbmi	sp, [r8], -r4, lsl #2
    1548:	lfmmi	f7, 1, [r4, #-52]	; 0xffffffcc
    154c:	svchi	0x00f0e8bd
    1550:	b	1ebf554 <__assert_fail@plt+0x1ebe9a0>
    1554:	andeq	r1, r1, ip, asr #21
    1558:	strheq	r0, [r0], -ip
    155c:	andeq	r1, r1, r8, ror #19
    1560:			; <UNDEFINED> instruction: 0x4607b5f8
    1564:			; <UNDEFINED> instruction: 0x46084e10
    1568:	strpl	pc, [r9], #1287	; 0x507
    156c:	ldrbtmi	r2, [lr], #-1280	; 0xfffffb00
    1570:	ldrtmi	r3, [r1], -ip, lsl #8
    1574:	b	ff83f578 <__assert_fail@plt+0xff83e9c4>
    1578:	and	r4, r1, r1, lsl #12
    157c:	andsle	r2, r1, r0, lsr #26
    1580:	strtmi	r2, [r0], -r0, lsr #4
    1584:	stcvc	8, cr15, [r8], {68}	; 0x44
    1588:			; <UNDEFINED> instruction: 0xf7ff3501
    158c:	ldrtmi	lr, [r1], -sl, asr #21
    1590:	ldrtcc	r2, [r8], #-0
    1594:	b	ff43f598 <__assert_fail@plt+0xff43e9e4>
    1598:	stmdacs	r0, {r0, r9, sl, lr}
    159c:			; <UNDEFINED> instruction: 0xf507d1ee
    15a0:	eorsvs	r5, sp, r9, lsl #15
    15a4:	ldcllt	0, cr2, [r8]
    15a8:	strdeq	r1, [r0], -sl
    15ac:	blmi	613e10 <__assert_fail@plt+0x61325c>
    15b0:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    15b4:	cfstr32vs	mvfx15, [r1, #692]	; 0x2b4
    15b8:	vtst.8	<illegal reg q10.5>, <illegal reg q8.5>, <illegal reg q1.5>
    15bc:	mcrge	5, 0, r1, cr1, cr12, {0}
    15c0:	stmdbpl	r0, {r2, r9, sl, lr}^
    15c4:			; <UNDEFINED> instruction: 0xf8cd681b
    15c8:			; <UNDEFINED> instruction: 0xf04f3404
    15cc:			; <UNDEFINED> instruction: 0xf7ff0300
    15d0:	stmdbpl	r2!, {r1, r6, r9, fp, sp, lr, pc}^
    15d4:	vmin.s8	d20, d0, d16
    15d8:			; <UNDEFINED> instruction: 0xf7ff31ff
    15dc:	cmnlt	r8, lr, lsl sl
    15e0:			; <UNDEFINED> instruction: 0x46204631
    15e4:			; <UNDEFINED> instruction: 0xffbcf7ff
    15e8:	blmi	253e18 <__assert_fail@plt+0x253264>
    15ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    15f0:			; <UNDEFINED> instruction: 0xf8dd681a
    15f4:	subsmi	r3, sl, r4, lsl #8
    15f8:			; <UNDEFINED> instruction: 0xf50dd105
    15fc:	ldcllt	13, cr6, [r0, #-516]!	; 0xfffffdfc
    1600:	rscscc	pc, pc, pc, asr #32
    1604:			; <UNDEFINED> instruction: 0xf7ffe7f0
    1608:	svclt	0x0000ea20
    160c:	andeq	r1, r1, r0, ror r9
    1610:	strheq	r0, [r0], -ip
    1614:	andeq	r1, r1, r4, lsr r9
    1618:			; <UNDEFINED> instruction: 0xf5adb510
    161c:	blge	5cc28 <__assert_fail@plt+0x5c074>
    1620:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    1624:	ldmdbmi	r4, {r2, r9, sl, lr}
    1628:	blmi	512e90 <__assert_fail@plt+0x5122dc>
    162c:	ldrbtmi	r4, [r9], #-1276	; 0xfffffb04
    1630:	rscscc	pc, pc, #64, 4
    1634:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    1638:			; <UNDEFINED> instruction: 0xf8cd681b
    163c:			; <UNDEFINED> instruction: 0xf04f3404
    1640:			; <UNDEFINED> instruction: 0xf7ff0300
    1644:	andcs	lr, r0, #450560	; 0x6e000
    1648:	strtmi	r4, [r0], -r3, lsl #12
    164c:			; <UNDEFINED> instruction: 0xf8834619
    1650:			; <UNDEFINED> instruction: 0xf7ff23ff
    1654:	bmi	2c1470 <__assert_fail@plt+0x2c08bc>
    1658:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    165c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1660:	strcc	pc, [r4], #-2269	; 0xfffff723
    1664:	qaddle	r4, sl, r2
    1668:	cfstr32vs	mvfx15, [r1, #52]	; 0x34
    166c:			; <UNDEFINED> instruction: 0xf7ffbd10
    1670:	svclt	0x0000e9ec
    1674:	strdeq	r1, [r1], -r4
    1678:	andeq	r1, r0, lr, lsr r0
    167c:	strheq	r0, [r0], -ip
    1680:	andeq	r1, r1, r6, asr #17
    1684:			; <UNDEFINED> instruction: 0x4606b5f0
    1688:	strmi	fp, [sp], -r5, lsl #1
    168c:			; <UNDEFINED> instruction: 0xf6412001
    1690:			; <UNDEFINED> instruction: 0xf7ff0124
    1694:	blmi	7fbd14 <__assert_fail@plt+0x7fb160>
    1698:			; <UNDEFINED> instruction: 0x4604447b
    169c:	bmi	7ae484 <__assert_fail@plt+0x7ad8d0>
    16a0:	addpl	pc, r0, r0, lsl #10
    16a4:	vst1.8	{d20-d22}, [pc :128], fp
    16a8:	ldrbtmi	r7, [sl], #-384	; 0xfffffe80
    16ac:			; <UNDEFINED> instruction: 0xf7ff3005
    16b0:	vstmdbne	r7!, {s28-s71}
    16b4:	vpmin.s8	d20, d1, d9
    16b8:	ldrmi	r0, [r9], -r1, lsl #6
    16bc:	strvs	lr, [r1, #-2509]	; 0xfffff633
    16c0:			; <UNDEFINED> instruction: 0x4638447a
    16c4:	andcs	r9, r1, #0, 4
    16c8:	b	1bbf6cc <__assert_fail@plt+0x1bbeb18>
    16cc:	vmul.i8	d20, d1, d4
    16d0:	andcs	r1, r1, #16, 6	; 0x40000000
    16d4:	rscpl	r4, r2, r9, ror r4
    16d8:			; <UNDEFINED> instruction: 0xf7ff4638
    16dc:	vpmax.s8	q15, <illegal reg q0.5>, q7
    16e0:			; <UNDEFINED> instruction: 0x4605131c
    16e4:	tstlt	r0, r0, ror #1
    16e8:	andlt	r4, r5, r0, lsr #12
    16ec:			; <UNDEFINED> instruction: 0x4638bdf0
    16f0:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    16f4:			; <UNDEFINED> instruction: 0xf7ff4620
    16f8:	strtmi	lr, [ip], -sl, lsl #19
    16fc:	stcmi	7, cr14, [r9, #-976]	; 0xfffffc30
    1700:	stmdami	r9, {r1, r2, r3, r9, sp}
    1704:	ldmdbpl	fp, {r0, r8, sp}^
    1708:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    170c:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1710:	svclt	0x0000e7ea
    1714:	andeq	r1, r1, r8, lsl #17
    1718:	muleq	r0, r6, r0
    171c:	andeq	r1, r0, r4, lsl #1
    1720:	andeq	r1, r0, r8, ror r0
    1724:	andeq	r0, r0, r0, asr #1
    1728:	andeq	r1, r0, r8, lsr #32
    172c:	tstcs	r0, r4, lsr sl
    1730:	ldrbtmi	r4, [sl], #-2868	; 0xfffff4cc
    1734:	ldrbmi	lr, [r0, sp, lsr #18]!
    1738:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    173c:	stmdage	r1, {r0, r7, r9, sl, lr}
    1740:	movwls	r6, #14363	; 0x381b
    1744:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1748:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    174c:	svceq	0x0000f1b9
    1750:	vqadd.s8	d29, d1, d19
    1754:	vadd.i8	d17, d1, d8
    1758:	and	r1, r5, r0, lsl r7
    175c:			; <UNDEFINED> instruction: 0xf8d9d040
    1760:			; <UNDEFINED> instruction: 0xf1b99000
    1764:	eorle	r0, r8, r0, lsl #30
    1768:	andcc	pc, r8, r9, asr r8	; <UNPREDICTABLE>
    176c:	streq	lr, [r7], -r9, lsl #22
    1770:	andne	pc, r7, r9, asr r8	; <UNPREDICTABLE>
    1774:	strmi	r9, [fp], #-2561	; 0xfffff5ff
    1778:	sfmle	f4, 2, [pc, #616]!	; 19e8 <__assert_fail@plt+0xe34>
    177c:	strbmi	r2, [r8], -r1, lsl #2
    1780:	mcr2	7, 3, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    1784:	orrpl	pc, r9, #37748736	; 0x2400000
    1788:			; <UNDEFINED> instruction: 0xf8d32500
    178c:	ldrmi	sl, [ip], -r0
    1790:			; <UNDEFINED> instruction: 0xf1ba3404
    1794:	andle	r0, r7, r0, lsl #30
    1798:	blvs	82ff14 <__assert_fail@plt+0x82f360>
    179c:	cmnvs	r0, #4194304	; 0x400000
    17a0:			; <UNDEFINED> instruction: 0xf1044555
    17a4:	mvnsle	r0, r8, lsr r4
    17a8:	tstcs	r0, r8, asr #12
    17ac:	mcr2	7, 2, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    17b0:	ldrdls	pc, [r0], -r9
    17b4:	svceq	0x0000f1b9
    17b8:	bmi	4f5f18 <__assert_fail@plt+0x4f5364>
    17bc:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    17c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    17c4:	subsmi	r9, sl, r3, lsl #22
    17c8:	andcs	sp, r0, r7, lsl r1
    17cc:	pop	{r2, ip, sp, pc}
    17d0:	ldmib	r4, {r4, r5, r6, r7, r8, r9, sl, pc}^
    17d4:	ldmdavs	r1!, {r0, r1, r3, r9}
    17d8:			; <UNDEFINED> instruction: 0xf0001a10
    17dc:	ldrb	pc, [sp, r9, ror #23]	; <UNPREDICTABLE>
    17e0:	andsne	pc, r4, #268435460	; 0x10000004
    17e4:	movwne	pc, #49729	; 0xc241	; <UNPREDICTABLE>
    17e8:	andne	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    17ec:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    17f0:	strmi	r9, [fp], #-2562	; 0xfffff5fe
    17f4:	lfmle	f4, 4, [r2, #616]!	; 0x268
    17f8:			; <UNDEFINED> instruction: 0xf7ffe7c0
    17fc:	svclt	0x0000e926
    1800:	andeq	r1, r1, lr, ror #15
    1804:	strheq	r0, [r0], -ip
    1808:	andeq	r1, r1, r2, ror #14
    180c:	ldrbmi	lr, [r0, sp, lsr #18]!
    1810:	cdpmi	6, 4, cr4, cr14, cr12, {0}
    1814:	ldrmi	fp, [r0], r2, lsl #1
    1818:	ldrbtmi	r4, [lr], #-1543	; 0xfffff9f9
    181c:	suble	r2, r9, r0, lsl #16
    1820:			; <UNDEFINED> instruction: 0xf7ff4638
    1824:			; <UNDEFINED> instruction: 0x4605e930
    1828:	suble	r2, fp, r0, lsl #16
    182c:	strtmi	r2, [r8], -r0, lsl #12
    1830:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1834:	stfvcd	f3, [r3], {184}	; 0xb8
    1838:	mvnsle	r2, r8, lsl #22
    183c:			; <UNDEFINED> instruction: 0xf1002c00
    1840:	tstle	r7, r3, lsl r1
    1844:			; <UNDEFINED> instruction: 0xf7ff4638
    1848:	pkhbtmi	pc, r1, sp, lsl #30	; <UNPREDICTABLE>
    184c:			; <UNDEFINED> instruction: 0xf7ffb350
    1850:	stmdacs	r0, {r0, r2, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    1854:			; <UNDEFINED> instruction: 0xf8c9db26
    1858:	strtmi	r6, [r8], -r0
    185c:			; <UNDEFINED> instruction: 0xf7ff464e
    1860:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
    1864:	strtmi	sp, [r8], -r7, ror #3
    1868:	ldmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    186c:	andlt	r4, r2, r0, lsr r6
    1870:			; <UNDEFINED> instruction: 0x87f0e8bd
    1874:			; <UNDEFINED> instruction: 0xf1a8dddb
    1878:			; <UNDEFINED> instruction: 0xf04f0a04
    187c:	and	r0, r1, r0, lsl #18
    1880:	sbcsle	r4, r4, ip, asr #10
    1884:	svceq	0x0004f85a
    1888:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    188c:			; <UNDEFINED> instruction: 0xf7ff9101
    1890:	stmdbls	r1, {r2, r3, r5, r7, fp, sp, lr, pc}
    1894:	mvnsle	r2, r0, lsl #16
    1898:			; <UNDEFINED> instruction: 0xf7ff4638
    189c:			; <UNDEFINED> instruction: 0x4681fef3
    18a0:	bicsle	r2, r4, r0, lsl #16
    18a4:	strcs	r4, [r0], -r8, lsr #12
    18a8:	ldmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    18ac:	andlt	r4, r2, r0, lsr r6
    18b0:			; <UNDEFINED> instruction: 0x87f0e8bd
    18b4:	ldrbtmi	r4, [pc], #-3878	; 18bc <__assert_fail@plt+0xd08>
    18b8:			; <UNDEFINED> instruction: 0xf7ff4638
    18bc:	strmi	lr, [r5], -r4, ror #17
    18c0:			; <UNDEFINED> instruction: 0xd1b32800
    18c4:	eorcs	r4, r9, #35840	; 0x8c00
    18c8:	tstcs	r1, r3, lsr #16
    18cc:	ldrbtmi	r5, [r8], #-2295	; 0xfffff709
    18d0:			; <UNDEFINED> instruction: 0xf7ff683b
    18d4:	stccs	8, cr14, [r1], {204}	; 0xcc
    18d8:	orrlt	sp, ip, ip, lsl #24
    18dc:	ldrbtmi	r4, [lr], #-3615	; 0xfffff1e1
    18e0:			; <UNDEFINED> instruction: 0xf8d8e005
    18e4:	strcs	r0, [r1, #-0]
    18e8:	ldmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    18ec:	adcmi	fp, ip, #64, 2
    18f0:	ldclle	6, cr4, [r6], #196	; 0xc4
    18f4:	andcs	r6, sl, r9, lsr r8
    18f8:	stmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    18fc:	ldr	r2, [r5, r0, lsl #12]!
    1900:	eorcs	r4, r6, #1507328	; 0x170000
    1904:	tstcs	r1, fp, lsr r8
    1908:			; <UNDEFINED> instruction: 0xf7ff4478
    190c:	ldmdbmi	r5, {r4, r5, r7, fp, sp, lr, pc}
    1910:	ldrbtmi	r4, [r9], #-2069	; 0xfffff7eb
    1914:			; <UNDEFINED> instruction: 0xf7ff4478
    1918:			; <UNDEFINED> instruction: 0x4606feb5
    191c:	ldmdbmi	r3, {r5, r7, r8, ip, sp, pc}
    1920:	tstne	r8, #268435460	; 0x10000004	; <UNPREDICTABLE>
    1924:	addpl	pc, r0, r0, lsl #10
    1928:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    192c:	strdcc	r5, [r5], -r2
    1930:	addvc	pc, r0, #1325400064	; 0x4f000000
    1934:	ldm	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1938:			; <UNDEFINED> instruction: 0xf7ff4630
    193c:	stmdacs	r0, {r0, r2, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    1940:	movwcs	sp, #2818	; 0xb02
    1944:			; <UNDEFINED> instruction: 0xe7916033
    1948:	str	r2, [pc, r0, lsl #12]
    194c:	andeq	r1, r1, r6, lsl #14
    1950:	andeq	r0, r0, r6, ror #25
    1954:	andeq	r0, r0, r0, asr #1
    1958:	andeq	r0, r0, r2, lsl #29
    195c:	andeq	r0, r0, r2, asr ip
    1960:	andeq	r0, r0, r4, ror lr
    1964:	muleq	r0, r2, lr
    1968:	andeq	r0, r0, r0, lsr #29
    196c:	andeq	r0, r0, r6, lsl #24
    1970:	push	{r0, r3, r5, r6, r8, r9, ip, sp, pc}
    1974:	strdlt	r4, [r2], r0
    1978:	ldrsbge	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    197c:			; <UNDEFINED> instruction: 0xf8df4607
    1980:	pkhtbmi	r8, r9, r8, asr #32
    1984:	ldrbtmi	r4, [r8], #1274	; 0x4fa
    1988:	strpl	pc, [r9], r9, lsl #10
    198c:	movweq	pc, #16649	; 0x4109	; <UNPREDICTABLE>
    1990:	tstcs	r1, r2, asr r6
    1994:			; <UNDEFINED> instruction: 0xf7ff4638
    1998:	ldmdavs	r3!, {r1, r3, r6, r7, fp, sp, lr, pc}
    199c:			; <UNDEFINED> instruction: 0x4635b173
    19a0:	strcs	r3, [r0], #-1292	; 0xfffffaf4
    19a4:	strls	r3, [r0, #-1025]	; 0xfffffbff
    19a8:	tstcs	r1, r2, asr #12
    19ac:	ldrtmi	r4, [r8], -r3, lsr #12
    19b0:	ldm	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    19b4:	ldrcc	r6, [r8, #-2099]!	; 0xfffff7cd
    19b8:	ldmle	r3!, {r0, r1, r5, r7, r9, lr}^
    19bc:	ldrdls	pc, [r0], -r9
    19c0:	svceq	0x0000f1b9
    19c4:	andcs	sp, r0, r0, ror #3
    19c8:	pop	{r1, ip, sp, pc}
    19cc:	strdcs	r8, [r0], -r0
    19d0:	svclt	0x00004770
    19d4:	andeq	r0, r0, ip, lsr lr
    19d8:	andeq	r0, r0, r2, asr #28
    19dc:	svcmi	0x00f8e92d
    19e0:	strmi	r4, [r6], -pc, lsl #12
    19e4:			; <UNDEFINED> instruction: 0x4638213a
    19e8:	stm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    19ec:	teqlt	r0, r2, lsl #13
    19f0:	ldrtmi	r1, [r8], -r1, asr #23
    19f4:	ldmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    19f8:	streq	pc, [r1, -sl, lsl #2]
    19fc:	cmnlt	lr, r2, lsl #13
    1a00:	bleq	17e30c <__assert_fail@plt+0x17d758>
    1a04:	svceq	0x0000f1ba
    1a08:	bl	1b5a48 <__assert_fail@plt+0x1b4e94>
    1a0c:	ldrbmi	r0, [r0], -fp, lsl #2
    1a10:	svc	0x00eaf7fe
    1a14:	ldmdavs	r6!, {r6, r8, ip, sp, pc}
    1a18:	mvnsle	r2, r0, lsl #28
    1a1c:			; <UNDEFINED> instruction: 0xf7fe4650
    1a20:	shsub8mi	lr, r0, r6
    1a24:	svchi	0x00f8e8bd
    1a28:	orrpl	pc, r9, #25165824	; 0x1800000
    1a2c:	ldrdls	pc, [r0], -r3
    1a30:	svceq	0x0000f1b9
    1a34:	strcs	sp, [r0], #-239	; 0xffffff11
    1a38:	stmdaeq	ip, {r0, r1, r8, ip, sp, lr, pc}
    1a3c:	and	r4, r3, r5, lsr #12
    1a40:			; <UNDEFINED> instruction: 0xf104454d
    1a44:	rscle	r0, r6, r8, lsr r4
    1a48:	tsteq	r4, r8, lsl #22
    1a4c:	strcc	r4, [r1, #-1592]	; 0xfffff9c8
    1a50:	svc	0x00caf7fe
    1a54:	mvnsle	r2, r0, lsl #16
    1a58:	strpl	pc, [r9], #1284	; 0x504
    1a5c:	strcc	r4, [r4], #-1616	; 0xfffff9b0
    1a60:	svc	0x00d4f7fe
    1a64:	ldrtmi	r4, [r0], -r6, lsr #8
    1a68:	svchi	0x00f8e8bd
    1a6c:			; <UNDEFINED> instruction: 0x4604b538
    1a70:	strmi	r7, [sp], -r0, asr #20
    1a74:	ldmdblt	r0, {r0, r5, fp, sp, lr}^
    1a78:	strtmi	r2, [r8], -ip, lsr #6
    1a7c:			; <UNDEFINED> instruction: 0xf7ff7263
    1a80:	stmdavs	r3!, {r1, r2, r4, r5, r6, fp, sp, lr, pc}^
    1a84:	rsbvc	r2, r2, #0, 4
    1a88:	rsbvs	r3, r3, r1, lsl #6
    1a8c:			; <UNDEFINED> instruction: 0xf7ffbd38
    1a90:	stmdavs	r1!, {r1, r2, r3, r5, r6, fp, sp, lr, pc}
    1a94:	svclt	0x0000e7f0
    1a98:			; <UNDEFINED> instruction: 0x4605b570
    1a9c:	andcs	r6, sl, r9, lsr #16
    1aa0:	stmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1aa4:	cmnlt	r3, fp, ror #16
    1aa8:	strcs	r4, [r0], #-3590	; 0xfffff1fa
    1aac:	stmdavs	fp!, {r1, r2, r3, r4, r5, r6, sl, lr}
    1ab0:	tstcs	r1, r4, lsl #4
    1ab4:			; <UNDEFINED> instruction: 0xf7fe4630
    1ab8:	stmdavs	fp!, {r1, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    1abc:	addsmi	r3, ip, #16777216	; 0x1000000
    1ac0:	ldcllt	3, cr13, [r0, #-980]!	; 0xfffffc2c
    1ac4:	andeq	r0, r0, r8, lsr #26
    1ac8:	addcs	r4, r5, #4, 18	; 0x10000
    1acc:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
    1ad0:	blmi	112cbc <__assert_fail@plt+0x112108>
    1ad4:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    1ad8:	stmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1adc:	andeq	r0, r0, ip, lsl #26
    1ae0:	andeq	r0, r0, r8, lsl sp
    1ae4:	andeq	r0, r0, r2, lsr #27
    1ae8:	mvnsmi	lr, #737280	; 0xb4000
    1aec:	strmi	r4, [r6], -sp, lsl #12
    1af0:	eorcs	r6, r2, r1, lsl #16
    1af4:	ldmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1af8:	cmplt	r8, #40, 16	; 0x280000
    1afc:	ldrdls	pc, [ip], #143	; 0x8f
    1b00:	ldrdhi	pc, [ip], #143	; 0x8f
    1b04:	ldrbtmi	r4, [r9], #3891	; 0xf33
    1b08:	ldrbtmi	r4, [pc], #-1272	; 1b10 <__assert_fail@plt+0xf5c>
    1b0c:	ldmdavs	r3!, {r0, r1, r2, r5, fp, sp}
    1b10:	stmdacs	r7, {r0, r1, r4, r6, fp, ip, lr, pc}
    1b14:			; <UNDEFINED> instruction: 0xf1a0d94d
    1b18:	cfldrscs	mvf0, [pc], {8}
    1b1c:	ldm	pc, {r0, r3, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    1b20:	bcc	107db38 <__assert_fail@plt+0x107cf84>
    1b24:	strcs	r4, [ip, #-2099]!	; 0xfffff7cd
    1b28:	stmdami	r8, {r3, r6, fp, lr}^
    1b2c:	stmdami	r8, {r3, r6, fp, lr}^
    1b30:	stmdami	r8, {r3, r6, fp, lr}^
    1b34:	stmdami	r8, {r3, r6, fp, lr}^
    1b38:	stmdami	r8, {r3, r6, fp, lr}^
    1b3c:	stmdami	r8, {r0, r1, r2, r3, r4, fp, lr}^
    1b40:	andcs	r1, r2, #72	; 0x48
    1b44:	strbmi	r2, [r0], -r1, lsl #2
    1b48:	svc	0x0090f7fe
    1b4c:	svceq	0x0001f815
    1b50:	bicsle	r2, fp, r0, lsl #16
    1b54:	eorcs	r6, r2, r1, lsr r8
    1b58:	mvnsmi	lr, #12386304	; 0xbd0000
    1b5c:	stmdalt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b60:	tstcs	r1, r2, lsl #4
    1b64:			; <UNDEFINED> instruction: 0xf7fe4638
    1b68:	strb	lr, [pc, r2, lsl #31]!
    1b6c:	andcs	r4, r2, #1703936	; 0x1a0000
    1b70:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    1b74:	svc	0x007af7fe
    1b78:	ldmdami	r8, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1b7c:	tstcs	r1, r2, lsl #4
    1b80:			; <UNDEFINED> instruction: 0xf7fe4478
    1b84:			; <UNDEFINED> instruction: 0xe7e1ef74
    1b88:	andcs	r4, r2, #1376256	; 0x150000
    1b8c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    1b90:	svc	0x006cf7fe
    1b94:	ldmdami	r3, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    1b98:	tstcs	r1, r2, lsl #4
    1b9c:			; <UNDEFINED> instruction: 0xf7fe4478
    1ba0:	ldrb	lr, [r3, r6, ror #30]
    1ba4:	andcs	r4, r2, #16, 16	; 0x100000
    1ba8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    1bac:	svc	0x005ef7fe
    1bb0:	ldrmi	lr, [r9], -ip, asr #15
    1bb4:	svc	0x00daf7fe
    1bb8:	ldmdacs	ip, {r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    1bbc:	andcs	sp, r2, #1073741886	; 0x4000003e
    1bc0:	strbmi	r2, [r8], -r1, lsl #2
    1bc4:	svc	0x0052f7fe
    1bc8:	svclt	0x0000e7c0
    1bcc:	andeq	r0, r0, sl, lsl #26
    1bd0:	andeq	r0, r0, r0, lsl sp
    1bd4:	andeq	r0, r0, sl, lsl #26
    1bd8:	muleq	r0, r2, ip
    1bdc:	andeq	r0, r0, r8, lsl #25
    1be0:	andeq	r0, r0, r2, ror ip
    1be4:	andeq	r0, r0, r0, ror #24
    1be8:	andeq	r0, r0, r2, ror #24
    1bec:			; <UNDEFINED> instruction: 0x4604b510
    1bf0:			; <UNDEFINED> instruction: 0xf7fe200c
    1bf4:	tstlt	r8, lr, asr #30
    1bf8:	andvs	r2, r4, r0, lsl #6
    1bfc:	tsthi	r3, r3, asr #32
    1c00:	svclt	0x0000bd10
    1c04:	stmdavs	r5, {r4, r5, r6, r8, sl, ip, sp, pc}
    1c08:	stmdblt	r6!, {r1, r2, r3, r5, r6, fp, sp, lr}^
    1c0c:	strmi	r6, [r4], -r9, lsr #16
    1c10:			; <UNDEFINED> instruction: 0xf7fe200a
    1c14:	stmdavs	r8!, {r1, r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    1c18:	mrc	7, 7, APSR_nzcv, cr2, cr14, {7}
    1c1c:			; <UNDEFINED> instruction: 0xf7fe4628
    1c20:	strdvs	lr, [r6], -r6	; <UNPREDICTABLE>
    1c24:	blmi	1711ec <__assert_fail@plt+0x170638>
    1c28:	stmdbmi	r5, {r1, r2, r3, r5, r6, r9, sp}
    1c2c:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    1c30:	movwcc	r4, #50297	; 0xc479
    1c34:			; <UNDEFINED> instruction: 0xf7fe4478
    1c38:	svclt	0x0000efbe
    1c3c:	andeq	r0, r0, sl, asr #24
    1c40:	andeq	r0, r0, ip, lsr #23
    1c44:	andeq	r0, r0, r8, ror #23
    1c48:	ldrbmi	r7, [r0, -r1, lsl #4]!
    1c4c:			; <UNDEFINED> instruction: 0x4604b538
    1c50:	strmi	r7, [sp], -r0, asr #20
    1c54:	bvc	8f02bc <__assert_fail@plt+0x8ef708>
    1c58:	rsbvc	r2, r2, #44, 4	; 0xc0000002
    1c5c:			; <UNDEFINED> instruction: 0x4620b113
    1c60:			; <UNDEFINED> instruction: 0xff1af7ff
    1c64:	strtmi	r2, [r9], -r0, lsl #6
    1c68:	strtmi	r7, [r0], -r3, ror #4
    1c6c:			; <UNDEFINED> instruction: 0xff3cf7ff
    1c70:	eorscs	r6, sl, r1, lsr #16
    1c74:	svc	0x007af7fe
    1c78:	stmdblt	r3!, {r0, r1, r5, r9, fp, ip, sp, lr}
    1c7c:	stmdavs	r1!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    1c80:	svc	0x0074f7fe
    1c84:	stmdavs	r1!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1c88:	pop	{r5, sp}
    1c8c:			; <UNDEFINED> instruction: 0xf7fe4038
    1c90:	svclt	0x0000bf6b
    1c94:	ldrlt	fp, [r0, #-1038]!	; 0xfffffbf2
    1c98:	addlt	r4, r4, r4, lsl #12
    1c9c:	ldmdami	r5, {r0, r2, r6, r9, fp, ip, sp, lr}
    1ca0:	ldmdbmi	r5, {r0, r1, r2, r8, r9, fp, sp, pc}
    1ca4:			; <UNDEFINED> instruction: 0xf8534478
    1ca8:	stmdapl	r1, {r2, r8, r9, fp, sp}^
    1cac:	stmdavs	r9, {r5, fp, sp, lr}
    1cb0:			; <UNDEFINED> instruction: 0xf04f9103
    1cb4:	movwls	r0, #8448	; 0x2100
    1cb8:	blls	b0314 <__assert_fail@plt+0xaf760>
    1cbc:	rsbvc	r2, r1, #44, 2
    1cc0:			; <UNDEFINED> instruction: 0xf7fe2101
    1cc4:	bmi	37d894 <__assert_fail@plt+0x37cce0>
    1cc8:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    1ccc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1cd0:	subsmi	r9, sl, r3, lsl #22
    1cd4:	andlt	sp, r4, ip, lsl #2
    1cd8:	ldrhtmi	lr, [r0], -sp
    1cdc:	ldrbmi	fp, [r0, -r3]!
    1ce0:	strtmi	r4, [r8], -r1, lsl #12
    1ce4:			; <UNDEFINED> instruction: 0xf7fe9201
    1ce8:	stmdavs	r0!, {r1, r6, r8, r9, sl, fp, sp, lr, pc}
    1cec:	strb	r9, [r4, r1, lsl #20]!
    1cf0:	mcr	7, 5, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    1cf4:	andeq	r1, r1, ip, ror r2
    1cf8:	strheq	r0, [r0], -ip
    1cfc:	andeq	r1, r1, r6, asr r2
    1d00:			; <UNDEFINED> instruction: 0xe6b3217b
    1d04:	ldrlt	r6, [r0, #-2115]	; 0xfffff7bd
    1d08:	bvc	10ae2fc <__assert_fail@plt+0x10ad748>
    1d0c:	strmi	r3, [r4], -r1, lsl #22
    1d10:	tstlt	sl, r3, asr #32
    1d14:	tstlt	fp, r3, lsl #20
    1d18:	mrc2	7, 5, pc, cr14, cr15, {7}
    1d1c:	rsbscs	r6, sp, r1, lsr #16
    1d20:	svc	0x0024f7fe
    1d24:	rsbvc	r2, r3, #44, 6	; 0xb0000000
    1d28:			; <UNDEFINED> instruction: 0xf7ffbd10
    1d2c:	svclt	0x0000fecd
    1d30:	cmpcs	fp, r0, lsl r5
    1d34:			; <UNDEFINED> instruction: 0xf7ff4604
    1d38:	bvc	9017a4 <__assert_fail@plt+0x900bf0>
    1d3c:	vldrlt.16	s22, [r0, #-6]	; <UNPREDICTABLE>
    1d40:	eorcs	r6, r0, r1, lsr #16
    1d44:			; <UNDEFINED> instruction: 0x4010e8bd
    1d48:	svclt	0x000ef7fe
    1d4c:	ldrlt	r7, [r0, #-2563]	; 0xfffff5fd
    1d50:	tstlt	fp, r4, lsl #12
    1d54:	stmdblt	r3!, {r0, r1, r6, r9, fp, ip, sp, lr}^
    1d58:	andcs	r6, r0, #6488064	; 0x630000
    1d5c:	cmnlt	fp, r2, ror #4
    1d60:	stmdavs	r1!, {r0, r8, r9, fp, ip, sp}
    1d64:	subscs	r6, sp, r3, rrx
    1d68:	svc	0x0000f7fe
    1d6c:	rsbvc	r2, r3, #44, 6	; 0xb0000000
    1d70:	stmdavs	r1, {r4, r8, sl, fp, ip, sp, pc}
    1d74:			; <UNDEFINED> instruction: 0xf7fe2020
    1d78:			; <UNDEFINED> instruction: 0xe7edeefa
    1d7c:	mcr2	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1d80:			; <UNDEFINED> instruction: 0x4604b538
    1d84:	strmi	r7, [sp], -r0, asr #20
    1d88:			; <UNDEFINED> instruction: 0x232cb930
    1d8c:	strtmi	r4, [r0], -r9, lsr #12
    1d90:	pop	{r0, r1, r5, r6, r9, ip, sp, lr}
    1d94:			; <UNDEFINED> instruction: 0xe6a74038
    1d98:			; <UNDEFINED> instruction: 0xf7fe6821
    1d9c:	ldrb	lr, [r4, r8, ror #29]!
    1da0:	bmi	13024c <__assert_fail@plt+0x12f698>
    1da4:	stmdbmi	r4, {r1, r3, r4, r5, r6, sl, lr}
    1da8:			; <UNDEFINED> instruction: 0xf7ff4479
    1dac:	bmi	f1b80 <__assert_fail@plt+0xf0fcc>
    1db0:			; <UNDEFINED> instruction: 0xe7f8447a
    1db4:	muleq	r0, r4, sl
    1db8:	muleq	r0, r8, r9
    1dbc:	andeq	r0, r0, r0, lsl #21
    1dc0:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    1dc4:	svclt	0x0066f7ff
    1dc8:	andeq	r0, r0, lr, ror sl
    1dcc:	mrrc	9, 0, r4, r3, cr2
    1dd0:	ldrbtmi	r2, [r9], #-2832	; 0xfffff4f0
    1dd4:	svclt	0x005ef7ff
    1dd8:	andeq	r0, r0, r6, ror sl
    1ddc:	stmdbmi	r2, {r1, r3, r9, sl, lr}
    1de0:			; <UNDEFINED> instruction: 0xf7ff4479
    1de4:	svclt	0x0000bf57
    1de8:	andeq	r0, r0, ip, ror #20
    1dec:	stmdbmi	r2, {r1, r3, r9, sl, lr}
    1df0:			; <UNDEFINED> instruction: 0xf7ff4479
    1df4:	svclt	0x0000bf4f
    1df8:	andeq	r0, r0, r4, ror #20
    1dfc:	stmdbmi	r2, {r1, r3, r9, sl, lr}
    1e00:			; <UNDEFINED> instruction: 0xf7ff4479
    1e04:	svclt	0x0000bf47
    1e08:	andeq	r0, r0, r4, asr r7
    1e0c:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    1e10:	svclt	0x0040f7ff
    1e14:	andeq	r0, r0, sl, asr #20
    1e18:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    1e1c:	svclt	0x003af7ff
    1e20:	andeq	r0, r0, r6, asr #20
    1e24:	stmdbmi	r2, {r1, r3, r9, sl, lr}
    1e28:			; <UNDEFINED> instruction: 0xf7ff4479
    1e2c:	svclt	0x0000bf33
    1e30:	andeq	r0, r0, r0, asr #20
    1e34:	svclt	0x0000e7ea
    1e38:	stmdbmi	r2, {r1, r3, r9, sl, lr}
    1e3c:			; <UNDEFINED> instruction: 0xf7ff4479
    1e40:	svclt	0x0000bf29
    1e44:	andeq	r0, r0, r0, lsr sl
    1e48:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    1e4c:	svclt	0x0022f7ff
    1e50:	andeq	r0, r0, r6, lsr #20
    1e54:			; <UNDEFINED> instruction: 0x4615b538
    1e58:			; <UNDEFINED> instruction: 0xf7ff4604
    1e5c:			; <UNDEFINED> instruction: 0x4629fef7
    1e60:	pop	{r5, r9, sl, lr}
    1e64:			; <UNDEFINED> instruction: 0xf7ff4038
    1e68:	svclt	0x0000bf8b
    1e6c:			; <UNDEFINED> instruction: 0x4615b538
    1e70:			; <UNDEFINED> instruction: 0xf7ff4604
    1e74:	strtmi	pc, [r9], -fp, ror #29
    1e78:	pop	{r5, r9, sl, lr}
    1e7c:			; <UNDEFINED> instruction: 0xf7ff4038
    1e80:	svclt	0x0000bf8f
    1e84:	addlt	fp, r2, r0, lsl r5
    1e88:	stc	6, cr4, [sp, #16]
    1e8c:			; <UNDEFINED> instruction: 0xf7ff0b00
    1e90:			; <UNDEFINED> instruction: 0x4620fedd
    1e94:	bleq	3d510 <__assert_fail@plt+0x3c95c>
    1e98:	pop	{r1, ip, sp, pc}
    1e9c:			; <UNDEFINED> instruction: 0xf7ff4010
    1ea0:	svclt	0x0000bf95
    1ea4:			; <UNDEFINED> instruction: 0x4615b538
    1ea8:			; <UNDEFINED> instruction: 0xf7ff4604
    1eac:	strtmi	pc, [r9], -pc, asr #29
    1eb0:	pop	{r5, r9, sl, lr}
    1eb4:			; <UNDEFINED> instruction: 0xf7ff4038
    1eb8:	svclt	0x0000bfa1
    1ebc:	addlt	fp, r2, r0, lsl r5
    1ec0:	stmib	sp, {r2, r9, sl, lr}^
    1ec4:			; <UNDEFINED> instruction: 0xf7ff3200
    1ec8:	ldmib	sp, {r0, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    1ecc:	strtmi	r3, [r0], -r0, lsl #4
    1ed0:	pop	{r1, ip, sp, pc}
    1ed4:			; <UNDEFINED> instruction: 0xf7ff4010
    1ed8:	svclt	0x0000bf99
    1edc:	addlt	fp, r2, r0, lsl r5
    1ee0:	stmib	sp, {r2, r9, sl, lr}^
    1ee4:			; <UNDEFINED> instruction: 0xf7ff3200
    1ee8:	ldmib	sp, {r0, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
    1eec:	strtmi	r3, [r0], -r0, lsl #4
    1ef0:	pop	{r1, ip, sp, pc}
    1ef4:			; <UNDEFINED> instruction: 0xf7ff4010
    1ef8:	svclt	0x0000bf8f
    1efc:			; <UNDEFINED> instruction: 0x4615b538
    1f00:			; <UNDEFINED> instruction: 0xf7ff4604
    1f04:	strtmi	pc, [r9], -r3, lsr #29
    1f08:	pop	{r5, r9, sl, lr}
    1f0c:			; <UNDEFINED> instruction: 0xf7ff4038
    1f10:	svclt	0x0000bf65
    1f14:			; <UNDEFINED> instruction: 0x4615b538
    1f18:			; <UNDEFINED> instruction: 0xf7ff4604
    1f1c:			; <UNDEFINED> instruction: 0x4629fe97
    1f20:	pop	{r5, r9, sl, lr}
    1f24:			; <UNDEFINED> instruction: 0xf7ff4038
    1f28:	svclt	0x0000bf61
    1f2c:			; <UNDEFINED> instruction: 0x4615b538
    1f30:			; <UNDEFINED> instruction: 0xf7ff4604
    1f34:	strtmi	pc, [r9], -fp, lsl #29
    1f38:	pop	{r5, r9, sl, lr}
    1f3c:			; <UNDEFINED> instruction: 0xf7ff4038
    1f40:	svclt	0x0000bf71
    1f44:	addlt	fp, r2, r0, lsl r5
    1f48:	stmib	sp, {r2, r9, sl, lr}^
    1f4c:			; <UNDEFINED> instruction: 0xf7ff3200
    1f50:	ldmib	sp, {r0, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    1f54:	strtmi	r3, [r0], -r0, lsl #4
    1f58:	pop	{r1, ip, sp, pc}
    1f5c:			; <UNDEFINED> instruction: 0xf7ff4010
    1f60:	svclt	0x0000bf69
    1f64:			; <UNDEFINED> instruction: 0x4615b538
    1f68:			; <UNDEFINED> instruction: 0xf7ff4604
    1f6c:	strtmi	pc, [r9], -pc, ror #28
    1f70:	pop	{r5, r9, sl, lr}
    1f74:			; <UNDEFINED> instruction: 0xf7ff4038
    1f78:	svclt	0x0000bf5f
    1f7c:	addlt	fp, r2, r0, lsl r5
    1f80:	stmib	sp, {r2, r9, sl, lr}^
    1f84:			; <UNDEFINED> instruction: 0xf7ff3200
    1f88:	ldmib	sp, {r0, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    1f8c:	strtmi	r3, [r0], -r0, lsl #4
    1f90:	pop	{r1, ip, sp, pc}
    1f94:			; <UNDEFINED> instruction: 0xf7ff4010
    1f98:	svclt	0x0000bf57
    1f9c:			; <UNDEFINED> instruction: 0x4604b510
    1fa0:	mrc2	7, 2, pc, cr4, cr15, {7}
    1fa4:	pop	{r5, r9, sl, lr}
    1fa8:			; <UNDEFINED> instruction: 0xf7ff4010
    1fac:	svclt	0x0000bf09
    1fb0:	svclt	0x00081e4a
    1fb4:			; <UNDEFINED> instruction: 0xf0c04770
    1fb8:	addmi	r8, r8, #36, 2
    1fbc:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    1fc0:			; <UNDEFINED> instruction: 0xf0004211
    1fc4:	blx	fec22428 <__assert_fail@plt+0xfec21874>
    1fc8:	blx	fec7edd0 <__assert_fail@plt+0xfec7e21c>
    1fcc:	bl	fe8be9d8 <__assert_fail@plt+0xfe8bde24>
    1fd0:			; <UNDEFINED> instruction: 0xf1c30303
    1fd4:	andge	r0, r4, #2080374784	; 0x7c000000
    1fd8:	movwne	lr, #15106	; 0x3b02
    1fdc:	andeq	pc, r0, #79	; 0x4f
    1fe0:	svclt	0x0000469f
    1fe4:	andhi	pc, r0, pc, lsr #7
    1fe8:	svcvc	0x00c1ebb0
    1fec:	bl	10b1bf4 <__assert_fail@plt+0x10b1040>
    1ff0:	svclt	0x00280202
    1ff4:	sbcvc	lr, r1, r0, lsr #23
    1ff8:	svcvc	0x0081ebb0
    1ffc:	bl	10b1c04 <__assert_fail@plt+0x10b1050>
    2000:	svclt	0x00280202
    2004:	addvc	lr, r1, r0, lsr #23
    2008:	svcvc	0x0041ebb0
    200c:	bl	10b1c14 <__assert_fail@plt+0x10b1060>
    2010:	svclt	0x00280202
    2014:	subvc	lr, r1, r0, lsr #23
    2018:	svcvc	0x0001ebb0
    201c:	bl	10b1c24 <__assert_fail@plt+0x10b1070>
    2020:	svclt	0x00280202
    2024:	andvc	lr, r1, r0, lsr #23
    2028:	svcvs	0x00c1ebb0
    202c:	bl	10b1c34 <__assert_fail@plt+0x10b1080>
    2030:	svclt	0x00280202
    2034:	sbcvs	lr, r1, r0, lsr #23
    2038:	svcvs	0x0081ebb0
    203c:	bl	10b1c44 <__assert_fail@plt+0x10b1090>
    2040:	svclt	0x00280202
    2044:	addvs	lr, r1, r0, lsr #23
    2048:	svcvs	0x0041ebb0
    204c:	bl	10b1c54 <__assert_fail@plt+0x10b10a0>
    2050:	svclt	0x00280202
    2054:	subvs	lr, r1, r0, lsr #23
    2058:	svcvs	0x0001ebb0
    205c:	bl	10b1c64 <__assert_fail@plt+0x10b10b0>
    2060:	svclt	0x00280202
    2064:	andvs	lr, r1, r0, lsr #23
    2068:	svcpl	0x00c1ebb0
    206c:	bl	10b1c74 <__assert_fail@plt+0x10b10c0>
    2070:	svclt	0x00280202
    2074:	sbcpl	lr, r1, r0, lsr #23
    2078:	svcpl	0x0081ebb0
    207c:	bl	10b1c84 <__assert_fail@plt+0x10b10d0>
    2080:	svclt	0x00280202
    2084:	addpl	lr, r1, r0, lsr #23
    2088:	svcpl	0x0041ebb0
    208c:	bl	10b1c94 <__assert_fail@plt+0x10b10e0>
    2090:	svclt	0x00280202
    2094:	subpl	lr, r1, r0, lsr #23
    2098:	svcpl	0x0001ebb0
    209c:	bl	10b1ca4 <__assert_fail@plt+0x10b10f0>
    20a0:	svclt	0x00280202
    20a4:	andpl	lr, r1, r0, lsr #23
    20a8:	svcmi	0x00c1ebb0
    20ac:	bl	10b1cb4 <__assert_fail@plt+0x10b1100>
    20b0:	svclt	0x00280202
    20b4:	sbcmi	lr, r1, r0, lsr #23
    20b8:	svcmi	0x0081ebb0
    20bc:	bl	10b1cc4 <__assert_fail@plt+0x10b1110>
    20c0:	svclt	0x00280202
    20c4:	addmi	lr, r1, r0, lsr #23
    20c8:	svcmi	0x0041ebb0
    20cc:	bl	10b1cd4 <__assert_fail@plt+0x10b1120>
    20d0:	svclt	0x00280202
    20d4:	submi	lr, r1, r0, lsr #23
    20d8:	svcmi	0x0001ebb0
    20dc:	bl	10b1ce4 <__assert_fail@plt+0x10b1130>
    20e0:	svclt	0x00280202
    20e4:	andmi	lr, r1, r0, lsr #23
    20e8:	svccc	0x00c1ebb0
    20ec:	bl	10b1cf4 <__assert_fail@plt+0x10b1140>
    20f0:	svclt	0x00280202
    20f4:	sbccc	lr, r1, r0, lsr #23
    20f8:	svccc	0x0081ebb0
    20fc:	bl	10b1d04 <__assert_fail@plt+0x10b1150>
    2100:	svclt	0x00280202
    2104:	addcc	lr, r1, r0, lsr #23
    2108:	svccc	0x0041ebb0
    210c:	bl	10b1d14 <__assert_fail@plt+0x10b1160>
    2110:	svclt	0x00280202
    2114:	subcc	lr, r1, r0, lsr #23
    2118:	svccc	0x0001ebb0
    211c:	bl	10b1d24 <__assert_fail@plt+0x10b1170>
    2120:	svclt	0x00280202
    2124:	andcc	lr, r1, r0, lsr #23
    2128:	svccs	0x00c1ebb0
    212c:	bl	10b1d34 <__assert_fail@plt+0x10b1180>
    2130:	svclt	0x00280202
    2134:	sbccs	lr, r1, r0, lsr #23
    2138:	svccs	0x0081ebb0
    213c:	bl	10b1d44 <__assert_fail@plt+0x10b1190>
    2140:	svclt	0x00280202
    2144:	addcs	lr, r1, r0, lsr #23
    2148:	svccs	0x0041ebb0
    214c:	bl	10b1d54 <__assert_fail@plt+0x10b11a0>
    2150:	svclt	0x00280202
    2154:	subcs	lr, r1, r0, lsr #23
    2158:	svccs	0x0001ebb0
    215c:	bl	10b1d64 <__assert_fail@plt+0x10b11b0>
    2160:	svclt	0x00280202
    2164:	andcs	lr, r1, r0, lsr #23
    2168:	svcne	0x00c1ebb0
    216c:	bl	10b1d74 <__assert_fail@plt+0x10b11c0>
    2170:	svclt	0x00280202
    2174:	sbcne	lr, r1, r0, lsr #23
    2178:	svcne	0x0081ebb0
    217c:	bl	10b1d84 <__assert_fail@plt+0x10b11d0>
    2180:	svclt	0x00280202
    2184:	addne	lr, r1, r0, lsr #23
    2188:	svcne	0x0041ebb0
    218c:	bl	10b1d94 <__assert_fail@plt+0x10b11e0>
    2190:	svclt	0x00280202
    2194:	subne	lr, r1, r0, lsr #23
    2198:	svcne	0x0001ebb0
    219c:	bl	10b1da4 <__assert_fail@plt+0x10b11f0>
    21a0:	svclt	0x00280202
    21a4:	andne	lr, r1, r0, lsr #23
    21a8:	svceq	0x00c1ebb0
    21ac:	bl	10b1db4 <__assert_fail@plt+0x10b1200>
    21b0:	svclt	0x00280202
    21b4:	sbceq	lr, r1, r0, lsr #23
    21b8:	svceq	0x0081ebb0
    21bc:	bl	10b1dc4 <__assert_fail@plt+0x10b1210>
    21c0:	svclt	0x00280202
    21c4:	addeq	lr, r1, r0, lsr #23
    21c8:	svceq	0x0041ebb0
    21cc:	bl	10b1dd4 <__assert_fail@plt+0x10b1220>
    21d0:	svclt	0x00280202
    21d4:	subeq	lr, r1, r0, lsr #23
    21d8:	svceq	0x0001ebb0
    21dc:	bl	10b1de4 <__assert_fail@plt+0x10b1230>
    21e0:	svclt	0x00280202
    21e4:	andeq	lr, r1, r0, lsr #23
    21e8:			; <UNDEFINED> instruction: 0x47704610
    21ec:	andcs	fp, r1, ip, lsl #30
    21f0:	ldrbmi	r2, [r0, -r0]!
    21f4:			; <UNDEFINED> instruction: 0xf281fab1
    21f8:	andseq	pc, pc, #-2147483600	; 0x80000030
    21fc:			; <UNDEFINED> instruction: 0xf002fa20
    2200:	tstlt	r8, r0, ror r7
    2204:	rscscc	pc, pc, pc, asr #32
    2208:	stmdalt	lr, {ip, sp, lr, pc}
    220c:	rscsle	r2, r8, r0, lsl #18
    2210:	andmi	lr, r3, sp, lsr #18
    2214:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    2218:			; <UNDEFINED> instruction: 0x4006e8bd
    221c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    2220:	smlatbeq	r3, r1, fp, lr
    2224:	svclt	0x00004770
    2228:			; <UNDEFINED> instruction: 0xf04fb502
    222c:			; <UNDEFINED> instruction: 0xf7fe0008
    2230:	vstrlt	d14, [r2, #-856]	; 0xfffffca8
    2234:	mvnsmi	lr, #737280	; 0xb4000
    2238:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    223c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    2240:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    2244:	bl	fed40244 <__assert_fail@plt+0xfed3f690>
    2248:	blne	1d93444 <__assert_fail@plt+0x1d92890>
    224c:	strhle	r1, [sl], -r6
    2250:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    2254:	svccc	0x0004f855
    2258:	strbmi	r3, [sl], -r1, lsl #8
    225c:	ldrtmi	r4, [r8], -r1, asr #12
    2260:	adcmi	r4, r6, #152, 14	; 0x2600000
    2264:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2268:	svclt	0x000083f8
    226c:	ldrdeq	r0, [r1], -sl
    2270:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    2274:	svclt	0x00004770

Disassembly of section .fini:

00002278 <.fini>:
    2278:	push	{r3, lr}
    227c:	pop	{r3, pc}
