{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1481077961875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1481077961878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  6 21:32:41 2016 " "Processing started: Tue Dec  6 21:32:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1481077961878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1481077961878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off p18240_top -c p18240_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off p18240_top -c p18240_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1481077961879 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "p18240_top_7_1200mv_85c_slow.vho /afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/simulation/modelsim/ simulation " "Generated file p18240_top_7_1200mv_85c_slow.vho in folder \"/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1481077962735 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "p18240_top_7_1200mv_0c_slow.vho /afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/simulation/modelsim/ simulation " "Generated file p18240_top_7_1200mv_0c_slow.vho in folder \"/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1481077963064 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "p18240_top_min_1200mv_0c_fast.vho /afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/simulation/modelsim/ simulation " "Generated file p18240_top_min_1200mv_0c_fast.vho in folder \"/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1481077963393 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "p18240_top.vho /afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/simulation/modelsim/ simulation " "Generated file p18240_top.vho in folder \"/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1481077963653 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "p18240_top_7_1200mv_85c_vhd_slow.sdo /afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/simulation/modelsim/ simulation " "Generated file p18240_top_7_1200mv_85c_vhd_slow.sdo in folder \"/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1481077963825 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "p18240_top_7_1200mv_0c_vhd_slow.sdo /afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/simulation/modelsim/ simulation " "Generated file p18240_top_7_1200mv_0c_vhd_slow.sdo in folder \"/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1481077963981 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "p18240_top_min_1200mv_0c_vhd_fast.sdo /afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/simulation/modelsim/ simulation " "Generated file p18240_top_min_1200mv_0c_vhd_fast.sdo in folder \"/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1481077964143 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "p18240_top_vhd.sdo /afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/simulation/modelsim/ simulation " "Generated file p18240_top_vhd.sdo in folder \"/afs/ece.cmu.edu/usr/shulij/Private/18240lab4test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1481077964314 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "907 " "Peak virtual memory: 907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1481077964417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  6 21:32:44 2016 " "Processing ended: Tue Dec  6 21:32:44 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1481077964417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1481077964417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1481077964417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1481077964417 ""}
