
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| add_files           | 00h:00m:00s   | 11:34:11 Mon Jul 31 2017  | Add source files                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| add_xdc             | 00h:00m:00s   | 11:34:11 Mon Jul 31 2017  | Add synthesis only XDC files                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| synth_design        | 00h:04m:25s   | 11:34:11 Mon Jul 31 2017  | patmos_top -flatten_hierarchy rebuilt                             |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:03s   | 11:38:36 Mon Jul 31 2017  | Write out synthesis DCP                                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:01s   | 11:38:39 Mon Jul 31 2017  | Report Synthesis Utilization of Static                            |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:04m:29s

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| add_files           | 00h:00m:01s   | 11:38:40 Mon Jul 31 2017  | Add source files                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| synth_design        | 00h:00m:25s   | 11:38:41 Mon Jul 31 2017  | recon_matrix -flatten_hierarchy rebuilt                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:02s   | 11:39:06 Mon Jul 31 2017  | Write out synthesis DCP                                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 11:39:08 Mon Jul 31 2017  | Report Synthesis Utilization of recon_matmul_float_9b_4x4         |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:00m:28s

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| add_files           | 00h:00m:01s   | 11:39:08 Mon Jul 31 2017  | Add source files                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| synth_design        | 00h:00m:30s   | 11:39:09 Mon Jul 31 2017  | recon_matrix -flatten_hierarchy rebuilt                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:01s   | 11:39:39 Mon Jul 31 2017  | Write out synthesis DCP                                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:01s   | 11:39:40 Mon Jul 31 2017  | Report Synthesis Utilization of recon_matmul_float_9b_16x16       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:00m:33s

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| add_files           | 00h:00m:01s   | 11:39:41 Mon Jul 31 2017  | Add source files                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| synth_design        | 00h:00m:45s   | 11:39:42 Mon Jul 31 2017  | recon_matrix -flatten_hierarchy rebuilt                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:03s   | 11:40:27 Mon Jul 31 2017  | Write out synthesis DCP                                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 11:40:30 Mon Jul 31 2017  | Report Synthesis Utilization of recon_matmul_float_9b_32x32       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:00m:49s

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| add_files           | 00h:00m:00s   | 11:40:30 Mon Jul 31 2017  | Add source files                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| synth_design        | 00h:00m:11s   | 11:40:30 Mon Jul 31 2017  | recon_matrix -flatten_hierarchy rebuilt                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:00s   | 11:40:41 Mon Jul 31 2017  | Write out synthesis DCP                                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 11:40:41 Mon Jul 31 2017  | Report Synthesis Utilization of recon_matmul_int_9b_4x4           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:00m:11s

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| add_files           | 00h:00m:00s   | 11:40:42 Mon Jul 31 2017  | Add source files                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| synth_design        | 00h:00m:15s   | 11:40:42 Mon Jul 31 2017  | recon_matrix -flatten_hierarchy rebuilt                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:01s   | 11:40:57 Mon Jul 31 2017  | Write out synthesis DCP                                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 11:40:58 Mon Jul 31 2017  | Report Synthesis Utilization of recon_matmul_int_9b_16x16         |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:00m:16s

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| add_files           | 00h:00m:00s   | 11:40:58 Mon Jul 31 2017  | Add source files                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| synth_design        | 00h:00m:26s   | 11:40:58 Mon Jul 31 2017  | recon_matrix -flatten_hierarchy rebuilt                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:02s   | 11:41:24 Mon Jul 31 2017  | Write out synthesis DCP                                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 11:41:26 Mon Jul 31 2017  | Report Synthesis Utilization of recon_matmul_int_9b_32x32         |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:00m:28s

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| add_files           | 00h:00m:01s   | 11:41:26 Mon Jul 31 2017  | Add source files                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| synth_design        | 00h:00m:41s   | 11:41:27 Mon Jul 31 2017  | recon_matrix -flatten_hierarchy rebuilt                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:01s   | 11:42:08 Mon Jul 31 2017  | Write out synthesis DCP                                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:01s   | 11:42:09 Mon Jul 31 2017  | Report Synthesis Utilization of recon_minver_4b_4x4               |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:00m:44s

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| add_files           | 00h:00m:01s   | 11:42:10 Mon Jul 31 2017  | Add source files                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| synth_design        | 00h:01m:06s   | 11:42:11 Mon Jul 31 2017  | recon_matrix -flatten_hierarchy rebuilt                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:03s   | 11:43:17 Mon Jul 31 2017  | Write out synthesis DCP                                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 11:43:20 Mon Jul 31 2017  | Report Synthesis Utilization of recon_minver_4b_16x16             |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:01m:10s

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| add_files           | 00h:00m:01s   | 11:43:20 Mon Jul 31 2017  | Add source files                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| synth_design        | 00h:01m:12s   | 11:43:21 Mon Jul 31 2017  | recon_matrix -flatten_hierarchy rebuilt                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:03s   | 11:44:33 Mon Jul 31 2017  | Write out synthesis DCP                                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 11:44:36 Mon Jul 31 2017  | Report Synthesis Utilization of recon_minver_4b_32x32             |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:01m:16s

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| add_files           | 00h:00m:01s   | 11:44:36 Mon Jul 31 2017  | Add source files                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| synth_design        | 00h:00m:36s   | 11:44:37 Mon Jul 31 2017  | recon_matrix -flatten_hierarchy rebuilt                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:01s   | 11:45:13 Mon Jul 31 2017  | Write out synthesis DCP                                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 11:45:14 Mon Jul 31 2017  | Report Synthesis Utilization of fir2dim                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:00m:38s
Info: Running Vivado version Vivado v2016.4 (64-bit)
SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
#HD: Running implementation config_recon_matmul_float_9b_4x4_implement
Writing results to: ./implement/config_recon_matmul_float_9b_4x4_implement
Writing reports to: ./implement/config_recon_matmul_float_9b_4x4_implement/reports

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| link_design         | 00h:00m:09s   | 11:45:15 Mon Jul 31 2017  | link_design -part xc7a100tcsg324-1 -top patmos_top                |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| read_checkpoint     | 00h:00m:02s   | 11:45:24 Mon Jul 31 2017  | Resolve blackbox for recon_matrix_inst_0                          |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:06s   | 11:45:26 Mon Jul 31 2017  | Post link_design checkpoint                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| opt_design          | 00h:00m:28s   | 11:45:32 Mon Jul 31 2017  | opt_design                                                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:05s   | 11:46:00 Mon Jul 31 2017  | Post-opt_design checkpoint                                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| place_design        | 00h:01m:07s   | 11:46:05 Mon Jul 31 2017  | place_design                                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:05s   | 11:47:12 Mon Jul 31 2017  | Post-place_design checkpoint                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| phys_opt_design     | 00h:00m:07s   | 11:47:17 Mon Jul 31 2017  | phys_opt_design                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:07s   | 11:47:24 Mon Jul 31 2017  | Post-phys_opt_design checkpoint                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| route_design        | 00h:01m:19s   | 11:47:31 Mon Jul 31 2017  | route_design                                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:06s   | 11:48:50 Mon Jul 31 2017  | Post-route_design checkpoint                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 11:48:56 Mon Jul 31 2017  |                                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_route_status | 00h:00m:00s   | 11:48:57 Mon Jul 31 2017  |                                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_timing       | 00h:00m:06s   | 11:48:57 Mon Jul 31 2017  | Timing Summary                                                    |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_drc          | 00h:00m:04s   | 11:49:03 Mon Jul 31 2017  | bistream_checks                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:02s   | 11:49:08 Mon Jul 31 2017  | Write cell checkpoint for recon_matrix_inst_0                     |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| update_design       | 00h:00m:14s   | 11:49:10 Mon Jul 31 2017  | Carve out (blackbox) recon_matrix_inst_0                          |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| lock_design         | 00h:00m:06s   | 11:49:24 Mon Jul 31 2017  | Lock placement and routing of patmos_top                          |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:05s   | 11:49:30 Mon Jul 31 2017  | Write out locked Static checkpoint                                |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:04m:20s
	INFO: [Route 35-57] Estimated Timing Summary | WNS=1.398  | TNS=0.000  | WHS=0.039  | THS=0.000  |


Info: Running Vivado version Vivado v2016.4 (64-bit)
SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
#HD: Running implementation config_recon_matmul_float_9b_16x16_import
Writing results to: ./implement/config_recon_matmul_float_9b_16x16_import
Writing reports to: ./implement/config_recon_matmul_float_9b_16x16_import/reports

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| link_design         | 00h:00m:13s   | 11:49:36 Mon Jul 31 2017  | link_design -part xc7a100tcsg324-1 -top patmos_top                |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| read_checkpoint     | 00h:00m:05s   | 11:49:49 Mon Jul 31 2017  | Resolve blackbox for recon_matrix_inst_0                          |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:06s   | 11:49:54 Mon Jul 31 2017  | Post link_design checkpoint                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| opt_design          | 00h:00m:20s   | 11:50:00 Mon Jul 31 2017  | opt_design                                                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:07s   | 11:50:20 Mon Jul 31 2017  | Post-opt_design checkpoint                                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| place_design        | 00h:00m:58s   | 11:50:27 Mon Jul 31 2017  | place_design                                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:07s   | 11:51:25 Mon Jul 31 2017  | Post-place_design checkpoint                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| phys_opt_design     | 00h:00m:12s   | 11:51:32 Mon Jul 31 2017  | phys_opt_design                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:08s   | 11:51:44 Mon Jul 31 2017  | Post-phys_opt_design checkpoint                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| route_design        | 00h:01m:06s   | 11:51:52 Mon Jul 31 2017  | route_design                                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:07s   | 11:52:58 Mon Jul 31 2017  | Post-route_design checkpoint                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 11:53:05 Mon Jul 31 2017  |                                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_route_status | 00h:00m:00s   | 11:53:07 Mon Jul 31 2017  |                                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_timing       | 00h:00m:06s   | 11:53:07 Mon Jul 31 2017  | Timing Summary                                                    |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_drc          | 00h:00m:05s   | 11:53:13 Mon Jul 31 2017  | bistream_checks                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:03s   | 11:53:19 Mon Jul 31 2017  | Write cell checkpoint for recon_matrix_inst_0                     |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:03m:46s
	INFO: [Route 35-57] Estimated Timing Summary | WNS=1.398  | TNS=0.000  | WHS=0.006  | THS=0.000  |


Info: Running Vivado version Vivado v2016.4 (64-bit)
SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
#HD: Running implementation config_recon_matmul_float_9b_32x32_import
Writing results to: ./implement/config_recon_matmul_float_9b_32x32_import
Writing reports to: ./implement/config_recon_matmul_float_9b_32x32_import/reports

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| link_design         | 00h:00m:12s   | 11:53:24 Mon Jul 31 2017  | link_design -part xc7a100tcsg324-1 -top patmos_top                |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| read_checkpoint     | 00h:00m:05s   | 11:53:36 Mon Jul 31 2017  | Resolve blackbox for recon_matrix_inst_0                          |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:07s   | 11:53:41 Mon Jul 31 2017  | Post link_design checkpoint                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| opt_design          | 00h:00m:21s   | 11:53:48 Mon Jul 31 2017  | opt_design                                                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:08s   | 11:54:09 Mon Jul 31 2017  | Post-opt_design checkpoint                                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| place_design        | 00h:01m:06s   | 11:54:17 Mon Jul 31 2017  | place_design                                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:07s   | 11:55:23 Mon Jul 31 2017  | Post-place_design checkpoint                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| phys_opt_design     | 00h:00m:11s   | 11:55:30 Mon Jul 31 2017  | phys_opt_design                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:07s   | 11:55:41 Mon Jul 31 2017  | Post-phys_opt_design checkpoint                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| route_design        | 00h:01m:07s   | 11:55:48 Mon Jul 31 2017  | route_design                                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:07s   | 11:56:55 Mon Jul 31 2017  | Post-route_design checkpoint                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 11:57:02 Mon Jul 31 2017  |                                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_route_status | 00h:00m:00s   | 11:57:04 Mon Jul 31 2017  |                                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_timing       | 00h:00m:06s   | 11:57:04 Mon Jul 31 2017  | Timing Summary                                                    |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_drc          | 00h:00m:06s   | 11:57:10 Mon Jul 31 2017  | bistream_checks                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:05s   | 11:57:16 Mon Jul 31 2017  | Write cell checkpoint for recon_matrix_inst_0                     |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:03m:57s
	INFO: [Route 35-57] Estimated Timing Summary | WNS=1.398  | TNS=0.000  | WHS=0.039  | THS=0.000  |


Info: Running Vivado version Vivado v2016.4 (64-bit)
SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
#HD: Running implementation config_recon_matmul_int_9b_4x4_import
Writing results to: ./implement/config_recon_matmul_int_9b_4x4_import
Writing reports to: ./implement/config_recon_matmul_int_9b_4x4_import/reports

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| link_design         | 00h:00m:11s   | 11:57:22 Mon Jul 31 2017  | link_design -part xc7a100tcsg324-1 -top patmos_top                |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| read_checkpoint     | 00h:00m:02s   | 11:57:33 Mon Jul 31 2017  | Resolve blackbox for recon_matrix_inst_0                          |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:06s   | 11:57:35 Mon Jul 31 2017  | Post link_design checkpoint                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| opt_design          | 00h:00m:16s   | 11:57:41 Mon Jul 31 2017  | opt_design                                                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:05s   | 11:57:57 Mon Jul 31 2017  | Post-opt_design checkpoint                                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| place_design        | 00h:00m:45s   | 11:58:03 Mon Jul 31 2017  | place_design                                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:06s   | 11:58:48 Mon Jul 31 2017  | Post-place_design checkpoint                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| phys_opt_design     | 00h:00m:09s   | 11:58:54 Mon Jul 31 2017  | phys_opt_design                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:05s   | 11:59:03 Mon Jul 31 2017  | Post-phys_opt_design checkpoint                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| route_design        | 00h:01m:00s   | 11:59:08 Mon Jul 31 2017  | route_design                                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:05s   | 12:00:08 Mon Jul 31 2017  | Post-route_design checkpoint                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 12:00:13 Mon Jul 31 2017  |                                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_route_status | 00h:00m:00s   | 12:00:14 Mon Jul 31 2017  |                                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_timing       | 00h:00m:05s   | 12:00:14 Mon Jul 31 2017  | Timing Summary                                                    |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_drc          | 00h:00m:05s   | 12:00:19 Mon Jul 31 2017  | bistream_checks                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 12:00:25 Mon Jul 31 2017  | Write cell checkpoint for recon_matrix_inst_0                     |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:03m:04s
	INFO: [Route 35-57] Estimated Timing Summary | WNS=1.398  | TNS=0.000  | WHS=0.039  | THS=0.000  |


Info: Running Vivado version Vivado v2016.4 (64-bit)
SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
#HD: Running implementation config_recon_matmul_int_9b_16x16_import
Writing results to: ./implement/config_recon_matmul_int_9b_16x16_import
Writing reports to: ./implement/config_recon_matmul_int_9b_16x16_import/reports

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| link_design         | 00h:00m:11s   | 12:00:27 Mon Jul 31 2017  | link_design -part xc7a100tcsg324-1 -top patmos_top                |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| read_checkpoint     | 00h:00m:03s   | 12:00:38 Mon Jul 31 2017  | Resolve blackbox for recon_matrix_inst_0                          |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:06s   | 12:00:41 Mon Jul 31 2017  | Post link_design checkpoint                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| opt_design          | 00h:00m:17s   | 12:00:47 Mon Jul 31 2017  | opt_design                                                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:06s   | 12:01:04 Mon Jul 31 2017  | Post-opt_design checkpoint                                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| place_design        | 00h:00m:53s   | 12:01:10 Mon Jul 31 2017  | place_design                                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:06s   | 12:02:03 Mon Jul 31 2017  | Post-place_design checkpoint                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| phys_opt_design     | 00h:00m:10s   | 12:02:09 Mon Jul 31 2017  | phys_opt_design                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:06s   | 12:02:19 Mon Jul 31 2017  | Post-phys_opt_design checkpoint                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| route_design        | 00h:01m:02s   | 12:02:25 Mon Jul 31 2017  | route_design                                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:06s   | 12:03:27 Mon Jul 31 2017  | Post-route_design checkpoint                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 12:03:33 Mon Jul 31 2017  |                                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_route_status | 00h:00m:00s   | 12:03:35 Mon Jul 31 2017  |                                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_timing       | 00h:00m:06s   | 12:03:35 Mon Jul 31 2017  | Timing Summary                                                    |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_drc          | 00h:00m:05s   | 12:03:41 Mon Jul 31 2017  | bistream_checks                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:03s   | 12:03:46 Mon Jul 31 2017  | Write cell checkpoint for recon_matrix_inst_0                     |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:03m:22s
	INFO: [Route 35-57] Estimated Timing Summary | WNS=1.398  | TNS=0.000  | WHS=0.039  | THS=0.000  |


Info: Running Vivado version Vivado v2016.4 (64-bit)
SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
#HD: Running implementation config_recon_matmul_int_9b_32x32_import
Writing results to: ./implement/config_recon_matmul_int_9b_32x32_import
Writing reports to: ./implement/config_recon_matmul_int_9b_32x32_import/reports

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| link_design         | 00h:00m:11s   | 12:03:50 Mon Jul 31 2017  | link_design -part xc7a100tcsg324-1 -top patmos_top                |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| read_checkpoint     | 00h:00m:03s   | 12:04:01 Mon Jul 31 2017  | Resolve blackbox for recon_matrix_inst_0                          |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:07s   | 12:04:04 Mon Jul 31 2017  | Post link_design checkpoint                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| opt_design          | 00h:00m:19s   | 12:04:11 Mon Jul 31 2017  | opt_design                                                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:07s   | 12:04:30 Mon Jul 31 2017  | Post-opt_design checkpoint                                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| place_design        | 00h:01m:00s   | 12:04:37 Mon Jul 31 2017  | place_design                                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:06s   | 12:05:37 Mon Jul 31 2017  | Post-place_design checkpoint                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| phys_opt_design     | 00h:00m:11s   | 12:05:43 Mon Jul 31 2017  | phys_opt_design                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:06s   | 12:05:54 Mon Jul 31 2017  | Post-phys_opt_design checkpoint                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| route_design        | 00h:01m:03s   | 12:06:00 Mon Jul 31 2017  | route_design                                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:06s   | 12:07:03 Mon Jul 31 2017  | Post-route_design checkpoint                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 12:07:09 Mon Jul 31 2017  |                                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_route_status | 00h:00m:00s   | 12:07:11 Mon Jul 31 2017  |                                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_timing       | 00h:00m:05s   | 12:07:11 Mon Jul 31 2017  | Timing Summary                                                    |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_drc          | 00h:00m:05s   | 12:07:16 Mon Jul 31 2017  | bistream_checks                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:03s   | 12:07:22 Mon Jul 31 2017  | Write cell checkpoint for recon_matrix_inst_0                     |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:03m:35s
	INFO: [Route 35-57] Estimated Timing Summary | WNS=1.398  | TNS=0.000  | WHS=0.039  | THS=0.000  |


Info: Running Vivado version Vivado v2016.4 (64-bit)
SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
#HD: Running implementation config_recon_minver_4b_4x4_import
Writing results to: ./implement/config_recon_minver_4b_4x4_import
Writing reports to: ./implement/config_recon_minver_4b_4x4_import/reports

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| link_design         | 00h:00m:11s   | 12:07:26 Mon Jul 31 2017  | link_design -part xc7a100tcsg324-1 -top patmos_top                |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| read_checkpoint     | 00h:00m:04s   | 12:07:37 Mon Jul 31 2017  | Resolve blackbox for recon_matrix_inst_0                          |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:06s   | 12:07:41 Mon Jul 31 2017  | Post link_design checkpoint                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| opt_design          | 00h:00m:21s   | 12:07:47 Mon Jul 31 2017  | opt_design                                                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:06s   | 12:08:08 Mon Jul 31 2017  | Post-opt_design checkpoint                                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| place_design        | 00h:00m:54s   | 12:08:15 Mon Jul 31 2017  | place_design                                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:07s   | 12:09:09 Mon Jul 31 2017  | Post-place_design checkpoint                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| phys_opt_design     | 00h:00m:10s   | 12:09:16 Mon Jul 31 2017  | phys_opt_design                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:06s   | 12:09:26 Mon Jul 31 2017  | Post-phys_opt_design checkpoint                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| route_design        | 00h:01m:02s   | 12:09:32 Mon Jul 31 2017  | route_design                                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:06s   | 12:10:34 Mon Jul 31 2017  | Post-route_design checkpoint                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 12:10:40 Mon Jul 31 2017  |                                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_route_status | 00h:00m:00s   | 12:10:42 Mon Jul 31 2017  |                                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_timing       | 00h:00m:05s   | 12:10:42 Mon Jul 31 2017  | Timing Summary                                                    |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_drc          | 00h:00m:05s   | 12:10:47 Mon Jul 31 2017  | bistream_checks                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:02s   | 12:10:53 Mon Jul 31 2017  | Write cell checkpoint for recon_matrix_inst_0                     |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:03m:29s
	INFO: [Route 35-57] Estimated Timing Summary | WNS=1.398  | TNS=0.000  | WHS=0.039  | THS=0.000  |


Info: Running Vivado version Vivado v2016.4 (64-bit)
SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
#HD: Running implementation config_recon_minver_4b_16x16_import
Writing results to: ./implement/config_recon_minver_4b_16x16_import
Writing reports to: ./implement/config_recon_minver_4b_16x16_import/reports

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| link_design         | 00h:00m:10s   | 12:10:56 Mon Jul 31 2017  | link_design -part xc7a100tcsg324-1 -top patmos_top                |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| read_checkpoint     | 00h:00m:06s   | 12:11:06 Mon Jul 31 2017  | Resolve blackbox for recon_matrix_inst_0                          |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:07s   | 12:11:12 Mon Jul 31 2017  | Post link_design checkpoint                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| opt_design          | 00h:00m:24s   | 12:11:19 Mon Jul 31 2017  | opt_design                                                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:07s   | 12:11:43 Mon Jul 31 2017  | Post-opt_design checkpoint                                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| place_design        | 00h:01m:03s   | 12:11:50 Mon Jul 31 2017  | place_design                                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:07s   | 12:12:53 Mon Jul 31 2017  | Post-place_design checkpoint                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| phys_opt_design     | 00h:00m:12s   | 12:13:00 Mon Jul 31 2017  | phys_opt_design                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:07s   | 12:13:12 Mon Jul 31 2017  | Post-phys_opt_design checkpoint                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| route_design        | 00h:01m:05s   | 12:13:19 Mon Jul 31 2017  | route_design                                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:07s   | 12:14:24 Mon Jul 31 2017  | Post-route_design checkpoint                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 12:14:31 Mon Jul 31 2017  |                                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_route_status | 00h:00m:00s   | 12:14:33 Mon Jul 31 2017  |                                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_timing       | 00h:00m:06s   | 12:14:33 Mon Jul 31 2017  | Timing Summary                                                    |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_drc          | 00h:00m:05s   | 12:14:39 Mon Jul 31 2017  | bistream_checks                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:04s   | 12:14:45 Mon Jul 31 2017  | Write cell checkpoint for recon_matrix_inst_0                     |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:03m:53s
	INFO: [Route 35-57] Estimated Timing Summary | WNS=1.398  | TNS=0.000  | WHS=0.039  | THS=0.000  |


Info: Running Vivado version Vivado v2016.4 (64-bit)
SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
#HD: Running implementation config_recon_minver_4b_32x32_import
Writing results to: ./implement/config_recon_minver_4b_32x32_import
Writing reports to: ./implement/config_recon_minver_4b_32x32_import/reports

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| link_design         | 00h:00m:10s   | 12:14:50 Mon Jul 31 2017  | link_design -part xc7a100tcsg324-1 -top patmos_top                |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| read_checkpoint     | 00h:00m:06s   | 12:15:00 Mon Jul 31 2017  | Resolve blackbox for recon_matrix_inst_0                          |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:07s   | 12:15:06 Mon Jul 31 2017  | Post link_design checkpoint                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| opt_design          | 00h:00m:24s   | 12:15:13 Mon Jul 31 2017  | opt_design                                                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:07s   | 12:15:37 Mon Jul 31 2017  | Post-opt_design checkpoint                                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| place_design        | 00h:01m:06s   | 12:15:45 Mon Jul 31 2017  | place_design                                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:08s   | 12:16:51 Mon Jul 31 2017  | Post-place_design checkpoint                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| phys_opt_design     | 00h:00m:11s   | 12:16:59 Mon Jul 31 2017  | phys_opt_design                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:08s   | 12:17:10 Mon Jul 31 2017  | Post-phys_opt_design checkpoint                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| route_design        | 00h:01m:08s   | 12:17:18 Mon Jul 31 2017  | route_design                                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:07s   | 12:18:26 Mon Jul 31 2017  | Post-route_design checkpoint                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 12:18:33 Mon Jul 31 2017  |                                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_route_status | 00h:00m:00s   | 12:18:35 Mon Jul 31 2017  |                                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_timing       | 00h:00m:06s   | 12:18:35 Mon Jul 31 2017  | Timing Summary                                                    |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_drc          | 00h:00m:06s   | 12:18:41 Mon Jul 31 2017  | bistream_checks                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:04s   | 12:18:48 Mon Jul 31 2017  | Write cell checkpoint for recon_matrix_inst_0                     |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:04m:02s
	INFO: [Route 35-57] Estimated Timing Summary | WNS=1.398  | TNS=0.000  | WHS=0.039  | THS=0.000  |


Info: Running Vivado version Vivado v2016.4 (64-bit)
SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
#HD: Running implementation config_fir2dim_import
Writing results to: ./implement/config_fir2dim_import
Writing reports to: ./implement/config_fir2dim_import/reports

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| link_design         | 00h:00m:11s   | 12:18:53 Mon Jul 31 2017  | link_design -part xc7a100tcsg324-1 -top patmos_top                |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| read_checkpoint     | 00h:00m:03s   | 12:19:04 Mon Jul 31 2017  | Resolve blackbox for recon_matrix_inst_0                          |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:06s   | 12:19:07 Mon Jul 31 2017  | Post link_design checkpoint                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| opt_design          | 00h:00m:21s   | 12:19:13 Mon Jul 31 2017  | opt_design                                                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:06s   | 12:19:34 Mon Jul 31 2017  | Post-opt_design checkpoint                                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| place_design        | 00h:00m:51s   | 12:19:40 Mon Jul 31 2017  | place_design                                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:07s   | 12:20:31 Mon Jul 31 2017  | Post-place_design checkpoint                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| phys_opt_design     | 00h:00m:09s   | 12:20:38 Mon Jul 31 2017  | phys_opt_design                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:06s   | 12:20:47 Mon Jul 31 2017  | Post-phys_opt_design checkpoint                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| route_design        | 00h:01m:00s   | 12:20:53 Mon Jul 31 2017  | route_design                                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:06s   | 12:21:53 Mon Jul 31 2017  | Post-route_design checkpoint                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 12:21:59 Mon Jul 31 2017  |                                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_route_status | 00h:00m:00s   | 12:22:01 Mon Jul 31 2017  |                                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_timing       | 00h:00m:05s   | 12:22:01 Mon Jul 31 2017  | Timing Summary                                                    |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_drc          | 00h:00m:05s   | 12:22:06 Mon Jul 31 2017  | bistream_checks                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:02s   | 12:22:12 Mon Jul 31 2017  | Write cell checkpoint for recon_matrix_inst_0                     |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:03m:21s
	INFO: [Route 35-57] Estimated Timing Summary | WNS=1.398  | TNS=0.000  | WHS=0.039  | THS=0.000  |



| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| pr_verify           | 00h:03m:17s   | 12:22:15 Mon Jul 31 2017  | 10 Configurations                                                 |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_bitstream     | 00h:01m:14s   | 12:25:33 Mon Jul 31 2017  | config_recon_matmul_float_9b_4x4_implement                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_bitstream     | 00h:01m:16s   | 12:26:48 Mon Jul 31 2017  | config_recon_matmul_float_9b_16x16_import                         |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_bitstream     | 00h:01m:20s   | 12:28:04 Mon Jul 31 2017  | config_recon_matmul_float_9b_32x32_import                         |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_bitstream     | 00h:01m:11s   | 12:29:24 Mon Jul 31 2017  | config_recon_matmul_int_9b_4x4_import                             |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_bitstream     | 00h:01m:13s   | 12:30:36 Mon Jul 31 2017  | config_recon_matmul_int_9b_16x16_import                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_bitstream     | 00h:01m:16s   | 12:31:50 Mon Jul 31 2017  | config_recon_matmul_int_9b_32x32_import                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_bitstream     | 00h:01m:13s   | 12:33:06 Mon Jul 31 2017  | config_recon_minver_4b_4x4_import                                 |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_bitstream     | 00h:01m:19s   | 12:34:19 Mon Jul 31 2017  | config_recon_minver_4b_16x16_import                               |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_bitstream     | 00h:01m:21s   | 12:35:39 Mon Jul 31 2017  | config_recon_minver_4b_32x32_import                               |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_bitstream     | 00h:01m:14s   | 12:37:01 Mon Jul 31 2017  | config_fir2dim_import                                             |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
