{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1537462868972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1537462868978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 20 11:01:08 2018 " "Processing started: Thu Sep 20 11:01:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1537462868978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537462868978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_TEST -c FPGA_TEST " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_TEST -c FPGA_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537462868978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1537462869582 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1537462869582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537462883660 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537462883660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537462883660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-reg_arch " "Found design unit 1: registrador-reg_arch" {  } { { "registrador.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/registrador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537462883664 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537462883664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537462883664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divPor2 " "Found design unit 1: divisorGenerico-divPor2" {  } { { "divisorGenerico.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537462883667 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537462883667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537462883667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537462883673 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537462883673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537462883673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_TEST-Behavior " "Found design unit 1: FPGA_TEST-Behavior" {  } { { "FPGA_TEST.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/FPGA_TEST.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537462883676 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_TEST " "Found entity 1: FPGA_TEST" {  } { { "FPGA_TEST.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/FPGA_TEST.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537462883676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537462883676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculadora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculadora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculadora-comportamento " "Found design unit 1: calculadora-comportamento" {  } { { "calculadora.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/calculadora.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537462883681 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculadora " "Found entity 1: calculadora" {  } { { "calculadora.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/calculadora.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537462883681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537462883681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxodados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxodados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxoDados-simples " "Found design unit 1: fluxoDados-simples" {  } { { "fluxoDados.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/fluxoDados.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537462883685 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxoDados " "Found entity 1: fluxoDados" {  } { { "fluxoDados.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/fluxoDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537462883685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537462883685 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "DIN fluxoDados.vhd(25) " "VHDL Association List error at fluxoDados.vhd(25): formal \"DIN\" does not exist" {  } { { "fluxoDados.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/fluxoDados.vhd" 25 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1537462883687 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "d fluxoDados.vhd(25) " "VHDL error at fluxoDados.vhd(25): formal port or parameter \"d\" must have actual or default value" {  } { { "fluxoDados.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/fluxoDados.vhd" 25 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1537462883687 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "d registrador.vhd(7) " "HDL error at registrador.vhd(7): see declaration for object \"d\"" {  } { { "registrador.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/registrador.vhd" 7 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537462883687 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "clk fluxoDados.vhd(25) " "VHDL error at fluxoDados.vhd(25): formal port or parameter \"clk\" must have actual or default value" {  } { { "fluxoDados.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/fluxoDados.vhd" 25 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1537462883687 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "clk registrador.vhd(8) " "HDL error at registrador.vhd(8): see declaration for object \"clk\"" {  } { { "registrador.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/registrador.vhd" 8 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537462883687 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "enable fluxoDados.vhd(25) " "VHDL error at fluxoDados.vhd(25): formal port or parameter \"enable\" must have actual or default value" {  } { { "fluxoDados.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/fluxoDados.vhd" 25 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1537462883687 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "enable registrador.vhd(9) " "HDL error at registrador.vhd(9): see declaration for object \"enable\"" {  } { { "registrador.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/registrador.vhd" 9 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537462883687 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "reset fluxoDados.vhd(25) " "VHDL error at fluxoDados.vhd(25): formal port or parameter \"reset\" must have actual or default value" {  } { { "fluxoDados.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/fluxoDados.vhd" 25 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1537462883687 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "reset registrador.vhd(10) " "HDL error at registrador.vhd(10): see declaration for object \"reset\"" {  } { { "registrador.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/registrador.vhd" 10 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537462883687 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1537462883863 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 20 11:01:23 2018 " "Processing ended: Thu Sep 20 11:01:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1537462883863 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1537462883863 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1537462883863 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1537462883863 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 1  " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1537462884501 ""}
