+--------------------------+----------------------+--------------+----------------------+
| Package                  | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+--------------------------+----------------------+--------------+----------------------+
| 1327_concrete_in_generic | Bounded { width: 3 } | 1            | 7                    |
+--------------------------+----------------------+--------------+----------------------+
OK
+---------+----------------------+--------------+----------------------+
| Package | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------+----------------------+--------------+----------------------+
| 1_mul   | Bounded { width: 3 } | 10           | 2758                 |
+---------+----------------------+--------------+----------------------+
OK
+---------+----------------------+--------------+----------------------+
| Package | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------+----------------------+--------------+----------------------+
| 2_div   | Bounded { width: 3 } | 25           | 2772                 |
+---------+----------------------+--------------+----------------------+
OK
+---------+----------------------+--------------+----------------------+
| Package | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------+----------------------+--------------+----------------------+
| 3_add   | Bounded { width: 3 } | 10           | 2756                 |
+---------+----------------------+--------------+----------------------+
OK
+---------+----------------------+--------------+----------------------+
| Package | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------+----------------------+--------------+----------------------+
| 4_sub   | Bounded { width: 3 } | 16           | 3462                 |
+---------+----------------------+--------------+----------------------+
OK
+---------+----------------------+--------------+----------------------+
| Package | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------+----------------------+--------------+----------------------+
| 5_over  | Bounded { width: 3 } | 23           | 3474                 |
+---------+----------------------+--------------+----------------------+
OK
+---------+----------------------+--------------+----------------------+
| Package | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------+----------------------+--------------+----------------------+
| 6       | Bounded { width: 3 } | 70           | 38799                |
+---------+----------------------+--------------+----------------------+
OK
+---------+----------------------+--------------+----------------------+
| Package | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------+----------------------+--------------+----------------------+
| 6_array | Bounded { width: 3 } | 533          | 4215                 |
+---------+----------------------+--------------+----------------------+
OK
+---------+----------------------+--------------+----------------------+
| Package | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------+----------------------+--------------+----------------------+
| 7       | Bounded { width: 3 } | 70           | 19350                |
+---------+----------------------+--------------+----------------------+
OK
+------------+----------------------+--------------+----------------------+
| Package    | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+------------+----------------------+--------------+----------------------+
| 7_function | Bounded { width: 3 } | 277          | 3034                 |
+------------+----------------------+--------------+----------------------+
OK
+------------------------------+----------------------+--------------+----------------------+
| Package                      | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+------------------------------+----------------------+--------------+----------------------+
| arithmetic_binary_operations | Bounded { width: 3 } | 17           | 2771                 |
+------------------------------+----------------------+--------------+----------------------+
OK
+---------------+----------------------+--------------+----------------------+
| Package       | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------------+----------------------+--------------+----------------------+
| array_dynamic | Bounded { width: 3 } | 116          | 3731                 |
+---------------+----------------------+--------------+----------------------+
OK
+----------+----------------------+--------------+----------------------+
| Package  | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+----------+----------------------+--------------+----------------------+
| array_eq | Bounded { width: 3 } | 32           | 37                   |
+----------+----------------------+--------------+----------------------+
OK
+-----------+----------------------+--------------+----------------------+
| Package   | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-----------+----------------------+--------------+----------------------+
| array_len | Bounded { width: 3 } | 20           | 72                   |
+-----------+----------------------+--------------+----------------------+
OK
+-----------+----------------------+--------------+----------------------+
| Package   | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-----------+----------------------+--------------+----------------------+
| array_neq | Bounded { width: 3 } | 159          | 132                  |
+-----------+----------------------+--------------+----------------------+
OK
+------------+----------------------+--------------+----------------------+
| Package    | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+------------+----------------------+--------------+----------------------+
| array_sort | Bounded { width: 3 } | 34           | 82                   |
+------------+----------------------+--------------+----------------------+
OK
+---------+----------------------+--------------+----------------------+
| Package | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------+----------------------+--------------+----------------------+
| assert  | Bounded { width: 3 } | 1            | 6                    |
+---------+----------------------+--------------+----------------------+
OK
+------------------+----------------------+--------------+----------------------+
| Package          | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+------------------+----------------------+--------------+----------------------+
| assert_statement | Bounded { width: 3 } | 1            | 7                    |
+------------------+----------------------+--------------+----------------------+
OK
+-----------+----------------------+--------------+----------------------+
| Package   | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-----------+----------------------+--------------+----------------------+
| assign_ex | Bounded { width: 3 } | 2            | 7                    |
+-----------+----------------------+--------------+----------------------+
OK
+---------+----------------------+--------------+----------------------+
| Package | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------+----------------------+--------------+----------------------+
| bit_and | Bounded { width: 3 } | 24           | 4106                 |
+---------+----------------------+--------------+----------------------+
OK
+---------------------+----------------------+--------------+----------------------+
| Package             | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------------------+----------------------+--------------+----------------------+
| bit_shifts_comptime | Bounded { width: 3 } | 13           | 2825                 |
+---------------------+----------------------+--------------+----------------------+
OK
+--------------------+----------------------+--------------+----------------------+
| Package            | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+--------------------+----------------------+--------------+----------------------+
| bit_shifts_runtime | Bounded { width: 3 } | 780          | 3840                 |
+--------------------+----------------------+--------------+----------------------+
OK
+---------+----------------------+--------------+----------------------+
| Package | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------+----------------------+--------------+----------------------+
| blake3  | Bounded { width: 3 } | 70           | 18774                |
+---------+----------------------+--------------+----------------------+
OK
+----------+----------------------+--------------+----------------------+
| Package  | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+----------+----------------------+--------------+----------------------+
| bool_not | Bounded { width: 3 } | 1            | 6                    |
+----------+----------------------+--------------+----------------------+
OK
+---------+----------------------+--------------+----------------------+
| Package | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------+----------------------+--------------+----------------------+
| bool_or | Bounded { width: 3 } | 3            | 8                    |
+---------+----------------------+--------------+----------------------+
OK
+-------------------------+----------------------+--------------+----------------------+
| Package                 | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-------------------------+----------------------+--------------+----------------------+
| brillig_acir_as_brillig | Bounded { width: 3 } | 8            | 2750                 |
+-------------------------+----------------------+--------------+----------------------+
OK
+------------------+----------------------+--------------+----------------------+
| Package          | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+------------------+----------------------+--------------+----------------------+
| brillig_array_eq | Bounded { width: 3 } | 1            | 5                    |
+------------------+----------------------+--------------+----------------------+
OK
+----------------+----------------------+--------------+----------------------+
| Package        | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+----------------+----------------------+--------------+----------------------+
| brillig_arrays | Bounded { width: 3 } | 2            | 5                    |
+----------------+----------------------+--------------+----------------------+
OK
+-----------------+----------------------+--------------+----------------------+
| Package         | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-----------------+----------------------+--------------+----------------------+
| brillig_blake2s | Bounded { width: 3 } | 70           | 128                  |
+-----------------+----------------------+--------------+----------------------+
OK
+----------------+----------------------+--------------+----------------------+
| Package        | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+----------------+----------------------+--------------+----------------------+
| brillig_blake3 | Bounded { width: 3 } | 1            | 5                    |
+----------------+----------------------+--------------+----------------------+
OK
+---------------+----------------------+--------------+----------------------+
| Package       | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------------+----------------------+--------------+----------------------+
| brillig_calls | Bounded { width: 3 } | 9            | 2750                 |
+---------------+----------------------+--------------+----------------------+
OK
+---------------------+----------------------+--------------+----------------------+
| Package             | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------------------+----------------------+--------------+----------------------+
| brillig_calls_array | Bounded { width: 3 } | 6            | 2750                 |
+---------------------+----------------------+--------------+----------------------+
OK
+----------------------------+----------------------+--------------+----------------------+
| Package                    | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+----------------------------+----------------------+--------------+----------------------+
| brillig_calls_conditionals | Bounded { width: 3 } | 9            | 2752                 |
+----------------------------+----------------------+--------------+----------------------+
OK
+---------------------+----------------------+--------------+----------------------+
| Package             | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------------------+----------------------+--------------+----------------------+
| brillig_conditional | Bounded { width: 3 } | 6            | 9                    |
+---------------------+----------------------+--------------+----------------------+
OK
+-------------+----------------------+--------------+----------------------+
| Package     | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-------------+----------------------+--------------+----------------------+
| brillig_cow | Bounded { width: 3 } | 1            | 5                    |
+-------------+----------------------+--------------+----------------------+
OK
+-------------------------+----------------------+--------------+----------------------+
| Package                 | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-------------------------+----------------------+--------------+----------------------+
| brillig_ecdsa_secp256k1 | Bounded { width: 3 } | 162          | 251                  |
+-------------------------+----------------------+--------------+----------------------+
OK
+-------------------------+----------------------+--------------+----------------------+
| Package                 | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-------------------------+----------------------+--------------+----------------------+
| brillig_ecdsa_secp256r1 | Bounded { width: 3 } | 162          | 251                  |
+-------------------------+----------------------+--------------+----------------------+
OK
+-----------------------+----------------------+--------------+----------------------+
| Package               | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-----------------------+----------------------+--------------+----------------------+
| brillig_fns_as_values | Bounded { width: 3 } | 25           | 3465                 |
+-----------------------+----------------------+--------------+----------------------+
OK
+-----------------------+----------------------+--------------+----------------------+
| Package               | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-----------------------+----------------------+--------------+----------------------+
| brillig_hash_to_field | Bounded { width: 3 } | 1            | 6                    |
+-----------------------+----------------------+--------------+----------------------+
OK
+---------------------------+----------------------+--------------+----------------------+
| Package                   | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------------------------+----------------------+--------------+----------------------+
| brillig_identity_function | Bounded { width: 3 } | 9            | 11                   |
+---------------------------+----------------------+--------------+----------------------+
OK
+----------------+----------------------+--------------+----------------------+
| Package        | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+----------------+----------------------+--------------+----------------------+
| brillig_keccak | Bounded { width: 3 } | 132          | 3062                 |
+----------------+----------------------+--------------+----------------------+
OK
+--------------+----------------------+--------------+----------------------+
| Package      | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+--------------+----------------------+--------------+----------------------+
| brillig_loop | Bounded { width: 3 } | 1            | 6                    |
+--------------+----------------------+--------------+----------------------+
OK
+-----------------------+----------------------+--------------+----------------------+
| Package               | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-----------------------+----------------------+--------------+----------------------+
| brillig_nested_arrays | Bounded { width: 3 } | 3            | 6                    |
+-----------------------+----------------------+--------------+----------------------+
OK
+-------------+----------------------+--------------+----------------------+
| Package     | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-------------+----------------------+--------------+----------------------+
| brillig_not | Bounded { width: 3 } | 24           | 2785                 |
+-------------+----------------------+--------------+----------------------+
OK
+------------------+----------------------+--------------+----------------------+
| Package          | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+------------------+----------------------+--------------+----------------------+
| brillig_pedersen | Bounded { width: 3 } | 1            | 5                    |
+------------------+----------------------+--------------+----------------------+
OK
+-------------------+----------------------+--------------+----------------------+
| Package           | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-------------------+----------------------+--------------+----------------------+
| brillig_recursion | Bounded { width: 3 } | 3            | 2746                 |
+-------------------+----------------------+--------------+----------------------+
OK
+--------------------+----------------------+--------------+----------------------+
| Package            | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+--------------------+----------------------+--------------+----------------------+
| brillig_references | Bounded { width: 3 } | 1            | 5                    |
+--------------------+----------------------+--------------+----------------------+
OK
+--------------------+----------------------+--------------+----------------------+
| Package            | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+--------------------+----------------------+--------------+----------------------+
| brillig_scalar_mul | Bounded { width: 3 } | 1            | 9                    |
+--------------------+----------------------+--------------+----------------------+
OK
+-----------------+----------------------+--------------+----------------------+
| Package         | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-----------------+----------------------+--------------+----------------------+
| brillig_schnorr | Bounded { width: 3 } | 1            | 5                    |
+-----------------+----------------------+--------------+----------------------+
OK
+----------------+----------------------+--------------+----------------------+
| Package        | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+----------------+----------------------+--------------+----------------------+
| brillig_sha256 | Bounded { width: 3 } | 65           | 122                  |
+----------------+----------------------+--------------+----------------------+
OK
+----------------+----------------------+--------------+----------------------+
| Package        | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+----------------+----------------------+--------------+----------------------+
| brillig_slices | Bounded { width: 3 } | 1            | 5                    |
+----------------+----------------------+--------------+----------------------+
OK
+---------------------+----------------------+--------------+----------------------+
| Package             | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------------------+----------------------+--------------+----------------------+
| brillig_to_be_bytes | Bounded { width: 3 } | 1            | 36                   |
+---------------------+----------------------+--------------+----------------------+
OK
+-----------------+----------------------+--------------+----------------------+
| Package         | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-----------------+----------------------+--------------+----------------------+
| brillig_to_bits | Bounded { width: 3 } | 1            | 5                    |
+-----------------+----------------------+--------------+----------------------+
OK
+---------------------+----------------------+--------------+----------------------+
| Package             | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------------------+----------------------+--------------+----------------------+
| brillig_to_le_bytes | Bounded { width: 3 } | 1            | 36                   |
+---------------------+----------------------+--------------+----------------------+
OK
+-------------------+----------------------+--------------+----------------------+
| Package           | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-------------------+----------------------+--------------+----------------------+
| brillig_top_level | Bounded { width: 3 } | 1            | 8                    |
+-------------------+----------------------+--------------+----------------------+
OK
+----------------------------+----------------------+--------------+----------------------+
| Package                    | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+----------------------------+----------------------+--------------+----------------------+
| brillig_unitialised_arrays | Bounded { width: 3 } | 5            | 17                   |
+----------------------------+----------------------+--------------+----------------------+
OK
+-----------+----------------------+--------------+----------------------+
| Package   | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-----------+----------------------+--------------+----------------------+
| cast_bool | Bounded { width: 3 } | 5            | 9                    |
+-----------+----------------------+--------------+----------------------+
OK
+------------------+----------------------+--------------+----------------------+
| Package          | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+------------------+----------------------+--------------+----------------------+
| closures_mut_ref | Bounded { width: 3 } | 1            | 6                    |
+------------------+----------------------+--------------+----------------------+
OK
+---------------+----------------------+--------------+----------------------+
| Package       | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------------+----------------------+--------------+----------------------+
| conditional_1 | Bounded { width: 3 } | 6916         | 38799                |
+---------------+----------------------+--------------+----------------------+
OK
+---------------+----------------------+--------------+----------------------+
| Package       | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------------+----------------------+--------------+----------------------+
| conditional_2 | Bounded { width: 3 } | 20           | 2764                 |
+---------------+----------------------+--------------+----------------------+
OK
+----------------------------+----------------------+--------------+----------------------+
| Package                    | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+----------------------------+----------------------+--------------+----------------------+
| conditional_regression_421 | Bounded { width: 3 } | 25           | 2769                 |
+----------------------------+----------------------+--------------+----------------------+
OK
+----------------------------+----------------------+--------------+----------------------+
| Package                    | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+----------------------------+----------------------+--------------+----------------------+
| conditional_regression_661 | Bounded { width: 3 } | 32           | 2782                 |
+----------------------------+----------------------+--------------+----------------------+
OK
+--------------------------------------+----------------------+--------------+----------------------+
| Package                              | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+--------------------------------------+----------------------+--------------+----------------------+
| conditional_regression_short_circuit | Bounded { width: 3 } | 96           | 38799                |
+--------------------------------------+----------------------+--------------+----------------------+
OK
+--------------+----------------------+--------------+----------------------+
| Package      | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+--------------+----------------------+--------------+----------------------+
| custom_entry | Bounded { width: 3 } | 1            | 6                    |
+--------------+----------------------+--------------+----------------------+
OK
+------------+----------------------+--------------+----------------------+
| Package    | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+------------+----------------------+--------------+----------------------+
| debug_logs | Bounded { width: 3 } | 32           | 10                   |
+------------+----------------------+--------------+----------------------+
OK
+------------------+----------------------+--------------+----------------------+
| Package          | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+------------------+----------------------+--------------+----------------------+
| distinct_keyword | Bounded { width: 3 } | 3            | 11                   |
+------------------+----------------------+--------------+----------------------+
OK
+-----------------+----------------------+--------------+----------------------+
| Package         | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-----------------+----------------------+--------------+----------------------+
| ecdsa_secp256k1 | Bounded { width: 3 } | 233          | 41049                |
+-----------------+----------------------+--------------+----------------------+
OK
+-----------------+----------------------+--------------+----------------------+
| Package         | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-----------------+----------------------+--------------+----------------------+
| ecdsa_secp256r1 | Bounded { width: 3 } | 162          | 67331                |
+-----------------+----------------------+--------------+----------------------+
OK
+---------+----------------------+--------------+----------------------+
| Package | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------+----------------------+--------------+----------------------+
| eddsa   | Bounded { width: 3 } | 46279        | 46239                |
+---------+----------------------+--------------+----------------------+
OK
+-----------------+----------------------+--------------+----------------------+
| Package         | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-----------------+----------------------+--------------+----------------------+
| field_attribute | Bounded { width: 3 } | 5            | 2749                 |
+-----------------+----------------------+--------------+----------------------+
OK
+----------+----------------------+--------------+----------------------+
| Package  | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+----------+----------------------+--------------+----------------------+
| generics | Bounded { width: 3 } | 1            | 6                    |
+----------+----------------------+--------------+----------------------+
OK
+---------------+----------------------+--------------+----------------------+
| Package       | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------------+----------------------+--------------+----------------------+
| global_consts | Bounded { width: 3 } | 167          | 143                  |
+---------------+----------------------+--------------+----------------------+
OK
+---------------+----------------------+--------------+----------------------+
| Package       | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------------+----------------------+--------------+----------------------+
| hash_to_field | Bounded { width: 3 } | 96           | 19428                |
+---------------+----------------------+--------------+----------------------+
OK
+------------------------+----------------------+--------------+----------------------+
| Package                | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+------------------------+----------------------+--------------+----------------------+
| higher_order_functions | Bounded { width: 3 } | 1            | 7                    |
+------------------------+----------------------+--------------+----------------------+
OK
+---------------+----------------------+--------------+----------------------+
| Package       | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------------+----------------------+--------------+----------------------+
| if_else_chain | Bounded { width: 3 } | 36           | 2779                 |
+---------------+----------------------+--------------+----------------------+
OK
+---------+----------------------+--------------+----------------------+
| Package | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------+----------------------+--------------+----------------------+
| import  | Bounded { width: 3 } | 5            | 9                    |
+---------+----------------------+--------------+----------------------+
OK
+------------------------+----------------------+--------------+----------------------+
| Package                | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+------------------------+----------------------+--------------+----------------------+
| integer_array_indexing | Bounded { width: 3 } | 4            | 2749                 |
+------------------------+----------------------+--------------+----------------------+
OK
+-----------+----------------------+--------------+----------------------+
| Package   | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-----------+----------------------+--------------+----------------------+
| keccak256 | Bounded { width: 3 } | 76           | 54830                |
+-----------+----------------------+--------------+----------------------+
OK
+---------------+----------------------+--------------+----------------------+
| Package       | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------------+----------------------+--------------+----------------------+
| main_bool_arg | Bounded { width: 3 } | 8            | 12                   |
+---------------+----------------------+--------------+----------------------+
OK
+---------------+----------------------+--------------+----------------------+
| Package       | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------------+----------------------+--------------+----------------------+
| merkle_insert | Bounded { width: 3 } | 1973         | 29032                |
+---------------+----------------------+--------------+----------------------+
OK
+---------------------+----------------------+--------------+----------------------+
| Package             | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------------------+----------------------+--------------+----------------------+
| missing_closure_env | Bounded { width: 3 } | 1            | 6                    |
+---------------------+----------------------+--------------+----------------------+
OK
+---------+----------------------+--------------+----------------------+
| Package | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------+----------------------+--------------+----------------------+
| modules | Bounded { width: 3 } | 5            | 10                   |
+---------+----------------------+--------------+----------------------+
OK
+--------------+----------------------+--------------+----------------------+
| Package      | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+--------------+----------------------+--------------+----------------------+
| modules_more | Bounded { width: 3 } | 5            | 9                    |
+--------------+----------------------+--------------+----------------------+
OK
+---------+----------------------+--------------+----------------------+
| Package | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------+----------------------+--------------+----------------------+
| modulus | Bounded { width: 3 } | 286          | 291                  |
+---------+----------------------+--------------+----------------------+
OK
+----------------------+----------------------+--------------+----------------------+
| Package              | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+----------------------+----------------------+--------------+----------------------+
| nested_array_dynamic | Bounded { width: 3 } | 4447         | 13842                |
+----------------------+----------------------+--------------+----------------------+
OK
+-----------------------+----------------------+--------------+----------------------+
| Package               | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-----------------------+----------------------+--------------+----------------------+
| nested_array_in_slice | Bounded { width: 3 } | 1700         | 12548                |
+-----------------------+----------------------+--------------+----------------------+
OK
+----------------------------+----------------------+--------------+----------------------+
| Package                    | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+----------------------------+----------------------+--------------+----------------------+
| nested_arrays_from_brillig | Bounded { width: 3 } | 3            | 7                    |
+----------------------------+----------------------+--------------+----------------------+
OK
+----------------------+----------------------+--------------+----------------------+
| Package              | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+----------------------+----------------------+--------------+----------------------+
| operator_overloading | Bounded { width: 3 } | 339          | 8214                 |
+----------------------+----------------------+--------------+----------------------+
OK
+----------------+----------------------+--------------+----------------------+
| Package        | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+----------------+----------------------+--------------+----------------------+
| pedersen_check | Bounded { width: 3 } | 16           | 28858                |
+----------------+----------------------+--------------+----------------------+
OK
+---------------------+----------------------+--------------+----------------------+
| Package             | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------------------+----------------------+--------------+----------------------+
| pedersen_commitment | Bounded { width: 3 } | 3            | 28742                |
+---------------------+----------------------+--------------+----------------------+
OK
+---------------+----------------------+--------------+----------------------+
| Package       | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------------+----------------------+--------------+----------------------+
| pedersen_hash | Bounded { width: 3 } | 2            | 28742                |
+---------------+----------------------+--------------+----------------------+
OK
+---------------------+----------------------+--------------+----------------------+
| Package             | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------------------+----------------------+--------------+----------------------+
| poseidon_bn254_hash | Bounded { width: 3 } | 4914         | 4921                 |
+---------------------+----------------------+--------------+----------------------+
OK
+-----------------------+----------------------+--------------+----------------------+
| Package               | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-----------------------+----------------------+--------------+----------------------+
| poseidonsponge_x5_254 | Bounded { width: 3 } | 5522         | 5527                 |
+-----------------------+----------------------+--------------+----------------------+
OK
+---------+----------------------+--------------+----------------------+
| Package | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------+----------------------+--------------+----------------------+
| pred_eq | Bounded { width: 3 } | 1            | 6                    |
+---------+----------------------+--------------+----------------------+
OK
+---------+----------------------+--------------+----------------------+
| Package | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------+----------------------+--------------+----------------------+
| prelude | Bounded { width: 3 } | 2            | 5                    |
+---------+----------------------+--------------+----------------------+
OK
+------------+----------------------+--------------+----------------------+
| Package    | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+------------+----------------------+--------------+----------------------+
| references | Bounded { width: 3 } | 1            | 6                    |
+------------+----------------------+--------------+----------------------+
OK
+------------+----------------------+--------------+----------------------+
| Package    | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+------------+----------------------+--------------+----------------------+
| regression | Bounded { width: 3 } | 207          | 4130                 |
+------------+----------------------+--------------+----------------------+
OK
+-----------------+----------------------+--------------+----------------------+
| Package         | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-----------------+----------------------+--------------+----------------------+
| regression_2660 | Bounded { width: 3 } | 13           | 2755                 |
+-----------------+----------------------+--------------+----------------------+
OK
+-----------------+----------------------+--------------+----------------------+
| Package         | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-----------------+----------------------+--------------+----------------------+
| regression_2854 | Bounded { width: 3 } | 11           | 2772                 |
+-----------------+----------------------+--------------+----------------------+
OK
+-----------------+----------------------+--------------+----------------------+
| Package         | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-----------------+----------------------+--------------+----------------------+
| regression_3394 | Bounded { width: 3 } | 1            | 5                    |
+-----------------+----------------------+--------------+----------------------+
OK
+-----------------+----------------------+--------------+----------------------+
| Package         | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-----------------+----------------------+--------------+----------------------+
| regression_3607 | Bounded { width: 3 } | 47           | 2791                 |
+-----------------+----------------------+--------------+----------------------+
OK
+-----------------+----------------------+--------------+----------------------+
| Package         | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-----------------+----------------------+--------------+----------------------+
| regression_3889 | Bounded { width: 3 } | 2            | 8                    |
+-----------------+----------------------+--------------+----------------------+
OK
+-----------------------------+----------------------+--------------+----------------------+
| Package                     | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-----------------------------+----------------------+--------------+----------------------+
| regression_mem_op_predicate | Bounded { width: 3 } | 44           | 3536                 |
+-----------------------------+----------------------+--------------+----------------------+
OK
+-----------------------------------+----------------------+--------------+----------------------+
| Package                           | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-----------------------------------+----------------------+--------------+----------------------+
| regression_method_cannot_be_found | Bounded { width: 3 } | 1            | 5                    |
+-----------------------------------+----------------------+--------------+----------------------+
OK
+---------+----------------------+--------------+----------------------+
| Package | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------+----------------------+--------------+----------------------+
| schnorr | Bounded { width: 3 } | 108          | 50240                |
+---------+----------------------+--------------+----------------------+
OK
+---------+----------------------+--------------+----------------------+
| Package | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------+----------------------+--------------+----------------------+
| sha256  | Bounded { width: 3 } | 75           | 38799                |
+---------+----------------------+--------------+----------------------+
OK
+-----------+----------------------+--------------+----------------------+
| Package   | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-----------+----------------------+--------------+----------------------+
| sha2_byte | Bounded { width: 3 } | 39693        | 153436               |
+-----------+----------------------+--------------+----------------------+
OK
+------------------------------+----------------------+--------------+----------------------+
| Package                      | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+------------------------------+----------------------+--------------+----------------------+
| side_effects_constrain_array | Bounded { width: 3 } | 9            | 2754                 |
+------------------------------+----------------------+--------------+----------------------+
OK
+-------------------+----------------------+--------------+----------------------+
| Package           | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-------------------+----------------------+--------------+----------------------+
| signed_arithmetic | Bounded { width: 3 } | 190          | 2922                 |
+-------------------+----------------------+--------------+----------------------+
OK
+-------------------+----------------------+--------------+----------------------+
| Package           | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-------------------+----------------------+--------------+----------------------+
| signed_comparison | Bounded { width: 3 } | 162          | 300                  |
+-------------------+----------------------+--------------+----------------------+
OK
+-----------------+----------------------+--------------+----------------------+
| Package         | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-----------------+----------------------+--------------+----------------------+
| signed_division | Bounded { width: 3 } | 190          | 3649                 |
+-----------------+----------------------+--------------+----------------------+
OK
+-----------------+----------------------+--------------+----------------------+
| Package         | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-----------------+----------------------+--------------+----------------------+
| simple_2d_array | Bounded { width: 3 } | 4            | 9                    |
+-----------------+----------------------+--------------+----------------------+
OK
+------------------------+----------------------+--------------+----------------------+
| Package                | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+------------------------+----------------------+--------------+----------------------+
| simple_add_and_ret_arr | Bounded { width: 3 } | 1            | 7                    |
+------------------------+----------------------+--------------+----------------------+
OK
+----------------+----------------------+--------------+----------------------+
| Package        | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+----------------+----------------------+--------------+----------------------+
| simple_bitwise | Bounded { width: 3 } | 17           | 8214                 |
+----------------+----------------------+--------------+----------------------+
OK
+-------------------+----------------------+--------------+----------------------+
| Package           | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-------------------+----------------------+--------------+----------------------+
| simple_comparison | Bounded { width: 3 } | 27           | 3480                 |
+-------------------+----------------------+--------------+----------------------+
OK
+------------+----------------------+--------------+----------------------+
| Package    | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+------------+----------------------+--------------+----------------------+
| simple_mut | Bounded { width: 3 } | 1            | 7                    |
+------------+----------------------+--------------+----------------------+
OK
+------------+----------------------+--------------+----------------------+
| Package    | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+------------+----------------------+--------------+----------------------+
| simple_not | Bounded { width: 3 } | 2            | 8                    |
+------------+----------------------+--------------+----------------------+
OK
+--------------+----------------------+--------------+----------------------+
| Package      | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+--------------+----------------------+--------------+----------------------+
| simple_print | Bounded { width: 3 } | 2            | 6                    |
+--------------+----------------------+--------------+----------------------+
OK
+-------------------------+----------------------+--------------+----------------------+
| Package                 | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-------------------------+----------------------+--------------+----------------------+
| simple_program_addition | Bounded { width: 3 } | 1            | 7                    |
+-------------------------+----------------------+--------------+----------------------+
OK
+--------------+----------------------+--------------+----------------------+
| Package      | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+--------------+----------------------+--------------+----------------------+
| simple_radix | Bounded { width: 3 } | 6            | 10                   |
+--------------+----------------------+--------------+----------------------+
OK
+---------------+----------------------+--------------+----------------------+
| Package       | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------------+----------------------+--------------+----------------------+
| simple_shield | Bounded { width: 3 } | 36           | 29032                |
+---------------+----------------------+--------------+----------------------+
OK
+-------------------------+----------------------+--------------+----------------------+
| Package                 | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-------------------------+----------------------+--------------+----------------------+
| simple_shift_left_right | Bounded { width: 3 } | 14           | 2981                 |
+-------------------------+----------------------+--------------+----------------------+
OK
+---------------------+----------------------+--------------+----------------------+
| Package             | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------------------+----------------------+--------------+----------------------+
| slice_dynamic_index | Bounded { width: 3 } | 2410         | 10869                |
+---------------------+----------------------+--------------+----------------------+
OK
+---------+----------------------+--------------+----------------------+
| Package | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------+----------------------+--------------+----------------------+
| slices  | Bounded { width: 3 } | 602          | 4490                 |
+---------+----------------------+--------------+----------------------+
OK
+---------+----------------------+--------------+----------------------+
| Package | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------+----------------------+--------------+----------------------+
| strings | Bounded { width: 3 } | 31           | 14373                |
+---------+----------------------+--------------+----------------------+
OK
+---------------------+----------------------+--------------+----------------------+
| Package             | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------------------+----------------------+--------------+----------------------+
| struct_array_inputs | Bounded { width: 3 } | 1            | 7                    |
+---------------------+----------------------+--------------+----------------------+
OK
+------------------------+----------------------+--------------+----------------------+
| Package                | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+------------------------+----------------------+--------------+----------------------+
| struct_fields_ordering | Bounded { width: 3 } | 2            | 9                    |
+------------------------+----------------------+--------------+----------------------+
OK
+------------+----------------------+--------------+----------------------+
| Package    | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+------------+----------------------+--------------+----------------------+
| submodules | Bounded { width: 3 } | 3            | 8                    |
+------------+----------------------+--------------+----------------------+
OK
+---------------------+----------------------+--------------+----------------------+
| Package             | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------------------+----------------------+--------------+----------------------+
| to_bytes_consistent | Bounded { width: 3 } | 62           | 66                   |
+---------------------+----------------------+--------------+----------------------+
OK
+-------------+----------------------+--------------+----------------------+
| Package     | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-------------+----------------------+--------------+----------------------+
| to_le_bytes | Bounded { width: 3 } | 66           | 153                  |
+-------------+----------------------+--------------+----------------------+
OK
+--------------------+----------------------+--------------+----------------------+
| Package            | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+--------------------+----------------------+--------------+----------------------+
| traits_in_crates_1 | Bounded { width: 3 } | 1            | 7                    |
+--------------------+----------------------+--------------+----------------------+
OK
+--------------------+----------------------+--------------+----------------------+
| Package            | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+--------------------+----------------------+--------------+----------------------+
| traits_in_crates_2 | Bounded { width: 3 } | 1            | 7                    |
+--------------------+----------------------+--------------+----------------------+
OK
+--------------+----------------------+--------------+----------------------+
| Package      | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+--------------+----------------------+--------------+----------------------+
| tuple_inputs | Bounded { width: 3 } | 48           | 3678                 |
+--------------+----------------------+--------------+----------------------+
OK
+---------+----------------------+--------------+----------------------+
| Package | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------+----------------------+--------------+----------------------+
| tuples  | Bounded { width: 3 } | 2            | 7                    |
+---------+----------------------+--------------+----------------------+
OK
+--------------+----------------------+--------------+----------------------+
| Package      | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+--------------+----------------------+--------------+----------------------+
| type_aliases | Bounded { width: 3 } | 1            | 6                    |
+--------------+----------------------+--------------+----------------------+
OK
+---------------------+----------------------+--------------+----------------------+
| Package             | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------------------+----------------------+--------------+----------------------+
| unconstrained_empty | Bounded { width: 3 } | 1            | 5                    |
+---------------------+----------------------+--------------+----------------------+
OK
+-------------------------+----------------------+--------------+----------------------+
| Package                 | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+-------------------------+----------------------+--------------+----------------------+
| unsafe_range_constraint | Bounded { width: 3 } | 1            | 2754                 |
+-------------------------+----------------------+--------------+----------------------+
OK
+---------+----------------------+--------------+----------------------+
| Package | Expression Width     | ACIR Opcodes | Backend Circuit Size |
+---------+----------------------+--------------+----------------------+
| xor     | Bounded { width: 3 } | 8            | 4106                 |
+---------+----------------------+--------------+----------------------+
OK
Processing completed.
