--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml ml505top.twx ml505top.ncd -o ml505top.twr ml505top.pcf

Design file:              ml505top.ncd
Physical constraint file: ml505top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-04-23, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
33 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! datapath/the_ALU/O_shift0002<31>  SLICE_X68Y108.D   SLICE_X68Y108.D3 !
 ! apath/InstrCounter_addsub0000<0>  ICE_X90Y100.AMUX  SLICE_X90Y100.A5 !
 ! apath/InstrCounter_addsub0000<1>  ICE_X90Y100.BMUX  SLICE_X90Y100.B1 !
 ! apath/InstrCounter_addsub0000<2>  ICE_X90Y100.CMUX  SLICE_X90Y100.C5 !
 ! apath/InstrCounter_addsub0000<3>  ICE_X90Y100.DMUX  SLICE_X90Y100.D3 !
 ! apath/InstrCounter_addsub0000<4>  ICE_X90Y101.AMUX  SLICE_X90Y101.A5 !
 ! apath/InstrCounter_addsub0000<5>  ICE_X90Y101.BMUX  SLICE_X90Y101.B5 !
 ! apath/InstrCounter_addsub0000<6>  ICE_X90Y101.CMUX  SLICE_X90Y101.C1 !
 ! apath/InstrCounter_addsub0000<7>  ICE_X90Y101.DMUX  SLICE_X90Y101.D5 !
 ! apath/InstrCounter_addsub0000<8>  ICE_X90Y102.AMUX  SLICE_X90Y102.A5 !
 ! apath/InstrCounter_addsub0000<9>  ICE_X90Y102.BMUX  SLICE_X90Y102.B1 !
 ! path/InstrCounter_addsub0000<10>  ICE_X90Y102.CMUX  SLICE_X90Y102.C1 !
 ! path/InstrCounter_addsub0000<11>  ICE_X90Y102.DMUX  SLICE_X90Y102.D5 !
 ! path/InstrCounter_addsub0000<12>  ICE_X90Y103.AMUX  SLICE_X90Y103.A5 !
 ! path/InstrCounter_addsub0000<13>  ICE_X90Y103.BMUX  SLICE_X90Y103.B1 !
 ! path/InstrCounter_addsub0000<14>  ICE_X90Y103.CMUX  SLICE_X90Y103.C1 !
 ! path/InstrCounter_addsub0000<15>  ICE_X90Y103.DMUX  SLICE_X90Y103.D5 !
 ! path/InstrCounter_addsub0000<16>  ICE_X90Y104.AMUX  SLICE_X90Y104.A3 !
 ! path/InstrCounter_addsub0000<17>  ICE_X90Y104.BMUX  SLICE_X90Y104.B1 !
 ! path/InstrCounter_addsub0000<18>  ICE_X90Y104.CMUX  SLICE_X90Y104.C1 !
 ! path/InstrCounter_addsub0000<19>  ICE_X90Y104.DMUX  SLICE_X90Y104.D5 !
 ! path/InstrCounter_addsub0000<20>  ICE_X90Y105.AMUX  SLICE_X90Y105.A3 !
 ! path/InstrCounter_addsub0000<21>  ICE_X90Y105.BMUX  SLICE_X90Y105.B1 !
 ! path/InstrCounter_addsub0000<22>  ICE_X90Y105.CMUX  SLICE_X90Y105.C1 !
 ! path/InstrCounter_addsub0000<23>  ICE_X90Y105.DMUX  SLICE_X90Y105.D3 !
 ! path/InstrCounter_addsub0000<24>  ICE_X90Y106.AMUX  SLICE_X90Y106.A3 !
 ! path/InstrCounter_addsub0000<25>  ICE_X90Y106.BMUX  SLICE_X90Y106.B5 !
 ! path/InstrCounter_addsub0000<26>  ICE_X90Y106.CMUX  SLICE_X90Y106.C1 !
 ! path/InstrCounter_addsub0000<27>  ICE_X90Y106.DMUX  SLICE_X90Y106.D3 !
 ! path/InstrCounter_addsub0000<28>  ICE_X90Y107.AMUX  SLICE_X90Y107.A3 !
 ! path/InstrCounter_addsub0000<29>  ICE_X90Y107.BMUX  SLICE_X90Y107.B1 !
 ! path/InstrCounter_addsub0000<30>  ICE_X90Y107.CMUX  SLICE_X90Y107.C1 !
 ! path/InstrCounter_addsub0000<31>  ICE_X90Y107.DMUX  SLICE_X90Y107.D3 !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.702ns.
--------------------------------------------------------------------------------
Slack:                  -0.102ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
Error:      0.702ns delay exceeds   0.600ns timing constraint by 0.102ns
From                              To                                Delay(ns)
SLICE_X0Y131.DQ                   IODELAY_X0Y274.DATAIN                 0.702  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y130.DQ                   IODELAY_X0Y260.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.703ns.
--------------------------------------------------------------------------------
Slack:                  -0.103ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
Error:      0.703ns delay exceeds   0.600ns timing constraint by 0.103ns
From                              To                                Delay(ns)
SLICE_X0Y128.DQ                   IODELAY_X0Y244.DATAIN                 0.703  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y51.DQ                    IODELAY_X0Y102.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y50.DQ                    IODELAY_X0Y100.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.702ns.
--------------------------------------------------------------------------------
Slack:                  -0.102ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
Error:      0.702ns delay exceeds   0.600ns timing constraint by 0.102ns
From                              To                                Delay(ns)
SLICE_X0Y31.DQ                    IODELAY_X0Y75.DATAIN                  0.702  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y29.DQ                    IODELAY_X0Y58.DATAIN                  0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.737ns.
--------------------------------------------------------------------------------
Slack:                  -0.137ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
Error:      0.737ns delay exceeds   0.600ns timing constraint by 0.137ns
From                              To                                Delay(ns)
SLICE_X0Y48.DQ                    IODELAY_X0Y87.DATAIN                  0.737  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[7].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.993ns.
--------------------------------------------------------------------------------
Slack:                  -0.143ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
Error:      0.993ns delay exceeds   0.850ns timing constraint by 0.143ns
From                              To                                Delay(ns)
IODELAY_X0Y274.DATAOUT            ILOGIC_X0Y274.SR                      0.993  
IODELAY_X0Y274.DATAOUT            ILOGIC_X0Y274.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[6].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.SR                      0.803  
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[5].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.835ns.
--------------------------------------------------------------------------------
Slack:                  0.015ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
Report:    0.835ns delay meets   0.850ns timing constraint by 0.015ns
From                              To                                Delay(ns)
IODELAY_X0Y244.DATAOUT            ILOGIC_X0Y244.SR                      0.835  
IODELAY_X0Y244.DATAOUT            ILOGIC_X0Y244.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[4].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.SR                      0.803  
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[3].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.SR                      0.803  
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[2].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y75.DATAOUT             ILOGIC_X0Y75.SR                       0.803  
IODELAY_X0Y75.DATAOUT             ILOGIC_X0Y75.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[1].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.SR                       0.805  
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[0].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y87.DATAOUT             ILOGIC_X0Y87.SR                       0.803  
IODELAY_X0Y87.DATAOUT             ILOGIC_X0Y87.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: user_clk_pll/CLKOUT1
  Logical resource: user_clk_pll/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: clk200
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: user_clk_pll/CLKOUT2
  Logical resource: user_clk_pll/CLKOUT2
  Location pin: PLL_ADV_X0Y0.CLKOUT2
  Clock network: clk0
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: user_clk_pll/CLKOUT3
  Logical resource: user_clk_pll/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: clk90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP 
"EN_DQS_FF" TO TIMEGRP         "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.898ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y87.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.898ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.DQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    IODELAY_X0Y87.DATAIN net (fanout=1)        0.737   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
    IODELAY_X0Y87.DATAOUTTioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y87.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y87.CLK     Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.898ns (2.161ns logic, 0.737ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y244.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.864ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y128.DQ        Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    IODELAY_X0Y244.DATAIN  net (fanout=1)        0.703   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
    IODELAY_X0Y244.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y244.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y244.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.864ns (2.161ns logic, 0.703ns route)
                                                         (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y274.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y131.DQ        Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    IODELAY_X0Y274.DATAIN  net (fanout=1)        0.702   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
    IODELAY_X0Y274.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y274.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y274.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.863ns (2.161ns logic, 0.702ns route)
                                                         (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y75.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.DQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    IODELAY_X0Y75.DATAIN net (fanout=1)        0.702   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
    IODELAY_X0Y75.DATAOUTTioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y75.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y75.CLK     Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.863ns (2.161ns logic, 0.702ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X0Y58.DATAIN net (fanout=1)        0.529   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X0Y58.DATAOUTTioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y58.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y58.CLK     Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.690ns (2.161ns logic, 0.529ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y51.DQ         Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    IODELAY_X0Y102.DATAIN  net (fanout=1)        0.529   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
    IODELAY_X0Y102.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y102.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y102.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.690ns (2.161ns logic, 0.529ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y100.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y50.DQ         Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    IODELAY_X0Y100.DATAIN  net (fanout=1)        0.529   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
    IODELAY_X0Y100.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y100.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y100.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.690ns (2.161ns logic, 0.529ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y130.DQ        Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    IODELAY_X0Y260.DATAIN  net (fanout=1)        0.529   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
    IODELAY_X0Y260.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y260.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y260.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.690ns (2.161ns logic, 0.529ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP "EN_DQS_FF" TO TIMEGRP         "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X0Y58.DATAIN net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X0Y58.DATAOUTTioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y58.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y58.CLK     Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.763ns (2.276ns logic, 0.487ns route)
                                                       (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y51.DQ         Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    IODELAY_X0Y102.DATAIN  net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
    IODELAY_X0Y102.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y102.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y102.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.763ns (2.276ns logic, 0.487ns route)
                                                         (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y100.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y50.DQ         Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    IODELAY_X0Y100.DATAIN  net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
    IODELAY_X0Y100.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y100.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y100.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.763ns (2.276ns logic, 0.487ns route)
                                                         (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y130.DQ        Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    IODELAY_X0Y260.DATAIN  net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
    IODELAY_X0Y260.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y260.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y260.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.763ns (2.276ns logic, 0.487ns route)
                                                         (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y274.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.922ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.922ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y131.DQ        Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    IODELAY_X0Y274.DATAIN  net (fanout=1)        0.646   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
    IODELAY_X0Y274.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y274.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y274.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.922ns (2.276ns logic, 0.646ns route)
                                                         (77.9% logic, 22.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y75.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.922ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.922ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.DQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    IODELAY_X0Y75.DATAIN net (fanout=1)        0.646   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
    IODELAY_X0Y75.DATAOUTTioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y75.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y75.CLK     Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.922ns (2.276ns logic, 0.646ns route)
                                                       (77.9% logic, 22.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y244.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.923ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.923ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y128.DQ        Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    IODELAY_X0Y244.DATAIN  net (fanout=1)        0.647   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
    IODELAY_X0Y244.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y244.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y244.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.923ns (2.276ns logic, 0.647ns route)
                                                         (77.9% logic, 22.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y87.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.954ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.954ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.DQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    IODELAY_X0Y87.DATAIN net (fanout=1)        0.678   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
    IODELAY_X0Y87.DATAOUTTioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y87.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y87.CLK     Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.954ns (2.276ns logic, 0.678ns route)
                                                       (77.0% logic, 23.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP 
"TNM_DQS_FLOPS"         2.4 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   4.022ns.
 Maximum delay is   2.035ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y249.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.076ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y249.CE1    net (fanout=8)        0.978   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y249.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.076ns (1.098ns logic, 0.978ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.052ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y249.CE1    net (fanout=8)        0.978   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y249.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.052ns (1.074ns logic, 0.978ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y119.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.077ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y119.CE1    net (fanout=8)        0.979   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y119.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.077ns (1.098ns logic, 0.979ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y119.CE1    net (fanout=8)        0.979   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y119.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.074ns logic, 0.979ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y118.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.077ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y118.CE1    net (fanout=8)        0.979   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y118.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.077ns (1.098ns logic, 0.979ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y118.CE1    net (fanout=8)        0.979   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y118.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.074ns logic, 0.979ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y111.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.945ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y111.CE1    net (fanout=8)        0.847   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y111.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.945ns (1.098ns logic, 0.847ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y111.CE1    net (fanout=8)        0.847   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y111.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.074ns logic, 0.847ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y112.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.949ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (0.281 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y112.CE1    net (fanout=8)        0.851   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y112.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.949ns (1.098ns logic, 0.851ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.925ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (0.281 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y112.CE1    net (fanout=8)        0.851   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y112.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.925ns (1.074ns logic, 0.851ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y253.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.887ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y253.CE1    net (fanout=8)        0.789   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y253.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.887ns (1.098ns logic, 0.789ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.863ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y253.CE1    net (fanout=8)        0.789   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y253.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.863ns (1.074ns logic, 0.789ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y252.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.887ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y252.CE1    net (fanout=8)        0.789   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y252.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.887ns (1.098ns logic, 0.789ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.863ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y252.CE1    net (fanout=8)        0.789   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y252.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.863ns (1.074ns logic, 0.789ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y269.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.773ns (Levels of Logic = 0)
  Clock Path Skew:      -0.051ns (0.260 - 0.311)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y274.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y269.CE1    net (fanout=8)        0.675   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y269.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.773ns (1.098ns logic, 0.675ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.749ns (Levels of Logic = 0)
  Clock Path Skew:      -0.051ns (0.260 - 0.311)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y274.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y269.CE1    net (fanout=8)        0.675   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y269.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.749ns (1.074ns logic, 0.675ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y251.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.881ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.260 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y251.CE1    net (fanout=8)        0.783   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y251.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.881ns (1.098ns logic, 0.783ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.857ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.260 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y251.CE1    net (fanout=8)        0.783   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y251.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.857ns (1.074ns logic, 0.783ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y117.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.870ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y117.CE1    net (fanout=8)        0.772   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y117.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.870ns (1.098ns logic, 0.772ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y117.CE1    net (fanout=8)        0.772   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y117.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.846ns (1.074ns logic, 0.772ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"         2.4 ns;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y86.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.920ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.942ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.022ns (0.303 - 0.281)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y87.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y86.CE1     net (fanout=8)        0.205   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y86.CLKB    Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.942ns (0.737ns logic, 0.205ns route)
                                                       (78.2% logic, 21.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.946ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.022ns (0.303 - 0.281)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y87.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y86.CE1     net (fanout=8)        0.205   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y86.CLK     Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.763ns logic, 0.205ns route)
                                                       (78.8% logic, 21.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y74.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.921ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.942ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.021ns (0.311 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y75.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y74.CE1     net (fanout=8)        0.205   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y74.CLKB    Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.942ns (0.737ns logic, 0.205ns route)
                                                       (78.2% logic, 21.8% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y74.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.947ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.021ns (0.311 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y75.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y74.CE1     net (fanout=8)        0.205   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y74.CLK     Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.763ns logic, 0.205ns route)
                                                       (78.8% logic, 21.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y107.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.998ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.079ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y107.CE1    net (fanout=8)        0.342   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y107.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.079ns (0.737ns logic, 0.342ns route)
                                                       (68.3% logic, 31.7% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y107.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.105ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y107.CE1    net (fanout=8)        0.342   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y107.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.105ns (0.763ns logic, 0.342ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y109.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.073ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.072ns (0.279 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y109.CE1    net (fanout=8)        0.336   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y109.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.073ns (0.737ns logic, 0.336ns route)
                                                       (68.7% logic, 31.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y109.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.099ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.072ns (0.279 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y109.CE1    net (fanout=8)        0.336   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y109.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.099ns (0.763ns logic, 0.336ns route)
                                                       (69.4% logic, 30.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y267.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.085ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y267.CE1    net (fanout=8)        0.348   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y267.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.737ns logic, 0.348ns route)
                                                       (67.9% logic, 32.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y267.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.111ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y267.CE1    net (fanout=8)        0.348   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y267.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.763ns logic, 0.348ns route)
                                                       (68.7% logic, 31.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y266.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.085ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y266.CE1    net (fanout=8)        0.348   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y266.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.737ns logic, 0.348ns route)
                                                       (67.9% logic, 32.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y266.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.111ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y266.CE1    net (fanout=8)        0.348   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y266.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.763ns logic, 0.348ns route)
                                                       (68.7% logic, 31.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y104.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.051ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.245 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y104.CE1    net (fanout=8)        0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y104.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.051ns (0.737ns logic, 0.314ns route)
                                                       (70.1% logic, 29.9% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y104.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.077ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.245 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y104.CE1    net (fanout=8)        0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y104.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.077ns (0.763ns logic, 0.314ns route)
                                                       (70.8% logic, 29.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y105.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.075ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y105.CE1    net (fanout=8)        0.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y105.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.075ns (0.737ns logic, 0.338ns route)
                                                       (68.6% logic, 31.4% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y105.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.101ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y105.CE1    net (fanout=8)        0.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y105.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.101ns (0.763ns logic, 0.338ns route)
                                                       (69.3% logic, 30.7% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y265.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y265.CE1    net (fanout=8)        0.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y265.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.737ns logic, 0.343ns route)
                                                       (68.2% logic, 31.8% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y265.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y265.CE1    net (fanout=8)        0.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y265.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.763ns logic, 0.343ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y64.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.083ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y58.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y64.CE1     net (fanout=8)        0.346   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y64.CLKB    Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.083ns (0.737ns logic, 0.346ns route)
                                                       (68.1% logic, 31.9% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y64.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.109ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y58.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y64.CE1     net (fanout=8)        0.346   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y64.CLK     Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (0.763ns logic, 0.346ns route)
                                                       (68.8% logic, 31.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9594312496014338048 paths analyzed, 7845 endpoints analyzed, 1496 failing endpoints
 1496 timing errors detected. (1496 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 108.766ns.
--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_22_31 (SLICE_X97Y120.DX), 154447676799189344 paths
--------------------------------------------------------------------------------
Slack (setup path):     -44.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_22_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      54.026ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.100ns (3.576 - 3.676)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_22_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y106.BQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A1     net (fanout=9)        0.869   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A      Tilo                  0.094   CPU/the_datapath/resetReg
                                                       rst1202_SW1
    SLICE_X79Y108.C6     net (fanout=3)        0.602   N842
    SLICE_X79Y108.C      Tilo                  0.094   CPU/the_controller/N48
                                                       _or00001_1
    SLICE_X79Y108.D5     net (fanout=1)        0.226   _or00001
    SLICE_X79Y108.D      Tilo                  0.094   CPU/the_controller/N48
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X72Y110.A3     net (fanout=5)        0.828   CPU/the_controller/N48
    SLICE_X72Y110.A      Tilo                  0.094   N292
                                                       CPU/the_controller/AluSelA<1>
    SLICE_X79Y110.A6     net (fanout=43)       0.910   CPU/ALU_Sel_A<1>
    SLICE_X79Y110.A      Tilo                  0.094   N669
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X75Y107.D1     net (fanout=7)        1.321   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X75Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A1     net (fanout=7)        1.513   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<21>97
                                                       CPU/the_datapath/the_ALU/O_or000081_1
    SLICE_X68Y108.D6     net (fanout=10)       0.674   CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y108.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                       CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X64Y107.D1     net (fanout=8)        1.338   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X64Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/N7
                                                       CPU/the_datapath/the_ALU/O<0>133
    SLICE_X65Y113.C1     net (fanout=28)       1.154   CPU/the_datapath/the_ALU/N7
    SLICE_X65Y113.C      Tilo                  0.094   CPU/the_datapath/the_ALU/O<9>119
                                                       CPU/the_datapath/the_ALU/O<9>135
    SLICE_X65Y107.C1     net (fanout=21)       1.246   CPU/Address<9>
    SLICE_X65Y107.C      Tilo                  0.094   CPU/Address<26>
                                                       CPU/the_controller/CTreset194
    SLICE_X89Y111.B3     net (fanout=2)        1.572   CPU/the_controller/CTreset194
    SLICE_X89Y111.B      Tilo                  0.094   CPU/the_datapath/CycleCounter_or0000
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X90Y100.A2     net (fanout=78)       1.454   CPU/the_datapath/CycleCounter_or0000
    SLICE_X90Y100.AMUX   Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.A5     net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X90Y100.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.B1     net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X90Y100.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.C5     net (fanout=2)        0.546   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X90Y100.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.D3     net (fanout=2)        0.475   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X90Y100.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X90Y101.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.B5     net (fanout=2)        0.569   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X90Y101.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X90Y101.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X90Y101.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X90Y102.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X90Y102.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X90Y102.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X90Y102.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.A5     net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X90Y103.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X90Y103.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X90Y103.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X90Y103.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X90Y104.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.B1     net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X90Y104.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X90Y104.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.D5     net (fanout=3)        0.448   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X90Y104.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X90Y105.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.B1     net (fanout=3)        0.750   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X90Y105.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X90Y105.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X90Y105.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.A3     net (fanout=2)        0.473   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X90Y106.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.B5     net (fanout=2)        0.552   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X90Y106.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X90Y106.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X90Y106.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.A3     net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X90Y107.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.B1     net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X90Y107.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X90Y107.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X95Y118.D5     net (fanout=2)        1.061   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X95Y118.D      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X95Y118.C6     net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X95Y118.C      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X97Y120.DX     net (fanout=31)       0.731   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X97Y120.CLK    Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_22_31
                                                       CPU/the_datapath/the_regfile/the_registers_22_31
    -------------------------------------------------  ---------------------------
    Total                                     54.026ns (20.341ns logic, 33.685ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -44.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_22_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      53.962ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.100ns (3.576 - 3.676)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_22_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y106.BQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A1     net (fanout=9)        0.869   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A      Tilo                  0.094   CPU/the_datapath/resetReg
                                                       rst1202_SW1
    SLICE_X79Y108.C6     net (fanout=3)        0.602   N842
    SLICE_X79Y108.C      Tilo                  0.094   CPU/the_controller/N48
                                                       _or00001_1
    SLICE_X79Y108.D5     net (fanout=1)        0.226   _or00001
    SLICE_X79Y108.D      Tilo                  0.094   CPU/the_controller/N48
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X72Y110.A3     net (fanout=5)        0.828   CPU/the_controller/N48
    SLICE_X72Y110.A      Tilo                  0.094   N292
                                                       CPU/the_controller/AluSelA<1>
    SLICE_X79Y110.A6     net (fanout=43)       0.910   CPU/ALU_Sel_A<1>
    SLICE_X79Y110.A      Tilo                  0.094   N669
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X75Y107.D1     net (fanout=7)        1.321   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X75Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A1     net (fanout=7)        1.513   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<21>97
                                                       CPU/the_datapath/the_ALU/O_or000081_1
    SLICE_X68Y108.D6     net (fanout=10)       0.674   CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y108.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                       CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X64Y107.D1     net (fanout=8)        1.338   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X64Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/N7
                                                       CPU/the_datapath/the_ALU/O<0>133
    SLICE_X65Y111.D2     net (fanout=28)       1.225   CPU/the_datapath/the_ALU/N7
    SLICE_X65Y111.D      Tilo                  0.094   CPU/Address<23>
                                                       CPU/the_datapath/the_ALU/O<23>179
    SLICE_X69Y114.D4     net (fanout=4)        1.095   CPU/Address<23>
    SLICE_X69Y114.D      Tilo                  0.094   N546
                                                       CPU/the_controller/CTreset1226_SW0
    SLICE_X89Y111.B2     net (fanout=2)        1.588   N546
    SLICE_X89Y111.B      Tilo                  0.094   CPU/the_datapath/CycleCounter_or0000
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X90Y100.A2     net (fanout=78)       1.454   CPU/the_datapath/CycleCounter_or0000
    SLICE_X90Y100.AMUX   Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.A5     net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X90Y100.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.B1     net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X90Y100.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.C5     net (fanout=2)        0.546   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X90Y100.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.D3     net (fanout=2)        0.475   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X90Y100.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X90Y101.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.B5     net (fanout=2)        0.569   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X90Y101.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X90Y101.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X90Y101.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X90Y102.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X90Y102.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X90Y102.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X90Y102.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.A5     net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X90Y103.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X90Y103.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X90Y103.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X90Y103.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X90Y104.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.B1     net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X90Y104.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X90Y104.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.D5     net (fanout=3)        0.448   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X90Y104.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X90Y105.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.B1     net (fanout=3)        0.750   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X90Y105.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X90Y105.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X90Y105.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.A3     net (fanout=2)        0.473   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X90Y106.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.B5     net (fanout=2)        0.552   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X90Y106.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X90Y106.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X90Y106.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.A3     net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X90Y107.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.B1     net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X90Y107.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X90Y107.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X95Y118.D5     net (fanout=2)        1.061   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X95Y118.D      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X95Y118.C6     net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X95Y118.C      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X97Y120.DX     net (fanout=31)       0.731   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X97Y120.CLK    Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_22_31
                                                       CPU/the_datapath/the_regfile/the_registers_22_31
    -------------------------------------------------  ---------------------------
    Total                                     53.962ns (20.341ns logic, 33.621ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -44.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_22_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      53.836ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.100ns (3.576 - 3.676)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_22_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y106.BQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A1     net (fanout=9)        0.869   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A      Tilo                  0.094   CPU/the_datapath/resetReg
                                                       rst1202_SW1
    SLICE_X79Y108.C6     net (fanout=3)        0.602   N842
    SLICE_X79Y108.C      Tilo                  0.094   CPU/the_controller/N48
                                                       _or00001_1
    SLICE_X79Y108.D5     net (fanout=1)        0.226   _or00001
    SLICE_X79Y108.D      Tilo                  0.094   CPU/the_controller/N48
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X72Y110.A3     net (fanout=5)        0.828   CPU/the_controller/N48
    SLICE_X72Y110.A      Tilo                  0.094   N292
                                                       CPU/the_controller/AluSelA<1>
    SLICE_X79Y110.A6     net (fanout=43)       0.910   CPU/ALU_Sel_A<1>
    SLICE_X79Y110.A      Tilo                  0.094   N669
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X75Y107.D1     net (fanout=7)        1.321   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X75Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A1     net (fanout=7)        1.513   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<21>97
                                                       CPU/the_datapath/the_ALU/O_or000081_1
    SLICE_X68Y108.D6     net (fanout=10)       0.674   CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y108.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                       CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X64Y107.D1     net (fanout=8)        1.338   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X64Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/N7
                                                       CPU/the_datapath/the_ALU/O<0>133
    SLICE_X63Y107.B2     net (fanout=28)       0.842   CPU/the_datapath/the_ALU/N7
    SLICE_X63Y107.B      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<3>
                                                       CPU/the_datapath/the_ALU/O<1>147
    SLICE_X69Y114.D1     net (fanout=28)       1.352   CPU/Address<1>
    SLICE_X69Y114.D      Tilo                  0.094   N546
                                                       CPU/the_controller/CTreset1226_SW0
    SLICE_X89Y111.B2     net (fanout=2)        1.588   N546
    SLICE_X89Y111.B      Tilo                  0.094   CPU/the_datapath/CycleCounter_or0000
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X90Y100.A2     net (fanout=78)       1.454   CPU/the_datapath/CycleCounter_or0000
    SLICE_X90Y100.AMUX   Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.A5     net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X90Y100.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.B1     net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X90Y100.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.C5     net (fanout=2)        0.546   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X90Y100.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.D3     net (fanout=2)        0.475   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X90Y100.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X90Y101.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.B5     net (fanout=2)        0.569   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X90Y101.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X90Y101.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X90Y101.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X90Y102.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X90Y102.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X90Y102.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X90Y102.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.A5     net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X90Y103.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X90Y103.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X90Y103.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X90Y103.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X90Y104.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.B1     net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X90Y104.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X90Y104.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.D5     net (fanout=3)        0.448   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X90Y104.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X90Y105.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.B1     net (fanout=3)        0.750   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X90Y105.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X90Y105.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X90Y105.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.A3     net (fanout=2)        0.473   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X90Y106.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.B5     net (fanout=2)        0.552   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X90Y106.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X90Y106.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X90Y106.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.A3     net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X90Y107.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.B1     net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X90Y107.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X90Y107.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X95Y118.D5     net (fanout=2)        1.061   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X95Y118.D      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X95Y118.C6     net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X95Y118.C      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X97Y120.DX     net (fanout=31)       0.731   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X97Y120.CLK    Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_22_31
                                                       CPU/the_datapath/the_regfile/the_registers_22_31
    -------------------------------------------------  ---------------------------
    Total                                     53.836ns (20.341ns logic, 33.495ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_28_31 (SLICE_X95Y113.DX), 154447676799189344 paths
--------------------------------------------------------------------------------
Slack (setup path):     -44.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_28_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      53.926ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.161ns (3.515 - 3.676)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_28_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y106.BQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A1     net (fanout=9)        0.869   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A      Tilo                  0.094   CPU/the_datapath/resetReg
                                                       rst1202_SW1
    SLICE_X79Y108.C6     net (fanout=3)        0.602   N842
    SLICE_X79Y108.C      Tilo                  0.094   CPU/the_controller/N48
                                                       _or00001_1
    SLICE_X79Y108.D5     net (fanout=1)        0.226   _or00001
    SLICE_X79Y108.D      Tilo                  0.094   CPU/the_controller/N48
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X72Y110.A3     net (fanout=5)        0.828   CPU/the_controller/N48
    SLICE_X72Y110.A      Tilo                  0.094   N292
                                                       CPU/the_controller/AluSelA<1>
    SLICE_X79Y110.A6     net (fanout=43)       0.910   CPU/ALU_Sel_A<1>
    SLICE_X79Y110.A      Tilo                  0.094   N669
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X75Y107.D1     net (fanout=7)        1.321   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X75Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A1     net (fanout=7)        1.513   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<21>97
                                                       CPU/the_datapath/the_ALU/O_or000081_1
    SLICE_X68Y108.D6     net (fanout=10)       0.674   CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y108.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                       CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X64Y107.D1     net (fanout=8)        1.338   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X64Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/N7
                                                       CPU/the_datapath/the_ALU/O<0>133
    SLICE_X65Y113.C1     net (fanout=28)       1.154   CPU/the_datapath/the_ALU/N7
    SLICE_X65Y113.C      Tilo                  0.094   CPU/the_datapath/the_ALU/O<9>119
                                                       CPU/the_datapath/the_ALU/O<9>135
    SLICE_X65Y107.C1     net (fanout=21)       1.246   CPU/Address<9>
    SLICE_X65Y107.C      Tilo                  0.094   CPU/Address<26>
                                                       CPU/the_controller/CTreset194
    SLICE_X89Y111.B3     net (fanout=2)        1.572   CPU/the_controller/CTreset194
    SLICE_X89Y111.B      Tilo                  0.094   CPU/the_datapath/CycleCounter_or0000
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X90Y100.A2     net (fanout=78)       1.454   CPU/the_datapath/CycleCounter_or0000
    SLICE_X90Y100.AMUX   Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.A5     net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X90Y100.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.B1     net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X90Y100.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.C5     net (fanout=2)        0.546   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X90Y100.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.D3     net (fanout=2)        0.475   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X90Y100.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X90Y101.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.B5     net (fanout=2)        0.569   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X90Y101.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X90Y101.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X90Y101.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X90Y102.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X90Y102.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X90Y102.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X90Y102.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.A5     net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X90Y103.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X90Y103.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X90Y103.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X90Y103.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X90Y104.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.B1     net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X90Y104.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X90Y104.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.D5     net (fanout=3)        0.448   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X90Y104.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X90Y105.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.B1     net (fanout=3)        0.750   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X90Y105.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X90Y105.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X90Y105.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.A3     net (fanout=2)        0.473   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X90Y106.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.B5     net (fanout=2)        0.552   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X90Y106.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X90Y106.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X90Y106.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.A3     net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X90Y107.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.B1     net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X90Y107.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X90Y107.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X95Y118.D5     net (fanout=2)        1.061   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X95Y118.D      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X95Y118.C6     net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X95Y118.C      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X95Y113.DX     net (fanout=31)       0.631   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X95Y113.CLK    Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_28_31
                                                       CPU/the_datapath/the_regfile/the_registers_28_31
    -------------------------------------------------  ---------------------------
    Total                                     53.926ns (20.341ns logic, 33.585ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -44.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_28_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      53.862ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.161ns (3.515 - 3.676)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_28_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y106.BQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A1     net (fanout=9)        0.869   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A      Tilo                  0.094   CPU/the_datapath/resetReg
                                                       rst1202_SW1
    SLICE_X79Y108.C6     net (fanout=3)        0.602   N842
    SLICE_X79Y108.C      Tilo                  0.094   CPU/the_controller/N48
                                                       _or00001_1
    SLICE_X79Y108.D5     net (fanout=1)        0.226   _or00001
    SLICE_X79Y108.D      Tilo                  0.094   CPU/the_controller/N48
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X72Y110.A3     net (fanout=5)        0.828   CPU/the_controller/N48
    SLICE_X72Y110.A      Tilo                  0.094   N292
                                                       CPU/the_controller/AluSelA<1>
    SLICE_X79Y110.A6     net (fanout=43)       0.910   CPU/ALU_Sel_A<1>
    SLICE_X79Y110.A      Tilo                  0.094   N669
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X75Y107.D1     net (fanout=7)        1.321   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X75Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A1     net (fanout=7)        1.513   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<21>97
                                                       CPU/the_datapath/the_ALU/O_or000081_1
    SLICE_X68Y108.D6     net (fanout=10)       0.674   CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y108.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                       CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X64Y107.D1     net (fanout=8)        1.338   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X64Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/N7
                                                       CPU/the_datapath/the_ALU/O<0>133
    SLICE_X65Y111.D2     net (fanout=28)       1.225   CPU/the_datapath/the_ALU/N7
    SLICE_X65Y111.D      Tilo                  0.094   CPU/Address<23>
                                                       CPU/the_datapath/the_ALU/O<23>179
    SLICE_X69Y114.D4     net (fanout=4)        1.095   CPU/Address<23>
    SLICE_X69Y114.D      Tilo                  0.094   N546
                                                       CPU/the_controller/CTreset1226_SW0
    SLICE_X89Y111.B2     net (fanout=2)        1.588   N546
    SLICE_X89Y111.B      Tilo                  0.094   CPU/the_datapath/CycleCounter_or0000
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X90Y100.A2     net (fanout=78)       1.454   CPU/the_datapath/CycleCounter_or0000
    SLICE_X90Y100.AMUX   Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.A5     net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X90Y100.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.B1     net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X90Y100.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.C5     net (fanout=2)        0.546   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X90Y100.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.D3     net (fanout=2)        0.475   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X90Y100.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X90Y101.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.B5     net (fanout=2)        0.569   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X90Y101.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X90Y101.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X90Y101.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X90Y102.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X90Y102.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X90Y102.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X90Y102.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.A5     net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X90Y103.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X90Y103.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X90Y103.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X90Y103.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X90Y104.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.B1     net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X90Y104.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X90Y104.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.D5     net (fanout=3)        0.448   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X90Y104.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X90Y105.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.B1     net (fanout=3)        0.750   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X90Y105.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X90Y105.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X90Y105.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.A3     net (fanout=2)        0.473   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X90Y106.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.B5     net (fanout=2)        0.552   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X90Y106.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X90Y106.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X90Y106.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.A3     net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X90Y107.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.B1     net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X90Y107.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X90Y107.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X95Y118.D5     net (fanout=2)        1.061   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X95Y118.D      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X95Y118.C6     net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X95Y118.C      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X95Y113.DX     net (fanout=31)       0.631   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X95Y113.CLK    Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_28_31
                                                       CPU/the_datapath/the_regfile/the_registers_28_31
    -------------------------------------------------  ---------------------------
    Total                                     53.862ns (20.341ns logic, 33.521ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -44.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_28_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      53.736ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.161ns (3.515 - 3.676)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_28_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y106.BQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A1     net (fanout=9)        0.869   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A      Tilo                  0.094   CPU/the_datapath/resetReg
                                                       rst1202_SW1
    SLICE_X79Y108.C6     net (fanout=3)        0.602   N842
    SLICE_X79Y108.C      Tilo                  0.094   CPU/the_controller/N48
                                                       _or00001_1
    SLICE_X79Y108.D5     net (fanout=1)        0.226   _or00001
    SLICE_X79Y108.D      Tilo                  0.094   CPU/the_controller/N48
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X72Y110.A3     net (fanout=5)        0.828   CPU/the_controller/N48
    SLICE_X72Y110.A      Tilo                  0.094   N292
                                                       CPU/the_controller/AluSelA<1>
    SLICE_X79Y110.A6     net (fanout=43)       0.910   CPU/ALU_Sel_A<1>
    SLICE_X79Y110.A      Tilo                  0.094   N669
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X75Y107.D1     net (fanout=7)        1.321   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X75Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A1     net (fanout=7)        1.513   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<21>97
                                                       CPU/the_datapath/the_ALU/O_or000081_1
    SLICE_X68Y108.D6     net (fanout=10)       0.674   CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y108.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                       CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X64Y107.D1     net (fanout=8)        1.338   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X64Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/N7
                                                       CPU/the_datapath/the_ALU/O<0>133
    SLICE_X63Y107.B2     net (fanout=28)       0.842   CPU/the_datapath/the_ALU/N7
    SLICE_X63Y107.B      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<3>
                                                       CPU/the_datapath/the_ALU/O<1>147
    SLICE_X69Y114.D1     net (fanout=28)       1.352   CPU/Address<1>
    SLICE_X69Y114.D      Tilo                  0.094   N546
                                                       CPU/the_controller/CTreset1226_SW0
    SLICE_X89Y111.B2     net (fanout=2)        1.588   N546
    SLICE_X89Y111.B      Tilo                  0.094   CPU/the_datapath/CycleCounter_or0000
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X90Y100.A2     net (fanout=78)       1.454   CPU/the_datapath/CycleCounter_or0000
    SLICE_X90Y100.AMUX   Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.A5     net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X90Y100.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.B1     net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X90Y100.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.C5     net (fanout=2)        0.546   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X90Y100.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.D3     net (fanout=2)        0.475   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X90Y100.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X90Y101.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.B5     net (fanout=2)        0.569   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X90Y101.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X90Y101.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X90Y101.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X90Y102.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X90Y102.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X90Y102.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X90Y102.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.A5     net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X90Y103.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X90Y103.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X90Y103.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X90Y103.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X90Y104.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.B1     net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X90Y104.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X90Y104.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.D5     net (fanout=3)        0.448   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X90Y104.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X90Y105.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.B1     net (fanout=3)        0.750   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X90Y105.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X90Y105.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X90Y105.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.A3     net (fanout=2)        0.473   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X90Y106.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.B5     net (fanout=2)        0.552   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X90Y106.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X90Y106.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X90Y106.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.A3     net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X90Y107.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.B1     net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X90Y107.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X90Y107.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X95Y118.D5     net (fanout=2)        1.061   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X95Y118.D      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X95Y118.C6     net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X95Y118.C      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X95Y113.DX     net (fanout=31)       0.631   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X95Y113.CLK    Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_28_31
                                                       CPU/the_datapath/the_regfile/the_registers_28_31
    -------------------------------------------------  ---------------------------
    Total                                     53.736ns (20.341ns logic, 33.395ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_14_31 (SLICE_X95Y119.DX), 154447676799189344 paths
--------------------------------------------------------------------------------
Slack (setup path):     -44.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_14_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      53.878ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.139ns (3.537 - 3.676)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_14_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y106.BQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A1     net (fanout=9)        0.869   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A      Tilo                  0.094   CPU/the_datapath/resetReg
                                                       rst1202_SW1
    SLICE_X79Y108.C6     net (fanout=3)        0.602   N842
    SLICE_X79Y108.C      Tilo                  0.094   CPU/the_controller/N48
                                                       _or00001_1
    SLICE_X79Y108.D5     net (fanout=1)        0.226   _or00001
    SLICE_X79Y108.D      Tilo                  0.094   CPU/the_controller/N48
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X72Y110.A3     net (fanout=5)        0.828   CPU/the_controller/N48
    SLICE_X72Y110.A      Tilo                  0.094   N292
                                                       CPU/the_controller/AluSelA<1>
    SLICE_X79Y110.A6     net (fanout=43)       0.910   CPU/ALU_Sel_A<1>
    SLICE_X79Y110.A      Tilo                  0.094   N669
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X75Y107.D1     net (fanout=7)        1.321   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X75Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A1     net (fanout=7)        1.513   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<21>97
                                                       CPU/the_datapath/the_ALU/O_or000081_1
    SLICE_X68Y108.D6     net (fanout=10)       0.674   CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y108.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                       CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X64Y107.D1     net (fanout=8)        1.338   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X64Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/N7
                                                       CPU/the_datapath/the_ALU/O<0>133
    SLICE_X65Y113.C1     net (fanout=28)       1.154   CPU/the_datapath/the_ALU/N7
    SLICE_X65Y113.C      Tilo                  0.094   CPU/the_datapath/the_ALU/O<9>119
                                                       CPU/the_datapath/the_ALU/O<9>135
    SLICE_X65Y107.C1     net (fanout=21)       1.246   CPU/Address<9>
    SLICE_X65Y107.C      Tilo                  0.094   CPU/Address<26>
                                                       CPU/the_controller/CTreset194
    SLICE_X89Y111.B3     net (fanout=2)        1.572   CPU/the_controller/CTreset194
    SLICE_X89Y111.B      Tilo                  0.094   CPU/the_datapath/CycleCounter_or0000
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X90Y100.A2     net (fanout=78)       1.454   CPU/the_datapath/CycleCounter_or0000
    SLICE_X90Y100.AMUX   Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.A5     net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X90Y100.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.B1     net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X90Y100.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.C5     net (fanout=2)        0.546   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X90Y100.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.D3     net (fanout=2)        0.475   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X90Y100.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X90Y101.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.B5     net (fanout=2)        0.569   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X90Y101.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X90Y101.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X90Y101.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X90Y102.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X90Y102.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X90Y102.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X90Y102.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.A5     net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X90Y103.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X90Y103.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X90Y103.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X90Y103.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X90Y104.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.B1     net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X90Y104.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X90Y104.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.D5     net (fanout=3)        0.448   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X90Y104.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X90Y105.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.B1     net (fanout=3)        0.750   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X90Y105.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X90Y105.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X90Y105.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.A3     net (fanout=2)        0.473   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X90Y106.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.B5     net (fanout=2)        0.552   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X90Y106.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X90Y106.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X90Y106.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.A3     net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X90Y107.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.B1     net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X90Y107.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X90Y107.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X95Y118.D5     net (fanout=2)        1.061   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X95Y118.D      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X95Y118.C6     net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X95Y118.C      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X95Y119.DX     net (fanout=31)       0.583   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X95Y119.CLK    Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/the_regfile/the_registers_14_31
    -------------------------------------------------  ---------------------------
    Total                                     53.878ns (20.341ns logic, 33.537ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -44.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_14_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      53.814ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.139ns (3.537 - 3.676)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_14_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y106.BQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A1     net (fanout=9)        0.869   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A      Tilo                  0.094   CPU/the_datapath/resetReg
                                                       rst1202_SW1
    SLICE_X79Y108.C6     net (fanout=3)        0.602   N842
    SLICE_X79Y108.C      Tilo                  0.094   CPU/the_controller/N48
                                                       _or00001_1
    SLICE_X79Y108.D5     net (fanout=1)        0.226   _or00001
    SLICE_X79Y108.D      Tilo                  0.094   CPU/the_controller/N48
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X72Y110.A3     net (fanout=5)        0.828   CPU/the_controller/N48
    SLICE_X72Y110.A      Tilo                  0.094   N292
                                                       CPU/the_controller/AluSelA<1>
    SLICE_X79Y110.A6     net (fanout=43)       0.910   CPU/ALU_Sel_A<1>
    SLICE_X79Y110.A      Tilo                  0.094   N669
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X75Y107.D1     net (fanout=7)        1.321   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X75Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A1     net (fanout=7)        1.513   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<21>97
                                                       CPU/the_datapath/the_ALU/O_or000081_1
    SLICE_X68Y108.D6     net (fanout=10)       0.674   CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y108.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                       CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X64Y107.D1     net (fanout=8)        1.338   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X64Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/N7
                                                       CPU/the_datapath/the_ALU/O<0>133
    SLICE_X65Y111.D2     net (fanout=28)       1.225   CPU/the_datapath/the_ALU/N7
    SLICE_X65Y111.D      Tilo                  0.094   CPU/Address<23>
                                                       CPU/the_datapath/the_ALU/O<23>179
    SLICE_X69Y114.D4     net (fanout=4)        1.095   CPU/Address<23>
    SLICE_X69Y114.D      Tilo                  0.094   N546
                                                       CPU/the_controller/CTreset1226_SW0
    SLICE_X89Y111.B2     net (fanout=2)        1.588   N546
    SLICE_X89Y111.B      Tilo                  0.094   CPU/the_datapath/CycleCounter_or0000
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X90Y100.A2     net (fanout=78)       1.454   CPU/the_datapath/CycleCounter_or0000
    SLICE_X90Y100.AMUX   Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.A5     net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X90Y100.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.B1     net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X90Y100.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.C5     net (fanout=2)        0.546   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X90Y100.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.D3     net (fanout=2)        0.475   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X90Y100.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X90Y101.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.B5     net (fanout=2)        0.569   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X90Y101.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X90Y101.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X90Y101.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X90Y102.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X90Y102.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X90Y102.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X90Y102.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.A5     net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X90Y103.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X90Y103.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X90Y103.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X90Y103.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X90Y104.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.B1     net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X90Y104.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X90Y104.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.D5     net (fanout=3)        0.448   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X90Y104.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X90Y105.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.B1     net (fanout=3)        0.750   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X90Y105.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X90Y105.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X90Y105.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.A3     net (fanout=2)        0.473   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X90Y106.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.B5     net (fanout=2)        0.552   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X90Y106.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X90Y106.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X90Y106.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.A3     net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X90Y107.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.B1     net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X90Y107.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X90Y107.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X95Y118.D5     net (fanout=2)        1.061   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X95Y118.D      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X95Y118.C6     net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X95Y118.C      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X95Y119.DX     net (fanout=31)       0.583   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X95Y119.CLK    Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/the_regfile/the_registers_14_31
    -------------------------------------------------  ---------------------------
    Total                                     53.814ns (20.341ns logic, 33.473ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -44.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_14_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      53.688ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.139ns (3.537 - 3.676)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_14_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y106.BQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A1     net (fanout=9)        0.869   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A      Tilo                  0.094   CPU/the_datapath/resetReg
                                                       rst1202_SW1
    SLICE_X79Y108.C6     net (fanout=3)        0.602   N842
    SLICE_X79Y108.C      Tilo                  0.094   CPU/the_controller/N48
                                                       _or00001_1
    SLICE_X79Y108.D5     net (fanout=1)        0.226   _or00001
    SLICE_X79Y108.D      Tilo                  0.094   CPU/the_controller/N48
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X72Y110.A3     net (fanout=5)        0.828   CPU/the_controller/N48
    SLICE_X72Y110.A      Tilo                  0.094   N292
                                                       CPU/the_controller/AluSelA<1>
    SLICE_X79Y110.A6     net (fanout=43)       0.910   CPU/ALU_Sel_A<1>
    SLICE_X79Y110.A      Tilo                  0.094   N669
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X75Y107.D1     net (fanout=7)        1.321   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X75Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A1     net (fanout=7)        1.513   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<21>97
                                                       CPU/the_datapath/the_ALU/O_or000081_1
    SLICE_X68Y108.D6     net (fanout=10)       0.674   CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y108.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                       CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X64Y107.D1     net (fanout=8)        1.338   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X64Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/N7
                                                       CPU/the_datapath/the_ALU/O<0>133
    SLICE_X63Y107.B2     net (fanout=28)       0.842   CPU/the_datapath/the_ALU/N7
    SLICE_X63Y107.B      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<3>
                                                       CPU/the_datapath/the_ALU/O<1>147
    SLICE_X69Y114.D1     net (fanout=28)       1.352   CPU/Address<1>
    SLICE_X69Y114.D      Tilo                  0.094   N546
                                                       CPU/the_controller/CTreset1226_SW0
    SLICE_X89Y111.B2     net (fanout=2)        1.588   N546
    SLICE_X89Y111.B      Tilo                  0.094   CPU/the_datapath/CycleCounter_or0000
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X90Y100.A2     net (fanout=78)       1.454   CPU/the_datapath/CycleCounter_or0000
    SLICE_X90Y100.AMUX   Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.A5     net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X90Y100.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.B1     net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X90Y100.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.C5     net (fanout=2)        0.546   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X90Y100.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.D3     net (fanout=2)        0.475   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X90Y100.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X90Y101.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.B5     net (fanout=2)        0.569   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X90Y101.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X90Y101.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X90Y101.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X90Y102.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X90Y102.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X90Y102.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X90Y102.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.A5     net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X90Y103.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X90Y103.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X90Y103.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X90Y103.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X90Y104.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.B1     net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X90Y104.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X90Y104.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.D5     net (fanout=3)        0.448   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X90Y104.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X90Y105.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.B1     net (fanout=3)        0.750   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X90Y105.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X90Y105.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X90Y105.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.A3     net (fanout=2)        0.473   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X90Y106.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.B5     net (fanout=2)        0.552   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X90Y106.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X90Y106.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X90Y106.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.A3     net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X90Y107.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.B1     net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X90Y107.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X90Y107.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X95Y118.D5     net (fanout=2)        1.061   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X95Y118.D      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X95Y118.C6     net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X95Y118.C      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X95Y119.DX     net (fanout=31)       0.583   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X95Y119.CLK    Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/the_regfile/the_registers_14_31
    -------------------------------------------------  ---------------------------
    Total                                     53.688ns (20.341ns logic, 33.347ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_10_31 (SLICE_X94Y119.DX), 154447676799189344 paths
--------------------------------------------------------------------------------
Slack (setup path):     -44.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_10_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      53.898ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.113ns (3.563 - 3.676)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_10_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y106.BQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A1     net (fanout=9)        0.869   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A      Tilo                  0.094   CPU/the_datapath/resetReg
                                                       rst1202_SW1
    SLICE_X79Y108.C6     net (fanout=3)        0.602   N842
    SLICE_X79Y108.C      Tilo                  0.094   CPU/the_controller/N48
                                                       _or00001_1
    SLICE_X79Y108.D5     net (fanout=1)        0.226   _or00001
    SLICE_X79Y108.D      Tilo                  0.094   CPU/the_controller/N48
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X72Y110.A3     net (fanout=5)        0.828   CPU/the_controller/N48
    SLICE_X72Y110.A      Tilo                  0.094   N292
                                                       CPU/the_controller/AluSelA<1>
    SLICE_X79Y110.A6     net (fanout=43)       0.910   CPU/ALU_Sel_A<1>
    SLICE_X79Y110.A      Tilo                  0.094   N669
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X75Y107.D1     net (fanout=7)        1.321   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X75Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A1     net (fanout=7)        1.513   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<21>97
                                                       CPU/the_datapath/the_ALU/O_or000081_1
    SLICE_X68Y108.D6     net (fanout=10)       0.674   CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y108.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                       CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X64Y107.D1     net (fanout=8)        1.338   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X64Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/N7
                                                       CPU/the_datapath/the_ALU/O<0>133
    SLICE_X65Y113.C1     net (fanout=28)       1.154   CPU/the_datapath/the_ALU/N7
    SLICE_X65Y113.C      Tilo                  0.094   CPU/the_datapath/the_ALU/O<9>119
                                                       CPU/the_datapath/the_ALU/O<9>135
    SLICE_X65Y107.C1     net (fanout=21)       1.246   CPU/Address<9>
    SLICE_X65Y107.C      Tilo                  0.094   CPU/Address<26>
                                                       CPU/the_controller/CTreset194
    SLICE_X89Y111.B3     net (fanout=2)        1.572   CPU/the_controller/CTreset194
    SLICE_X89Y111.B      Tilo                  0.094   CPU/the_datapath/CycleCounter_or0000
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X90Y100.A2     net (fanout=78)       1.454   CPU/the_datapath/CycleCounter_or0000
    SLICE_X90Y100.AMUX   Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.A5     net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X90Y100.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.B1     net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X90Y100.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.C5     net (fanout=2)        0.546   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X90Y100.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.D3     net (fanout=2)        0.475   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X90Y100.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X90Y101.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.B5     net (fanout=2)        0.569   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X90Y101.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X90Y101.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X90Y101.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X90Y102.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X90Y102.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X90Y102.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X90Y102.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.A5     net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X90Y103.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X90Y103.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X90Y103.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X90Y103.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X90Y104.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.B1     net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X90Y104.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X90Y104.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.D5     net (fanout=3)        0.448   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X90Y104.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X90Y105.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.B1     net (fanout=3)        0.750   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X90Y105.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X90Y105.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X90Y105.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.A3     net (fanout=2)        0.473   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X90Y106.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.B5     net (fanout=2)        0.552   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X90Y106.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X90Y106.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X90Y106.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.A3     net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X90Y107.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.B1     net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X90Y107.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X90Y107.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X95Y118.D5     net (fanout=2)        1.061   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X95Y118.D      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X95Y118.C6     net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X95Y118.C      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X94Y119.DX     net (fanout=31)       0.603   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X94Y119.CLK    Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/the_regfile/the_registers_10_31
    -------------------------------------------------  ---------------------------
    Total                                     53.898ns (20.341ns logic, 33.557ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -44.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_10_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      53.834ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.113ns (3.563 - 3.676)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_10_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y106.BQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A1     net (fanout=9)        0.869   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A      Tilo                  0.094   CPU/the_datapath/resetReg
                                                       rst1202_SW1
    SLICE_X79Y108.C6     net (fanout=3)        0.602   N842
    SLICE_X79Y108.C      Tilo                  0.094   CPU/the_controller/N48
                                                       _or00001_1
    SLICE_X79Y108.D5     net (fanout=1)        0.226   _or00001
    SLICE_X79Y108.D      Tilo                  0.094   CPU/the_controller/N48
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X72Y110.A3     net (fanout=5)        0.828   CPU/the_controller/N48
    SLICE_X72Y110.A      Tilo                  0.094   N292
                                                       CPU/the_controller/AluSelA<1>
    SLICE_X79Y110.A6     net (fanout=43)       0.910   CPU/ALU_Sel_A<1>
    SLICE_X79Y110.A      Tilo                  0.094   N669
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X75Y107.D1     net (fanout=7)        1.321   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X75Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A1     net (fanout=7)        1.513   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<21>97
                                                       CPU/the_datapath/the_ALU/O_or000081_1
    SLICE_X68Y108.D6     net (fanout=10)       0.674   CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y108.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                       CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X64Y107.D1     net (fanout=8)        1.338   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X64Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/N7
                                                       CPU/the_datapath/the_ALU/O<0>133
    SLICE_X65Y111.D2     net (fanout=28)       1.225   CPU/the_datapath/the_ALU/N7
    SLICE_X65Y111.D      Tilo                  0.094   CPU/Address<23>
                                                       CPU/the_datapath/the_ALU/O<23>179
    SLICE_X69Y114.D4     net (fanout=4)        1.095   CPU/Address<23>
    SLICE_X69Y114.D      Tilo                  0.094   N546
                                                       CPU/the_controller/CTreset1226_SW0
    SLICE_X89Y111.B2     net (fanout=2)        1.588   N546
    SLICE_X89Y111.B      Tilo                  0.094   CPU/the_datapath/CycleCounter_or0000
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X90Y100.A2     net (fanout=78)       1.454   CPU/the_datapath/CycleCounter_or0000
    SLICE_X90Y100.AMUX   Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.A5     net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X90Y100.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.B1     net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X90Y100.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.C5     net (fanout=2)        0.546   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X90Y100.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.D3     net (fanout=2)        0.475   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X90Y100.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X90Y101.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.B5     net (fanout=2)        0.569   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X90Y101.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X90Y101.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X90Y101.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X90Y102.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X90Y102.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X90Y102.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X90Y102.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.A5     net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X90Y103.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X90Y103.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X90Y103.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X90Y103.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X90Y104.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.B1     net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X90Y104.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X90Y104.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.D5     net (fanout=3)        0.448   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X90Y104.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X90Y105.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.B1     net (fanout=3)        0.750   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X90Y105.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X90Y105.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X90Y105.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.A3     net (fanout=2)        0.473   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X90Y106.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.B5     net (fanout=2)        0.552   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X90Y106.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X90Y106.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X90Y106.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.A3     net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X90Y107.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.B1     net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X90Y107.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X90Y107.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X95Y118.D5     net (fanout=2)        1.061   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X95Y118.D      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X95Y118.C6     net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X95Y118.C      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X94Y119.DX     net (fanout=31)       0.603   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X94Y119.CLK    Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/the_regfile/the_registers_10_31
    -------------------------------------------------  ---------------------------
    Total                                     53.834ns (20.341ns logic, 33.493ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -44.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_10_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      53.708ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.113ns (3.563 - 3.676)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_10_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y106.BQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A1     net (fanout=9)        0.869   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A      Tilo                  0.094   CPU/the_datapath/resetReg
                                                       rst1202_SW1
    SLICE_X79Y108.C6     net (fanout=3)        0.602   N842
    SLICE_X79Y108.C      Tilo                  0.094   CPU/the_controller/N48
                                                       _or00001_1
    SLICE_X79Y108.D5     net (fanout=1)        0.226   _or00001
    SLICE_X79Y108.D      Tilo                  0.094   CPU/the_controller/N48
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X72Y110.A3     net (fanout=5)        0.828   CPU/the_controller/N48
    SLICE_X72Y110.A      Tilo                  0.094   N292
                                                       CPU/the_controller/AluSelA<1>
    SLICE_X79Y110.A6     net (fanout=43)       0.910   CPU/ALU_Sel_A<1>
    SLICE_X79Y110.A      Tilo                  0.094   N669
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X75Y107.D1     net (fanout=7)        1.321   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X75Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A1     net (fanout=7)        1.513   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<21>97
                                                       CPU/the_datapath/the_ALU/O_or000081_1
    SLICE_X68Y108.D6     net (fanout=10)       0.674   CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y108.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                       CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X64Y107.D1     net (fanout=8)        1.338   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X64Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/N7
                                                       CPU/the_datapath/the_ALU/O<0>133
    SLICE_X63Y107.B2     net (fanout=28)       0.842   CPU/the_datapath/the_ALU/N7
    SLICE_X63Y107.B      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<3>
                                                       CPU/the_datapath/the_ALU/O<1>147
    SLICE_X69Y114.D1     net (fanout=28)       1.352   CPU/Address<1>
    SLICE_X69Y114.D      Tilo                  0.094   N546
                                                       CPU/the_controller/CTreset1226_SW0
    SLICE_X89Y111.B2     net (fanout=2)        1.588   N546
    SLICE_X89Y111.B      Tilo                  0.094   CPU/the_datapath/CycleCounter_or0000
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X90Y100.A2     net (fanout=78)       1.454   CPU/the_datapath/CycleCounter_or0000
    SLICE_X90Y100.AMUX   Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.A5     net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X90Y100.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.B1     net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X90Y100.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.C5     net (fanout=2)        0.546   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X90Y100.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.D3     net (fanout=2)        0.475   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X90Y100.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X90Y101.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.B5     net (fanout=2)        0.569   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X90Y101.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X90Y101.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X90Y101.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X90Y102.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X90Y102.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X90Y102.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X90Y102.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.A5     net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X90Y103.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X90Y103.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X90Y103.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X90Y103.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X90Y104.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.B1     net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X90Y104.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X90Y104.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.D5     net (fanout=3)        0.448   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X90Y104.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X90Y105.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.B1     net (fanout=3)        0.750   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X90Y105.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X90Y105.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X90Y105.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.A3     net (fanout=2)        0.473   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X90Y106.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.B5     net (fanout=2)        0.552   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X90Y106.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X90Y106.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X90Y106.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.A3     net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X90Y107.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.B1     net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X90Y107.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X90Y107.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X95Y118.D5     net (fanout=2)        1.061   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X95Y118.D      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X95Y118.C6     net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X95Y118.C      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X94Y119.DX     net (fanout=31)       0.603   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X94Y119.CLK    Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/the_regfile/the_registers_10_31
    -------------------------------------------------  ---------------------------
    Total                                     53.708ns (20.341ns logic, 33.367ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_15_31 (SLICE_X96Y115.DX), 154447676799189344 paths
--------------------------------------------------------------------------------
Slack (setup path):     -44.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_15_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      53.861ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.146ns (3.530 - 3.676)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_15_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y106.BQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A1     net (fanout=9)        0.869   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A      Tilo                  0.094   CPU/the_datapath/resetReg
                                                       rst1202_SW1
    SLICE_X79Y108.C6     net (fanout=3)        0.602   N842
    SLICE_X79Y108.C      Tilo                  0.094   CPU/the_controller/N48
                                                       _or00001_1
    SLICE_X79Y108.D5     net (fanout=1)        0.226   _or00001
    SLICE_X79Y108.D      Tilo                  0.094   CPU/the_controller/N48
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X72Y110.A3     net (fanout=5)        0.828   CPU/the_controller/N48
    SLICE_X72Y110.A      Tilo                  0.094   N292
                                                       CPU/the_controller/AluSelA<1>
    SLICE_X79Y110.A6     net (fanout=43)       0.910   CPU/ALU_Sel_A<1>
    SLICE_X79Y110.A      Tilo                  0.094   N669
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X75Y107.D1     net (fanout=7)        1.321   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X75Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A1     net (fanout=7)        1.513   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<21>97
                                                       CPU/the_datapath/the_ALU/O_or000081_1
    SLICE_X68Y108.D6     net (fanout=10)       0.674   CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y108.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                       CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X64Y107.D1     net (fanout=8)        1.338   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X64Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/N7
                                                       CPU/the_datapath/the_ALU/O<0>133
    SLICE_X65Y113.C1     net (fanout=28)       1.154   CPU/the_datapath/the_ALU/N7
    SLICE_X65Y113.C      Tilo                  0.094   CPU/the_datapath/the_ALU/O<9>119
                                                       CPU/the_datapath/the_ALU/O<9>135
    SLICE_X65Y107.C1     net (fanout=21)       1.246   CPU/Address<9>
    SLICE_X65Y107.C      Tilo                  0.094   CPU/Address<26>
                                                       CPU/the_controller/CTreset194
    SLICE_X89Y111.B3     net (fanout=2)        1.572   CPU/the_controller/CTreset194
    SLICE_X89Y111.B      Tilo                  0.094   CPU/the_datapath/CycleCounter_or0000
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X90Y100.A2     net (fanout=78)       1.454   CPU/the_datapath/CycleCounter_or0000
    SLICE_X90Y100.AMUX   Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.A5     net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X90Y100.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.B1     net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X90Y100.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.C5     net (fanout=2)        0.546   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X90Y100.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.D3     net (fanout=2)        0.475   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X90Y100.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X90Y101.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.B5     net (fanout=2)        0.569   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X90Y101.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X90Y101.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X90Y101.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X90Y102.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X90Y102.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X90Y102.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X90Y102.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.A5     net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X90Y103.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X90Y103.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X90Y103.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X90Y103.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X90Y104.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.B1     net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X90Y104.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X90Y104.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.D5     net (fanout=3)        0.448   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X90Y104.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X90Y105.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.B1     net (fanout=3)        0.750   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X90Y105.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X90Y105.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X90Y105.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.A3     net (fanout=2)        0.473   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X90Y106.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.B5     net (fanout=2)        0.552   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X90Y106.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X90Y106.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X90Y106.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.A3     net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X90Y107.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.B1     net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X90Y107.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X90Y107.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X95Y118.D5     net (fanout=2)        1.061   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X95Y118.D      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X95Y118.C6     net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X95Y118.C      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X96Y115.DX     net (fanout=31)       0.573   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X96Y115.CLK    Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_15_31
                                                       CPU/the_datapath/the_regfile/the_registers_15_31
    -------------------------------------------------  ---------------------------
    Total                                     53.861ns (20.334ns logic, 33.527ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -44.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_15_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      53.797ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.146ns (3.530 - 3.676)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_15_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y106.BQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A1     net (fanout=9)        0.869   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A      Tilo                  0.094   CPU/the_datapath/resetReg
                                                       rst1202_SW1
    SLICE_X79Y108.C6     net (fanout=3)        0.602   N842
    SLICE_X79Y108.C      Tilo                  0.094   CPU/the_controller/N48
                                                       _or00001_1
    SLICE_X79Y108.D5     net (fanout=1)        0.226   _or00001
    SLICE_X79Y108.D      Tilo                  0.094   CPU/the_controller/N48
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X72Y110.A3     net (fanout=5)        0.828   CPU/the_controller/N48
    SLICE_X72Y110.A      Tilo                  0.094   N292
                                                       CPU/the_controller/AluSelA<1>
    SLICE_X79Y110.A6     net (fanout=43)       0.910   CPU/ALU_Sel_A<1>
    SLICE_X79Y110.A      Tilo                  0.094   N669
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X75Y107.D1     net (fanout=7)        1.321   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X75Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A1     net (fanout=7)        1.513   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<21>97
                                                       CPU/the_datapath/the_ALU/O_or000081_1
    SLICE_X68Y108.D6     net (fanout=10)       0.674   CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y108.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                       CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X64Y107.D1     net (fanout=8)        1.338   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X64Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/N7
                                                       CPU/the_datapath/the_ALU/O<0>133
    SLICE_X65Y111.D2     net (fanout=28)       1.225   CPU/the_datapath/the_ALU/N7
    SLICE_X65Y111.D      Tilo                  0.094   CPU/Address<23>
                                                       CPU/the_datapath/the_ALU/O<23>179
    SLICE_X69Y114.D4     net (fanout=4)        1.095   CPU/Address<23>
    SLICE_X69Y114.D      Tilo                  0.094   N546
                                                       CPU/the_controller/CTreset1226_SW0
    SLICE_X89Y111.B2     net (fanout=2)        1.588   N546
    SLICE_X89Y111.B      Tilo                  0.094   CPU/the_datapath/CycleCounter_or0000
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X90Y100.A2     net (fanout=78)       1.454   CPU/the_datapath/CycleCounter_or0000
    SLICE_X90Y100.AMUX   Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.A5     net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X90Y100.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.B1     net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X90Y100.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.C5     net (fanout=2)        0.546   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X90Y100.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.D3     net (fanout=2)        0.475   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X90Y100.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X90Y101.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.B5     net (fanout=2)        0.569   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X90Y101.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X90Y101.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X90Y101.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X90Y102.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X90Y102.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X90Y102.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X90Y102.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.A5     net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X90Y103.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X90Y103.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X90Y103.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X90Y103.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X90Y104.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.B1     net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X90Y104.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X90Y104.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.D5     net (fanout=3)        0.448   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X90Y104.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X90Y105.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.B1     net (fanout=3)        0.750   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X90Y105.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X90Y105.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X90Y105.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.A3     net (fanout=2)        0.473   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X90Y106.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.B5     net (fanout=2)        0.552   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X90Y106.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X90Y106.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X90Y106.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.A3     net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X90Y107.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.B1     net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X90Y107.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X90Y107.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X95Y118.D5     net (fanout=2)        1.061   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X95Y118.D      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X95Y118.C6     net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X95Y118.C      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X96Y115.DX     net (fanout=31)       0.573   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X96Y115.CLK    Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_15_31
                                                       CPU/the_datapath/the_regfile/the_registers_15_31
    -------------------------------------------------  ---------------------------
    Total                                     53.797ns (20.334ns logic, 33.463ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -44.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_15_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      53.671ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.146ns (3.530 - 3.676)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_15_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y106.BQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A1     net (fanout=9)        0.869   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A      Tilo                  0.094   CPU/the_datapath/resetReg
                                                       rst1202_SW1
    SLICE_X79Y108.C6     net (fanout=3)        0.602   N842
    SLICE_X79Y108.C      Tilo                  0.094   CPU/the_controller/N48
                                                       _or00001_1
    SLICE_X79Y108.D5     net (fanout=1)        0.226   _or00001
    SLICE_X79Y108.D      Tilo                  0.094   CPU/the_controller/N48
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X72Y110.A3     net (fanout=5)        0.828   CPU/the_controller/N48
    SLICE_X72Y110.A      Tilo                  0.094   N292
                                                       CPU/the_controller/AluSelA<1>
    SLICE_X79Y110.A6     net (fanout=43)       0.910   CPU/ALU_Sel_A<1>
    SLICE_X79Y110.A      Tilo                  0.094   N669
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X75Y107.D1     net (fanout=7)        1.321   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X75Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A1     net (fanout=7)        1.513   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<21>97
                                                       CPU/the_datapath/the_ALU/O_or000081_1
    SLICE_X68Y108.D6     net (fanout=10)       0.674   CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y108.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                       CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X64Y107.D1     net (fanout=8)        1.338   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X64Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/N7
                                                       CPU/the_datapath/the_ALU/O<0>133
    SLICE_X63Y107.B2     net (fanout=28)       0.842   CPU/the_datapath/the_ALU/N7
    SLICE_X63Y107.B      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<3>
                                                       CPU/the_datapath/the_ALU/O<1>147
    SLICE_X69Y114.D1     net (fanout=28)       1.352   CPU/Address<1>
    SLICE_X69Y114.D      Tilo                  0.094   N546
                                                       CPU/the_controller/CTreset1226_SW0
    SLICE_X89Y111.B2     net (fanout=2)        1.588   N546
    SLICE_X89Y111.B      Tilo                  0.094   CPU/the_datapath/CycleCounter_or0000
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X90Y100.A2     net (fanout=78)       1.454   CPU/the_datapath/CycleCounter_or0000
    SLICE_X90Y100.AMUX   Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.A5     net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X90Y100.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.B1     net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X90Y100.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.C5     net (fanout=2)        0.546   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X90Y100.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.D3     net (fanout=2)        0.475   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X90Y100.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X90Y101.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.B5     net (fanout=2)        0.569   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X90Y101.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X90Y101.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X90Y101.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X90Y102.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X90Y102.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X90Y102.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X90Y102.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.A5     net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X90Y103.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X90Y103.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X90Y103.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X90Y103.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X90Y104.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.B1     net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X90Y104.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X90Y104.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.D5     net (fanout=3)        0.448   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X90Y104.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X90Y105.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.B1     net (fanout=3)        0.750   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X90Y105.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X90Y105.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X90Y105.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.A3     net (fanout=2)        0.473   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X90Y106.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.B5     net (fanout=2)        0.552   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X90Y106.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X90Y106.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X90Y106.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.A3     net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X90Y107.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.B1     net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X90Y107.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X90Y107.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X95Y118.D5     net (fanout=2)        1.061   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X95Y118.D      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X95Y118.C6     net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X95Y118.C      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X96Y115.DX     net (fanout=31)       0.573   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X96Y115.CLK    Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_15_31
                                                       CPU/the_datapath/the_regfile/the_registers_15_31
    -------------------------------------------------  ---------------------------
    Total                                     53.671ns (20.334ns logic, 33.337ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_12_31 (SLICE_X97Y116.DX), 154447676799189344 paths
--------------------------------------------------------------------------------
Slack (setup path):     -44.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_12_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      53.860ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.142ns (3.534 - 3.676)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_12_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y106.BQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A1     net (fanout=9)        0.869   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A      Tilo                  0.094   CPU/the_datapath/resetReg
                                                       rst1202_SW1
    SLICE_X79Y108.C6     net (fanout=3)        0.602   N842
    SLICE_X79Y108.C      Tilo                  0.094   CPU/the_controller/N48
                                                       _or00001_1
    SLICE_X79Y108.D5     net (fanout=1)        0.226   _or00001
    SLICE_X79Y108.D      Tilo                  0.094   CPU/the_controller/N48
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X72Y110.A3     net (fanout=5)        0.828   CPU/the_controller/N48
    SLICE_X72Y110.A      Tilo                  0.094   N292
                                                       CPU/the_controller/AluSelA<1>
    SLICE_X79Y110.A6     net (fanout=43)       0.910   CPU/ALU_Sel_A<1>
    SLICE_X79Y110.A      Tilo                  0.094   N669
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X75Y107.D1     net (fanout=7)        1.321   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X75Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A1     net (fanout=7)        1.513   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<21>97
                                                       CPU/the_datapath/the_ALU/O_or000081_1
    SLICE_X68Y108.D6     net (fanout=10)       0.674   CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y108.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                       CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X64Y107.D1     net (fanout=8)        1.338   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X64Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/N7
                                                       CPU/the_datapath/the_ALU/O<0>133
    SLICE_X65Y113.C1     net (fanout=28)       1.154   CPU/the_datapath/the_ALU/N7
    SLICE_X65Y113.C      Tilo                  0.094   CPU/the_datapath/the_ALU/O<9>119
                                                       CPU/the_datapath/the_ALU/O<9>135
    SLICE_X65Y107.C1     net (fanout=21)       1.246   CPU/Address<9>
    SLICE_X65Y107.C      Tilo                  0.094   CPU/Address<26>
                                                       CPU/the_controller/CTreset194
    SLICE_X89Y111.B3     net (fanout=2)        1.572   CPU/the_controller/CTreset194
    SLICE_X89Y111.B      Tilo                  0.094   CPU/the_datapath/CycleCounter_or0000
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X90Y100.A2     net (fanout=78)       1.454   CPU/the_datapath/CycleCounter_or0000
    SLICE_X90Y100.AMUX   Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.A5     net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X90Y100.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.B1     net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X90Y100.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.C5     net (fanout=2)        0.546   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X90Y100.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.D3     net (fanout=2)        0.475   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X90Y100.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X90Y101.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.B5     net (fanout=2)        0.569   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X90Y101.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X90Y101.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X90Y101.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X90Y102.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X90Y102.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X90Y102.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X90Y102.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.A5     net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X90Y103.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X90Y103.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X90Y103.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X90Y103.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X90Y104.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.B1     net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X90Y104.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X90Y104.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.D5     net (fanout=3)        0.448   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X90Y104.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X90Y105.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.B1     net (fanout=3)        0.750   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X90Y105.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X90Y105.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X90Y105.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.A3     net (fanout=2)        0.473   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X90Y106.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.B5     net (fanout=2)        0.552   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X90Y106.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X90Y106.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X90Y106.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.A3     net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X90Y107.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.B1     net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X90Y107.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X90Y107.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X95Y118.D5     net (fanout=2)        1.061   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X95Y118.D      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X95Y118.C6     net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X95Y118.C      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X97Y116.DX     net (fanout=31)       0.565   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X97Y116.CLK    Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/the_regfile/the_registers_12_31
    -------------------------------------------------  ---------------------------
    Total                                     53.860ns (20.341ns logic, 33.519ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -44.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_12_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      53.796ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.142ns (3.534 - 3.676)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_12_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y106.BQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A1     net (fanout=9)        0.869   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A      Tilo                  0.094   CPU/the_datapath/resetReg
                                                       rst1202_SW1
    SLICE_X79Y108.C6     net (fanout=3)        0.602   N842
    SLICE_X79Y108.C      Tilo                  0.094   CPU/the_controller/N48
                                                       _or00001_1
    SLICE_X79Y108.D5     net (fanout=1)        0.226   _or00001
    SLICE_X79Y108.D      Tilo                  0.094   CPU/the_controller/N48
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X72Y110.A3     net (fanout=5)        0.828   CPU/the_controller/N48
    SLICE_X72Y110.A      Tilo                  0.094   N292
                                                       CPU/the_controller/AluSelA<1>
    SLICE_X79Y110.A6     net (fanout=43)       0.910   CPU/ALU_Sel_A<1>
    SLICE_X79Y110.A      Tilo                  0.094   N669
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X75Y107.D1     net (fanout=7)        1.321   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X75Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A1     net (fanout=7)        1.513   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<21>97
                                                       CPU/the_datapath/the_ALU/O_or000081_1
    SLICE_X68Y108.D6     net (fanout=10)       0.674   CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y108.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                       CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X64Y107.D1     net (fanout=8)        1.338   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X64Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/N7
                                                       CPU/the_datapath/the_ALU/O<0>133
    SLICE_X65Y111.D2     net (fanout=28)       1.225   CPU/the_datapath/the_ALU/N7
    SLICE_X65Y111.D      Tilo                  0.094   CPU/Address<23>
                                                       CPU/the_datapath/the_ALU/O<23>179
    SLICE_X69Y114.D4     net (fanout=4)        1.095   CPU/Address<23>
    SLICE_X69Y114.D      Tilo                  0.094   N546
                                                       CPU/the_controller/CTreset1226_SW0
    SLICE_X89Y111.B2     net (fanout=2)        1.588   N546
    SLICE_X89Y111.B      Tilo                  0.094   CPU/the_datapath/CycleCounter_or0000
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X90Y100.A2     net (fanout=78)       1.454   CPU/the_datapath/CycleCounter_or0000
    SLICE_X90Y100.AMUX   Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.A5     net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X90Y100.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.B1     net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X90Y100.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.C5     net (fanout=2)        0.546   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X90Y100.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.D3     net (fanout=2)        0.475   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X90Y100.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X90Y101.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.B5     net (fanout=2)        0.569   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X90Y101.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X90Y101.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X90Y101.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X90Y102.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X90Y102.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X90Y102.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X90Y102.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.A5     net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X90Y103.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X90Y103.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X90Y103.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X90Y103.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X90Y104.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.B1     net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X90Y104.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X90Y104.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.D5     net (fanout=3)        0.448   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X90Y104.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X90Y105.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.B1     net (fanout=3)        0.750   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X90Y105.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X90Y105.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X90Y105.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.A3     net (fanout=2)        0.473   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X90Y106.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.B5     net (fanout=2)        0.552   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X90Y106.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X90Y106.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X90Y106.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.A3     net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X90Y107.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.B1     net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X90Y107.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X90Y107.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X95Y118.D5     net (fanout=2)        1.061   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X95Y118.D      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X95Y118.C6     net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X95Y118.C      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X97Y116.DX     net (fanout=31)       0.565   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X97Y116.CLK    Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/the_regfile/the_registers_12_31
    -------------------------------------------------  ---------------------------
    Total                                     53.796ns (20.341ns logic, 33.455ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -44.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_12_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      53.670ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.142ns (3.534 - 3.676)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_12_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y106.BQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A1     net (fanout=9)        0.869   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A      Tilo                  0.094   CPU/the_datapath/resetReg
                                                       rst1202_SW1
    SLICE_X79Y108.C6     net (fanout=3)        0.602   N842
    SLICE_X79Y108.C      Tilo                  0.094   CPU/the_controller/N48
                                                       _or00001_1
    SLICE_X79Y108.D5     net (fanout=1)        0.226   _or00001
    SLICE_X79Y108.D      Tilo                  0.094   CPU/the_controller/N48
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X72Y110.A3     net (fanout=5)        0.828   CPU/the_controller/N48
    SLICE_X72Y110.A      Tilo                  0.094   N292
                                                       CPU/the_controller/AluSelA<1>
    SLICE_X79Y110.A6     net (fanout=43)       0.910   CPU/ALU_Sel_A<1>
    SLICE_X79Y110.A      Tilo                  0.094   N669
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X75Y107.D1     net (fanout=7)        1.321   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X75Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A1     net (fanout=7)        1.513   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<21>97
                                                       CPU/the_datapath/the_ALU/O_or000081_1
    SLICE_X68Y108.D6     net (fanout=10)       0.674   CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y108.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                       CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X64Y107.D1     net (fanout=8)        1.338   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X64Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/N7
                                                       CPU/the_datapath/the_ALU/O<0>133
    SLICE_X63Y107.B2     net (fanout=28)       0.842   CPU/the_datapath/the_ALU/N7
    SLICE_X63Y107.B      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<3>
                                                       CPU/the_datapath/the_ALU/O<1>147
    SLICE_X69Y114.D1     net (fanout=28)       1.352   CPU/Address<1>
    SLICE_X69Y114.D      Tilo                  0.094   N546
                                                       CPU/the_controller/CTreset1226_SW0
    SLICE_X89Y111.B2     net (fanout=2)        1.588   N546
    SLICE_X89Y111.B      Tilo                  0.094   CPU/the_datapath/CycleCounter_or0000
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X90Y100.A2     net (fanout=78)       1.454   CPU/the_datapath/CycleCounter_or0000
    SLICE_X90Y100.AMUX   Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.A5     net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X90Y100.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.B1     net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X90Y100.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.C5     net (fanout=2)        0.546   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X90Y100.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.D3     net (fanout=2)        0.475   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X90Y100.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X90Y101.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.B5     net (fanout=2)        0.569   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X90Y101.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X90Y101.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X90Y101.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X90Y102.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X90Y102.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X90Y102.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X90Y102.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.A5     net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X90Y103.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X90Y103.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X90Y103.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X90Y103.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X90Y104.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.B1     net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X90Y104.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X90Y104.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.D5     net (fanout=3)        0.448   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X90Y104.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X90Y105.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.B1     net (fanout=3)        0.750   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X90Y105.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X90Y105.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X90Y105.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.A3     net (fanout=2)        0.473   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X90Y106.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.B5     net (fanout=2)        0.552   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X90Y106.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X90Y106.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X90Y106.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.A3     net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X90Y107.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.B1     net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X90Y107.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X90Y107.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X95Y118.D5     net (fanout=2)        1.061   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X95Y118.D      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X95Y118.C6     net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X95Y118.C      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X97Y116.DX     net (fanout=31)       0.565   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X97Y116.CLK    Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/the_regfile/the_registers_12_31
    -------------------------------------------------  ---------------------------
    Total                                     53.670ns (20.341ns logic, 33.329ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_23_31 (SLICE_X97Y117.DX), 154447676799189344 paths
--------------------------------------------------------------------------------
Slack (setup path):     -44.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_23_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      53.857ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.139ns (3.537 - 3.676)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_23_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y106.BQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A1     net (fanout=9)        0.869   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A      Tilo                  0.094   CPU/the_datapath/resetReg
                                                       rst1202_SW1
    SLICE_X79Y108.C6     net (fanout=3)        0.602   N842
    SLICE_X79Y108.C      Tilo                  0.094   CPU/the_controller/N48
                                                       _or00001_1
    SLICE_X79Y108.D5     net (fanout=1)        0.226   _or00001
    SLICE_X79Y108.D      Tilo                  0.094   CPU/the_controller/N48
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X72Y110.A3     net (fanout=5)        0.828   CPU/the_controller/N48
    SLICE_X72Y110.A      Tilo                  0.094   N292
                                                       CPU/the_controller/AluSelA<1>
    SLICE_X79Y110.A6     net (fanout=43)       0.910   CPU/ALU_Sel_A<1>
    SLICE_X79Y110.A      Tilo                  0.094   N669
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X75Y107.D1     net (fanout=7)        1.321   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X75Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A1     net (fanout=7)        1.513   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<21>97
                                                       CPU/the_datapath/the_ALU/O_or000081_1
    SLICE_X68Y108.D6     net (fanout=10)       0.674   CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y108.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                       CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X64Y107.D1     net (fanout=8)        1.338   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X64Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/N7
                                                       CPU/the_datapath/the_ALU/O<0>133
    SLICE_X65Y113.C1     net (fanout=28)       1.154   CPU/the_datapath/the_ALU/N7
    SLICE_X65Y113.C      Tilo                  0.094   CPU/the_datapath/the_ALU/O<9>119
                                                       CPU/the_datapath/the_ALU/O<9>135
    SLICE_X65Y107.C1     net (fanout=21)       1.246   CPU/Address<9>
    SLICE_X65Y107.C      Tilo                  0.094   CPU/Address<26>
                                                       CPU/the_controller/CTreset194
    SLICE_X89Y111.B3     net (fanout=2)        1.572   CPU/the_controller/CTreset194
    SLICE_X89Y111.B      Tilo                  0.094   CPU/the_datapath/CycleCounter_or0000
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X90Y100.A2     net (fanout=78)       1.454   CPU/the_datapath/CycleCounter_or0000
    SLICE_X90Y100.AMUX   Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.A5     net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X90Y100.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.B1     net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X90Y100.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.C5     net (fanout=2)        0.546   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X90Y100.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.D3     net (fanout=2)        0.475   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X90Y100.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X90Y101.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.B5     net (fanout=2)        0.569   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X90Y101.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X90Y101.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X90Y101.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X90Y102.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X90Y102.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X90Y102.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X90Y102.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.A5     net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X90Y103.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X90Y103.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X90Y103.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X90Y103.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X90Y104.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.B1     net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X90Y104.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X90Y104.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.D5     net (fanout=3)        0.448   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X90Y104.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X90Y105.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.B1     net (fanout=3)        0.750   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X90Y105.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X90Y105.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X90Y105.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.A3     net (fanout=2)        0.473   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X90Y106.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.B5     net (fanout=2)        0.552   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X90Y106.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X90Y106.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X90Y106.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.A3     net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X90Y107.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.B1     net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X90Y107.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X90Y107.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X95Y118.D5     net (fanout=2)        1.061   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X95Y118.D      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X95Y118.C6     net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X95Y118.C      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X97Y117.DX     net (fanout=31)       0.562   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X97Y117.CLK    Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_23_31
                                                       CPU/the_datapath/the_regfile/the_registers_23_31
    -------------------------------------------------  ---------------------------
    Total                                     53.857ns (20.341ns logic, 33.516ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -44.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_23_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      53.793ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.139ns (3.537 - 3.676)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_23_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y106.BQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A1     net (fanout=9)        0.869   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A      Tilo                  0.094   CPU/the_datapath/resetReg
                                                       rst1202_SW1
    SLICE_X79Y108.C6     net (fanout=3)        0.602   N842
    SLICE_X79Y108.C      Tilo                  0.094   CPU/the_controller/N48
                                                       _or00001_1
    SLICE_X79Y108.D5     net (fanout=1)        0.226   _or00001
    SLICE_X79Y108.D      Tilo                  0.094   CPU/the_controller/N48
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X72Y110.A3     net (fanout=5)        0.828   CPU/the_controller/N48
    SLICE_X72Y110.A      Tilo                  0.094   N292
                                                       CPU/the_controller/AluSelA<1>
    SLICE_X79Y110.A6     net (fanout=43)       0.910   CPU/ALU_Sel_A<1>
    SLICE_X79Y110.A      Tilo                  0.094   N669
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X75Y107.D1     net (fanout=7)        1.321   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X75Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A1     net (fanout=7)        1.513   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<21>97
                                                       CPU/the_datapath/the_ALU/O_or000081_1
    SLICE_X68Y108.D6     net (fanout=10)       0.674   CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y108.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                       CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X64Y107.D1     net (fanout=8)        1.338   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X64Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/N7
                                                       CPU/the_datapath/the_ALU/O<0>133
    SLICE_X65Y111.D2     net (fanout=28)       1.225   CPU/the_datapath/the_ALU/N7
    SLICE_X65Y111.D      Tilo                  0.094   CPU/Address<23>
                                                       CPU/the_datapath/the_ALU/O<23>179
    SLICE_X69Y114.D4     net (fanout=4)        1.095   CPU/Address<23>
    SLICE_X69Y114.D      Tilo                  0.094   N546
                                                       CPU/the_controller/CTreset1226_SW0
    SLICE_X89Y111.B2     net (fanout=2)        1.588   N546
    SLICE_X89Y111.B      Tilo                  0.094   CPU/the_datapath/CycleCounter_or0000
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X90Y100.A2     net (fanout=78)       1.454   CPU/the_datapath/CycleCounter_or0000
    SLICE_X90Y100.AMUX   Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.A5     net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X90Y100.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.B1     net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X90Y100.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.C5     net (fanout=2)        0.546   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X90Y100.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.D3     net (fanout=2)        0.475   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X90Y100.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X90Y101.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.B5     net (fanout=2)        0.569   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X90Y101.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X90Y101.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X90Y101.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X90Y102.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X90Y102.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X90Y102.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X90Y102.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.A5     net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X90Y103.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X90Y103.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X90Y103.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X90Y103.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X90Y104.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.B1     net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X90Y104.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X90Y104.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.D5     net (fanout=3)        0.448   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X90Y104.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X90Y105.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.B1     net (fanout=3)        0.750   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X90Y105.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X90Y105.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X90Y105.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.A3     net (fanout=2)        0.473   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X90Y106.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.B5     net (fanout=2)        0.552   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X90Y106.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X90Y106.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X90Y106.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.A3     net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X90Y107.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.B1     net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X90Y107.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X90Y107.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X95Y118.D5     net (fanout=2)        1.061   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X95Y118.D      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X95Y118.C6     net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X95Y118.C      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X97Y117.DX     net (fanout=31)       0.562   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X97Y117.CLK    Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_23_31
                                                       CPU/the_datapath/the_regfile/the_registers_23_31
    -------------------------------------------------  ---------------------------
    Total                                     53.793ns (20.341ns logic, 33.452ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -44.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_23_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      53.667ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.139ns (3.537 - 3.676)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_23_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y106.BQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A1     net (fanout=9)        0.869   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A      Tilo                  0.094   CPU/the_datapath/resetReg
                                                       rst1202_SW1
    SLICE_X79Y108.C6     net (fanout=3)        0.602   N842
    SLICE_X79Y108.C      Tilo                  0.094   CPU/the_controller/N48
                                                       _or00001_1
    SLICE_X79Y108.D5     net (fanout=1)        0.226   _or00001
    SLICE_X79Y108.D      Tilo                  0.094   CPU/the_controller/N48
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X72Y110.A3     net (fanout=5)        0.828   CPU/the_controller/N48
    SLICE_X72Y110.A      Tilo                  0.094   N292
                                                       CPU/the_controller/AluSelA<1>
    SLICE_X79Y110.A6     net (fanout=43)       0.910   CPU/ALU_Sel_A<1>
    SLICE_X79Y110.A      Tilo                  0.094   N669
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X75Y107.D1     net (fanout=7)        1.321   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X75Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A1     net (fanout=7)        1.513   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<21>97
                                                       CPU/the_datapath/the_ALU/O_or000081_1
    SLICE_X68Y108.D6     net (fanout=10)       0.674   CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y108.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                       CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X64Y107.D1     net (fanout=8)        1.338   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X64Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/N7
                                                       CPU/the_datapath/the_ALU/O<0>133
    SLICE_X63Y107.B2     net (fanout=28)       0.842   CPU/the_datapath/the_ALU/N7
    SLICE_X63Y107.B      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<3>
                                                       CPU/the_datapath/the_ALU/O<1>147
    SLICE_X69Y114.D1     net (fanout=28)       1.352   CPU/Address<1>
    SLICE_X69Y114.D      Tilo                  0.094   N546
                                                       CPU/the_controller/CTreset1226_SW0
    SLICE_X89Y111.B2     net (fanout=2)        1.588   N546
    SLICE_X89Y111.B      Tilo                  0.094   CPU/the_datapath/CycleCounter_or0000
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X90Y100.A2     net (fanout=78)       1.454   CPU/the_datapath/CycleCounter_or0000
    SLICE_X90Y100.AMUX   Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.A5     net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X90Y100.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.B1     net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X90Y100.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.C5     net (fanout=2)        0.546   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X90Y100.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.D3     net (fanout=2)        0.475   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X90Y100.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X90Y101.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.B5     net (fanout=2)        0.569   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X90Y101.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X90Y101.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X90Y101.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X90Y102.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X90Y102.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X90Y102.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X90Y102.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.A5     net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X90Y103.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X90Y103.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X90Y103.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X90Y103.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X90Y104.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.B1     net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X90Y104.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X90Y104.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.D5     net (fanout=3)        0.448   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X90Y104.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X90Y105.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.B1     net (fanout=3)        0.750   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X90Y105.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X90Y105.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X90Y105.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.A3     net (fanout=2)        0.473   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X90Y106.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.B5     net (fanout=2)        0.552   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X90Y106.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X90Y106.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X90Y106.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.A3     net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X90Y107.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.B1     net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X90Y107.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X90Y107.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X95Y118.D5     net (fanout=2)        1.061   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X95Y118.D      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X95Y118.C6     net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X95Y118.C      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X97Y117.DX     net (fanout=31)       0.562   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X97Y117.CLK    Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_23_31
                                                       CPU/the_datapath/the_regfile/the_registers_23_31
    -------------------------------------------------  ---------------------------
    Total                                     53.667ns (20.341ns logic, 33.326ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_20_31 (SLICE_X99Y118.DX), 154447676799189344 paths
--------------------------------------------------------------------------------
Slack (setup path):     -44.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_20_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      53.856ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.138ns (3.538 - 3.676)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_20_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y106.BQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A1     net (fanout=9)        0.869   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A      Tilo                  0.094   CPU/the_datapath/resetReg
                                                       rst1202_SW1
    SLICE_X79Y108.C6     net (fanout=3)        0.602   N842
    SLICE_X79Y108.C      Tilo                  0.094   CPU/the_controller/N48
                                                       _or00001_1
    SLICE_X79Y108.D5     net (fanout=1)        0.226   _or00001
    SLICE_X79Y108.D      Tilo                  0.094   CPU/the_controller/N48
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X72Y110.A3     net (fanout=5)        0.828   CPU/the_controller/N48
    SLICE_X72Y110.A      Tilo                  0.094   N292
                                                       CPU/the_controller/AluSelA<1>
    SLICE_X79Y110.A6     net (fanout=43)       0.910   CPU/ALU_Sel_A<1>
    SLICE_X79Y110.A      Tilo                  0.094   N669
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X75Y107.D1     net (fanout=7)        1.321   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X75Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A1     net (fanout=7)        1.513   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<21>97
                                                       CPU/the_datapath/the_ALU/O_or000081_1
    SLICE_X68Y108.D6     net (fanout=10)       0.674   CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y108.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                       CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X64Y107.D1     net (fanout=8)        1.338   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X64Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/N7
                                                       CPU/the_datapath/the_ALU/O<0>133
    SLICE_X65Y113.C1     net (fanout=28)       1.154   CPU/the_datapath/the_ALU/N7
    SLICE_X65Y113.C      Tilo                  0.094   CPU/the_datapath/the_ALU/O<9>119
                                                       CPU/the_datapath/the_ALU/O<9>135
    SLICE_X65Y107.C1     net (fanout=21)       1.246   CPU/Address<9>
    SLICE_X65Y107.C      Tilo                  0.094   CPU/Address<26>
                                                       CPU/the_controller/CTreset194
    SLICE_X89Y111.B3     net (fanout=2)        1.572   CPU/the_controller/CTreset194
    SLICE_X89Y111.B      Tilo                  0.094   CPU/the_datapath/CycleCounter_or0000
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X90Y100.A2     net (fanout=78)       1.454   CPU/the_datapath/CycleCounter_or0000
    SLICE_X90Y100.AMUX   Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.A5     net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X90Y100.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.B1     net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X90Y100.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.C5     net (fanout=2)        0.546   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X90Y100.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.D3     net (fanout=2)        0.475   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X90Y100.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X90Y101.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.B5     net (fanout=2)        0.569   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X90Y101.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X90Y101.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X90Y101.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X90Y102.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X90Y102.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X90Y102.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X90Y102.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.A5     net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X90Y103.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X90Y103.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X90Y103.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X90Y103.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X90Y104.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.B1     net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X90Y104.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X90Y104.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.D5     net (fanout=3)        0.448   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X90Y104.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X90Y105.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.B1     net (fanout=3)        0.750   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X90Y105.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X90Y105.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X90Y105.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.A3     net (fanout=2)        0.473   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X90Y106.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.B5     net (fanout=2)        0.552   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X90Y106.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X90Y106.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X90Y106.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.A3     net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X90Y107.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.B1     net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X90Y107.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X90Y107.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X95Y118.D5     net (fanout=2)        1.061   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X95Y118.D      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X95Y118.C6     net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X95Y118.C      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X99Y118.DX     net (fanout=31)       0.561   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X99Y118.CLK    Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_20_31
                                                       CPU/the_datapath/the_regfile/the_registers_20_31
    -------------------------------------------------  ---------------------------
    Total                                     53.856ns (20.341ns logic, 33.515ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -44.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_20_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      53.792ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.138ns (3.538 - 3.676)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_20_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y106.BQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A1     net (fanout=9)        0.869   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A      Tilo                  0.094   CPU/the_datapath/resetReg
                                                       rst1202_SW1
    SLICE_X79Y108.C6     net (fanout=3)        0.602   N842
    SLICE_X79Y108.C      Tilo                  0.094   CPU/the_controller/N48
                                                       _or00001_1
    SLICE_X79Y108.D5     net (fanout=1)        0.226   _or00001
    SLICE_X79Y108.D      Tilo                  0.094   CPU/the_controller/N48
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X72Y110.A3     net (fanout=5)        0.828   CPU/the_controller/N48
    SLICE_X72Y110.A      Tilo                  0.094   N292
                                                       CPU/the_controller/AluSelA<1>
    SLICE_X79Y110.A6     net (fanout=43)       0.910   CPU/ALU_Sel_A<1>
    SLICE_X79Y110.A      Tilo                  0.094   N669
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X75Y107.D1     net (fanout=7)        1.321   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X75Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A1     net (fanout=7)        1.513   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<21>97
                                                       CPU/the_datapath/the_ALU/O_or000081_1
    SLICE_X68Y108.D6     net (fanout=10)       0.674   CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y108.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                       CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X64Y107.D1     net (fanout=8)        1.338   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X64Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/N7
                                                       CPU/the_datapath/the_ALU/O<0>133
    SLICE_X65Y111.D2     net (fanout=28)       1.225   CPU/the_datapath/the_ALU/N7
    SLICE_X65Y111.D      Tilo                  0.094   CPU/Address<23>
                                                       CPU/the_datapath/the_ALU/O<23>179
    SLICE_X69Y114.D4     net (fanout=4)        1.095   CPU/Address<23>
    SLICE_X69Y114.D      Tilo                  0.094   N546
                                                       CPU/the_controller/CTreset1226_SW0
    SLICE_X89Y111.B2     net (fanout=2)        1.588   N546
    SLICE_X89Y111.B      Tilo                  0.094   CPU/the_datapath/CycleCounter_or0000
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X90Y100.A2     net (fanout=78)       1.454   CPU/the_datapath/CycleCounter_or0000
    SLICE_X90Y100.AMUX   Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.A5     net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X90Y100.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.B1     net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X90Y100.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.C5     net (fanout=2)        0.546   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X90Y100.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.D3     net (fanout=2)        0.475   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X90Y100.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X90Y101.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.B5     net (fanout=2)        0.569   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X90Y101.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X90Y101.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X90Y101.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X90Y102.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X90Y102.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X90Y102.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X90Y102.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.A5     net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X90Y103.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X90Y103.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X90Y103.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X90Y103.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X90Y104.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.B1     net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X90Y104.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X90Y104.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.D5     net (fanout=3)        0.448   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X90Y104.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X90Y105.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.B1     net (fanout=3)        0.750   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X90Y105.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X90Y105.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X90Y105.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.A3     net (fanout=2)        0.473   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X90Y106.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.B5     net (fanout=2)        0.552   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X90Y106.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X90Y106.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X90Y106.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.A3     net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X90Y107.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.B1     net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X90Y107.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X90Y107.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X95Y118.D5     net (fanout=2)        1.061   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X95Y118.D      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X95Y118.C6     net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X95Y118.C      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X99Y118.DX     net (fanout=31)       0.561   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X99Y118.CLK    Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_20_31
                                                       CPU/the_datapath/the_regfile/the_registers_20_31
    -------------------------------------------------  ---------------------------
    Total                                     53.792ns (20.341ns logic, 33.451ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -44.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_20_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      53.666ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.138ns (3.538 - 3.676)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_20_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y106.BQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A1     net (fanout=9)        0.869   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A      Tilo                  0.094   CPU/the_datapath/resetReg
                                                       rst1202_SW1
    SLICE_X79Y108.C6     net (fanout=3)        0.602   N842
    SLICE_X79Y108.C      Tilo                  0.094   CPU/the_controller/N48
                                                       _or00001_1
    SLICE_X79Y108.D5     net (fanout=1)        0.226   _or00001
    SLICE_X79Y108.D      Tilo                  0.094   CPU/the_controller/N48
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X72Y110.A3     net (fanout=5)        0.828   CPU/the_controller/N48
    SLICE_X72Y110.A      Tilo                  0.094   N292
                                                       CPU/the_controller/AluSelA<1>
    SLICE_X79Y110.A6     net (fanout=43)       0.910   CPU/ALU_Sel_A<1>
    SLICE_X79Y110.A      Tilo                  0.094   N669
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X75Y107.D1     net (fanout=7)        1.321   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X75Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A1     net (fanout=7)        1.513   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<21>97
                                                       CPU/the_datapath/the_ALU/O_or000081_1
    SLICE_X68Y108.D6     net (fanout=10)       0.674   CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y108.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                       CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X64Y107.D1     net (fanout=8)        1.338   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X64Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/N7
                                                       CPU/the_datapath/the_ALU/O<0>133
    SLICE_X63Y107.B2     net (fanout=28)       0.842   CPU/the_datapath/the_ALU/N7
    SLICE_X63Y107.B      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<3>
                                                       CPU/the_datapath/the_ALU/O<1>147
    SLICE_X69Y114.D1     net (fanout=28)       1.352   CPU/Address<1>
    SLICE_X69Y114.D      Tilo                  0.094   N546
                                                       CPU/the_controller/CTreset1226_SW0
    SLICE_X89Y111.B2     net (fanout=2)        1.588   N546
    SLICE_X89Y111.B      Tilo                  0.094   CPU/the_datapath/CycleCounter_or0000
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X90Y100.A2     net (fanout=78)       1.454   CPU/the_datapath/CycleCounter_or0000
    SLICE_X90Y100.AMUX   Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.A5     net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X90Y100.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.B1     net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X90Y100.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.C5     net (fanout=2)        0.546   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X90Y100.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.D3     net (fanout=2)        0.475   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X90Y100.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X90Y101.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.B5     net (fanout=2)        0.569   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X90Y101.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X90Y101.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X90Y101.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X90Y102.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X90Y102.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X90Y102.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X90Y102.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.A5     net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X90Y103.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X90Y103.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X90Y103.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X90Y103.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X90Y104.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.B1     net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X90Y104.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X90Y104.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.D5     net (fanout=3)        0.448   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X90Y104.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X90Y105.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.B1     net (fanout=3)        0.750   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X90Y105.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X90Y105.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X90Y105.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.A3     net (fanout=2)        0.473   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X90Y106.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.B5     net (fanout=2)        0.552   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X90Y106.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X90Y106.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X90Y106.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.A3     net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X90Y107.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.B1     net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X90Y107.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X90Y107.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X95Y118.D5     net (fanout=2)        1.061   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X95Y118.D      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X95Y118.C6     net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X95Y118.C      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X99Y118.DX     net (fanout=31)       0.561   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X99Y118.CLK    Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_20_31
                                                       CPU/the_datapath/the_regfile/the_registers_20_31
    -------------------------------------------------  ---------------------------
    Total                                     53.666ns (20.341ns logic, 33.325ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_1_31 (SLICE_X95Y115.DX), 154447676799189344 paths
--------------------------------------------------------------------------------
Slack (setup path):     -44.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_1_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      53.842ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.151ns (3.525 - 3.676)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_1_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y106.BQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A1     net (fanout=9)        0.869   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A      Tilo                  0.094   CPU/the_datapath/resetReg
                                                       rst1202_SW1
    SLICE_X79Y108.C6     net (fanout=3)        0.602   N842
    SLICE_X79Y108.C      Tilo                  0.094   CPU/the_controller/N48
                                                       _or00001_1
    SLICE_X79Y108.D5     net (fanout=1)        0.226   _or00001
    SLICE_X79Y108.D      Tilo                  0.094   CPU/the_controller/N48
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X72Y110.A3     net (fanout=5)        0.828   CPU/the_controller/N48
    SLICE_X72Y110.A      Tilo                  0.094   N292
                                                       CPU/the_controller/AluSelA<1>
    SLICE_X79Y110.A6     net (fanout=43)       0.910   CPU/ALU_Sel_A<1>
    SLICE_X79Y110.A      Tilo                  0.094   N669
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X75Y107.D1     net (fanout=7)        1.321   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X75Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A1     net (fanout=7)        1.513   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<21>97
                                                       CPU/the_datapath/the_ALU/O_or000081_1
    SLICE_X68Y108.D6     net (fanout=10)       0.674   CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y108.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                       CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X64Y107.D1     net (fanout=8)        1.338   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X64Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/N7
                                                       CPU/the_datapath/the_ALU/O<0>133
    SLICE_X65Y113.C1     net (fanout=28)       1.154   CPU/the_datapath/the_ALU/N7
    SLICE_X65Y113.C      Tilo                  0.094   CPU/the_datapath/the_ALU/O<9>119
                                                       CPU/the_datapath/the_ALU/O<9>135
    SLICE_X65Y107.C1     net (fanout=21)       1.246   CPU/Address<9>
    SLICE_X65Y107.C      Tilo                  0.094   CPU/Address<26>
                                                       CPU/the_controller/CTreset194
    SLICE_X89Y111.B3     net (fanout=2)        1.572   CPU/the_controller/CTreset194
    SLICE_X89Y111.B      Tilo                  0.094   CPU/the_datapath/CycleCounter_or0000
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X90Y100.A2     net (fanout=78)       1.454   CPU/the_datapath/CycleCounter_or0000
    SLICE_X90Y100.AMUX   Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.A5     net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X90Y100.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.B1     net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X90Y100.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.C5     net (fanout=2)        0.546   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X90Y100.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.D3     net (fanout=2)        0.475   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X90Y100.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X90Y101.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.B5     net (fanout=2)        0.569   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X90Y101.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X90Y101.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X90Y101.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X90Y102.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X90Y102.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X90Y102.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X90Y102.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.A5     net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X90Y103.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X90Y103.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X90Y103.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X90Y103.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X90Y104.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.B1     net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X90Y104.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X90Y104.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.D5     net (fanout=3)        0.448   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X90Y104.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X90Y105.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.B1     net (fanout=3)        0.750   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X90Y105.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X90Y105.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X90Y105.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.A3     net (fanout=2)        0.473   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X90Y106.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.B5     net (fanout=2)        0.552   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X90Y106.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X90Y106.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X90Y106.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.A3     net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X90Y107.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.B1     net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X90Y107.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X90Y107.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X95Y118.D5     net (fanout=2)        1.061   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X95Y118.D      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X95Y118.C6     net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X95Y118.C      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X95Y115.DX     net (fanout=31)       0.547   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X95Y115.CLK    Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/the_regfile/the_registers_1_31
    -------------------------------------------------  ---------------------------
    Total                                     53.842ns (20.341ns logic, 33.501ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -44.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_1_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      53.778ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.151ns (3.525 - 3.676)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_1_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y106.BQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A1     net (fanout=9)        0.869   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A      Tilo                  0.094   CPU/the_datapath/resetReg
                                                       rst1202_SW1
    SLICE_X79Y108.C6     net (fanout=3)        0.602   N842
    SLICE_X79Y108.C      Tilo                  0.094   CPU/the_controller/N48
                                                       _or00001_1
    SLICE_X79Y108.D5     net (fanout=1)        0.226   _or00001
    SLICE_X79Y108.D      Tilo                  0.094   CPU/the_controller/N48
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X72Y110.A3     net (fanout=5)        0.828   CPU/the_controller/N48
    SLICE_X72Y110.A      Tilo                  0.094   N292
                                                       CPU/the_controller/AluSelA<1>
    SLICE_X79Y110.A6     net (fanout=43)       0.910   CPU/ALU_Sel_A<1>
    SLICE_X79Y110.A      Tilo                  0.094   N669
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X75Y107.D1     net (fanout=7)        1.321   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X75Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A1     net (fanout=7)        1.513   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<21>97
                                                       CPU/the_datapath/the_ALU/O_or000081_1
    SLICE_X68Y108.D6     net (fanout=10)       0.674   CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y108.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                       CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X64Y107.D1     net (fanout=8)        1.338   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X64Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/N7
                                                       CPU/the_datapath/the_ALU/O<0>133
    SLICE_X65Y111.D2     net (fanout=28)       1.225   CPU/the_datapath/the_ALU/N7
    SLICE_X65Y111.D      Tilo                  0.094   CPU/Address<23>
                                                       CPU/the_datapath/the_ALU/O<23>179
    SLICE_X69Y114.D4     net (fanout=4)        1.095   CPU/Address<23>
    SLICE_X69Y114.D      Tilo                  0.094   N546
                                                       CPU/the_controller/CTreset1226_SW0
    SLICE_X89Y111.B2     net (fanout=2)        1.588   N546
    SLICE_X89Y111.B      Tilo                  0.094   CPU/the_datapath/CycleCounter_or0000
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X90Y100.A2     net (fanout=78)       1.454   CPU/the_datapath/CycleCounter_or0000
    SLICE_X90Y100.AMUX   Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.A5     net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X90Y100.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.B1     net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X90Y100.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.C5     net (fanout=2)        0.546   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X90Y100.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.D3     net (fanout=2)        0.475   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X90Y100.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X90Y101.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.B5     net (fanout=2)        0.569   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X90Y101.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X90Y101.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X90Y101.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X90Y102.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X90Y102.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X90Y102.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X90Y102.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.A5     net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X90Y103.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X90Y103.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X90Y103.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X90Y103.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X90Y104.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.B1     net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X90Y104.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X90Y104.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.D5     net (fanout=3)        0.448   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X90Y104.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X90Y105.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.B1     net (fanout=3)        0.750   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X90Y105.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X90Y105.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X90Y105.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.A3     net (fanout=2)        0.473   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X90Y106.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.B5     net (fanout=2)        0.552   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X90Y106.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X90Y106.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X90Y106.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.A3     net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X90Y107.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.B1     net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X90Y107.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X90Y107.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X95Y118.D5     net (fanout=2)        1.061   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X95Y118.D      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X95Y118.C6     net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X95Y118.C      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X95Y115.DX     net (fanout=31)       0.547   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X95Y115.CLK    Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/the_regfile/the_registers_1_31
    -------------------------------------------------  ---------------------------
    Total                                     53.778ns (20.341ns logic, 33.437ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -44.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_1_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      53.652ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.151ns (3.525 - 3.676)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_1_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y106.BQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A1     net (fanout=9)        0.869   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A      Tilo                  0.094   CPU/the_datapath/resetReg
                                                       rst1202_SW1
    SLICE_X79Y108.C6     net (fanout=3)        0.602   N842
    SLICE_X79Y108.C      Tilo                  0.094   CPU/the_controller/N48
                                                       _or00001_1
    SLICE_X79Y108.D5     net (fanout=1)        0.226   _or00001
    SLICE_X79Y108.D      Tilo                  0.094   CPU/the_controller/N48
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X72Y110.A3     net (fanout=5)        0.828   CPU/the_controller/N48
    SLICE_X72Y110.A      Tilo                  0.094   N292
                                                       CPU/the_controller/AluSelA<1>
    SLICE_X79Y110.A6     net (fanout=43)       0.910   CPU/ALU_Sel_A<1>
    SLICE_X79Y110.A      Tilo                  0.094   N669
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X75Y107.D1     net (fanout=7)        1.321   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X75Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A1     net (fanout=7)        1.513   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<21>97
                                                       CPU/the_datapath/the_ALU/O_or000081_1
    SLICE_X68Y108.D6     net (fanout=10)       0.674   CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y108.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                       CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X64Y107.D1     net (fanout=8)        1.338   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X64Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/N7
                                                       CPU/the_datapath/the_ALU/O<0>133
    SLICE_X63Y107.B2     net (fanout=28)       0.842   CPU/the_datapath/the_ALU/N7
    SLICE_X63Y107.B      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<3>
                                                       CPU/the_datapath/the_ALU/O<1>147
    SLICE_X69Y114.D1     net (fanout=28)       1.352   CPU/Address<1>
    SLICE_X69Y114.D      Tilo                  0.094   N546
                                                       CPU/the_controller/CTreset1226_SW0
    SLICE_X89Y111.B2     net (fanout=2)        1.588   N546
    SLICE_X89Y111.B      Tilo                  0.094   CPU/the_datapath/CycleCounter_or0000
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X90Y100.A2     net (fanout=78)       1.454   CPU/the_datapath/CycleCounter_or0000
    SLICE_X90Y100.AMUX   Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.A5     net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X90Y100.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.B1     net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X90Y100.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.C5     net (fanout=2)        0.546   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X90Y100.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.D3     net (fanout=2)        0.475   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X90Y100.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X90Y101.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.B5     net (fanout=2)        0.569   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X90Y101.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X90Y101.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X90Y101.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X90Y102.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X90Y102.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X90Y102.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X90Y102.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.A5     net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X90Y103.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X90Y103.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X90Y103.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X90Y103.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X90Y104.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.B1     net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X90Y104.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X90Y104.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.D5     net (fanout=3)        0.448   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X90Y104.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X90Y105.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.B1     net (fanout=3)        0.750   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X90Y105.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X90Y105.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X90Y105.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.A3     net (fanout=2)        0.473   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X90Y106.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.B5     net (fanout=2)        0.552   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X90Y106.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X90Y106.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X90Y106.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.A3     net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X90Y107.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.B1     net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X90Y107.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X90Y107.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X95Y118.D5     net (fanout=2)        1.061   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X95Y118.D      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X95Y118.C6     net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X95Y118.C      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X95Y115.DX     net (fanout=31)       0.547   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X95Y115.CLK    Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/the_regfile/the_registers_1_31
    -------------------------------------------------  ---------------------------
    Total                                     53.652ns (20.341ns logic, 33.311ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_18_31 (SLICE_X96Y117.DX), 154447676799189344 paths
--------------------------------------------------------------------------------
Slack (setup path):     -44.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_18_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      53.854ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.139ns (3.537 - 3.676)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_18_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y106.BQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A1     net (fanout=9)        0.869   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A      Tilo                  0.094   CPU/the_datapath/resetReg
                                                       rst1202_SW1
    SLICE_X79Y108.C6     net (fanout=3)        0.602   N842
    SLICE_X79Y108.C      Tilo                  0.094   CPU/the_controller/N48
                                                       _or00001_1
    SLICE_X79Y108.D5     net (fanout=1)        0.226   _or00001
    SLICE_X79Y108.D      Tilo                  0.094   CPU/the_controller/N48
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X72Y110.A3     net (fanout=5)        0.828   CPU/the_controller/N48
    SLICE_X72Y110.A      Tilo                  0.094   N292
                                                       CPU/the_controller/AluSelA<1>
    SLICE_X79Y110.A6     net (fanout=43)       0.910   CPU/ALU_Sel_A<1>
    SLICE_X79Y110.A      Tilo                  0.094   N669
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X75Y107.D1     net (fanout=7)        1.321   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X75Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A1     net (fanout=7)        1.513   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<21>97
                                                       CPU/the_datapath/the_ALU/O_or000081_1
    SLICE_X68Y108.D6     net (fanout=10)       0.674   CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y108.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                       CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X64Y107.D1     net (fanout=8)        1.338   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X64Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/N7
                                                       CPU/the_datapath/the_ALU/O<0>133
    SLICE_X65Y113.C1     net (fanout=28)       1.154   CPU/the_datapath/the_ALU/N7
    SLICE_X65Y113.C      Tilo                  0.094   CPU/the_datapath/the_ALU/O<9>119
                                                       CPU/the_datapath/the_ALU/O<9>135
    SLICE_X65Y107.C1     net (fanout=21)       1.246   CPU/Address<9>
    SLICE_X65Y107.C      Tilo                  0.094   CPU/Address<26>
                                                       CPU/the_controller/CTreset194
    SLICE_X89Y111.B3     net (fanout=2)        1.572   CPU/the_controller/CTreset194
    SLICE_X89Y111.B      Tilo                  0.094   CPU/the_datapath/CycleCounter_or0000
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X90Y100.A2     net (fanout=78)       1.454   CPU/the_datapath/CycleCounter_or0000
    SLICE_X90Y100.AMUX   Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.A5     net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X90Y100.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.B1     net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X90Y100.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.C5     net (fanout=2)        0.546   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X90Y100.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.D3     net (fanout=2)        0.475   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X90Y100.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X90Y101.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.B5     net (fanout=2)        0.569   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X90Y101.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X90Y101.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X90Y101.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X90Y102.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X90Y102.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X90Y102.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X90Y102.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.A5     net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X90Y103.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X90Y103.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X90Y103.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X90Y103.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X90Y104.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.B1     net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X90Y104.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X90Y104.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.D5     net (fanout=3)        0.448   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X90Y104.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X90Y105.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.B1     net (fanout=3)        0.750   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X90Y105.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X90Y105.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X90Y105.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.A3     net (fanout=2)        0.473   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X90Y106.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.B5     net (fanout=2)        0.552   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X90Y106.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X90Y106.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X90Y106.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.A3     net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X90Y107.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.B1     net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X90Y107.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X90Y107.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X95Y118.D5     net (fanout=2)        1.061   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X95Y118.D      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X95Y118.C6     net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X95Y118.C      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X96Y117.DX     net (fanout=31)       0.566   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X96Y117.CLK    Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_18_31
                                                       CPU/the_datapath/the_regfile/the_registers_18_31
    -------------------------------------------------  ---------------------------
    Total                                     53.854ns (20.334ns logic, 33.520ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -44.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_18_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      53.790ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.139ns (3.537 - 3.676)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_18_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y106.BQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A1     net (fanout=9)        0.869   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A      Tilo                  0.094   CPU/the_datapath/resetReg
                                                       rst1202_SW1
    SLICE_X79Y108.C6     net (fanout=3)        0.602   N842
    SLICE_X79Y108.C      Tilo                  0.094   CPU/the_controller/N48
                                                       _or00001_1
    SLICE_X79Y108.D5     net (fanout=1)        0.226   _or00001
    SLICE_X79Y108.D      Tilo                  0.094   CPU/the_controller/N48
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X72Y110.A3     net (fanout=5)        0.828   CPU/the_controller/N48
    SLICE_X72Y110.A      Tilo                  0.094   N292
                                                       CPU/the_controller/AluSelA<1>
    SLICE_X79Y110.A6     net (fanout=43)       0.910   CPU/ALU_Sel_A<1>
    SLICE_X79Y110.A      Tilo                  0.094   N669
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X75Y107.D1     net (fanout=7)        1.321   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X75Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A1     net (fanout=7)        1.513   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<21>97
                                                       CPU/the_datapath/the_ALU/O_or000081_1
    SLICE_X68Y108.D6     net (fanout=10)       0.674   CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y108.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                       CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X64Y107.D1     net (fanout=8)        1.338   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X64Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/N7
                                                       CPU/the_datapath/the_ALU/O<0>133
    SLICE_X65Y111.D2     net (fanout=28)       1.225   CPU/the_datapath/the_ALU/N7
    SLICE_X65Y111.D      Tilo                  0.094   CPU/Address<23>
                                                       CPU/the_datapath/the_ALU/O<23>179
    SLICE_X69Y114.D4     net (fanout=4)        1.095   CPU/Address<23>
    SLICE_X69Y114.D      Tilo                  0.094   N546
                                                       CPU/the_controller/CTreset1226_SW0
    SLICE_X89Y111.B2     net (fanout=2)        1.588   N546
    SLICE_X89Y111.B      Tilo                  0.094   CPU/the_datapath/CycleCounter_or0000
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X90Y100.A2     net (fanout=78)       1.454   CPU/the_datapath/CycleCounter_or0000
    SLICE_X90Y100.AMUX   Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.A5     net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X90Y100.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.B1     net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X90Y100.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.C5     net (fanout=2)        0.546   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X90Y100.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.D3     net (fanout=2)        0.475   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X90Y100.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X90Y101.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.B5     net (fanout=2)        0.569   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X90Y101.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X90Y101.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X90Y101.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X90Y102.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X90Y102.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X90Y102.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X90Y102.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.A5     net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X90Y103.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X90Y103.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X90Y103.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X90Y103.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X90Y104.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.B1     net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X90Y104.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X90Y104.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.D5     net (fanout=3)        0.448   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X90Y104.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X90Y105.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.B1     net (fanout=3)        0.750   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X90Y105.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X90Y105.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X90Y105.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.A3     net (fanout=2)        0.473   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X90Y106.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.B5     net (fanout=2)        0.552   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X90Y106.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X90Y106.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X90Y106.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.A3     net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X90Y107.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.B1     net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X90Y107.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X90Y107.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X95Y118.D5     net (fanout=2)        1.061   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X95Y118.D      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X95Y118.C6     net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X95Y118.C      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X96Y117.DX     net (fanout=31)       0.566   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X96Y117.CLK    Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_18_31
                                                       CPU/the_datapath/the_regfile/the_registers_18_31
    -------------------------------------------------  ---------------------------
    Total                                     53.790ns (20.334ns logic, 33.456ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -44.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_18_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      53.664ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.139ns (3.537 - 3.676)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_18_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y106.BQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A1     net (fanout=9)        0.869   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X81Y106.A      Tilo                  0.094   CPU/the_datapath/resetReg
                                                       rst1202_SW1
    SLICE_X79Y108.C6     net (fanout=3)        0.602   N842
    SLICE_X79Y108.C      Tilo                  0.094   CPU/the_controller/N48
                                                       _or00001_1
    SLICE_X79Y108.D5     net (fanout=1)        0.226   _or00001
    SLICE_X79Y108.D      Tilo                  0.094   CPU/the_controller/N48
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X72Y110.A3     net (fanout=5)        0.828   CPU/the_controller/N48
    SLICE_X72Y110.A      Tilo                  0.094   N292
                                                       CPU/the_controller/AluSelA<1>
    SLICE_X79Y110.A6     net (fanout=43)       0.910   CPU/ALU_Sel_A<1>
    SLICE_X79Y110.A      Tilo                  0.094   N669
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X75Y107.D1     net (fanout=7)        1.321   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X75Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A1     net (fanout=7)        1.513   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X64Y110.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<21>97
                                                       CPU/the_datapath/the_ALU/O_or000081_1
    SLICE_X68Y108.D6     net (fanout=10)       0.674   CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y108.D      Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                       CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X64Y107.D1     net (fanout=8)        1.338   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X64Y107.D      Tilo                  0.094   CPU/the_datapath/the_ALU/N7
                                                       CPU/the_datapath/the_ALU/O<0>133
    SLICE_X63Y107.B2     net (fanout=28)       0.842   CPU/the_datapath/the_ALU/N7
    SLICE_X63Y107.B      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<3>
                                                       CPU/the_datapath/the_ALU/O<1>147
    SLICE_X69Y114.D1     net (fanout=28)       1.352   CPU/Address<1>
    SLICE_X69Y114.D      Tilo                  0.094   N546
                                                       CPU/the_controller/CTreset1226_SW0
    SLICE_X89Y111.B2     net (fanout=2)        1.588   N546
    SLICE_X89Y111.B      Tilo                  0.094   CPU/the_datapath/CycleCounter_or0000
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X90Y100.A2     net (fanout=78)       1.454   CPU/the_datapath/CycleCounter_or0000
    SLICE_X90Y100.AMUX   Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.A5     net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X90Y100.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.B1     net (fanout=2)        0.750   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X90Y100.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.C5     net (fanout=2)        0.546   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X90Y100.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y100.D3     net (fanout=2)        0.475   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X90Y100.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_26_8
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X90Y101.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X90Y101.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.B5     net (fanout=2)        0.569   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X90Y101.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X90Y101.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y101.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X90Y101.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_0
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X90Y102.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.A5     net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X90Y102.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X90Y102.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X90Y102.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y102.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X90Y102.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_10_0
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X90Y103.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.A5     net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X90Y103.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X90Y103.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X90Y103.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y103.D5     net (fanout=2)        0.448   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X90Y103.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_11_4
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X90Y104.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X90Y104.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.B1     net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X90Y104.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X90Y104.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y104.D5     net (fanout=3)        0.448   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X90Y104.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_27_4
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X90Y105.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.A3     net (fanout=3)        0.469   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X90Y105.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.B1     net (fanout=3)        0.750   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X90Y105.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X90Y105.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y105.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X90Y105.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_8_0
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X90Y106.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.A3     net (fanout=2)        0.473   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X90Y106.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.B5     net (fanout=2)        0.552   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X90Y106.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X90Y106.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y106.D3     net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X90Y106.COUT   Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X90Y107.AMUX   Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.A3     net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X90Y107.BMUX   Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.B1     net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X90Y107.CMUX   Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X90Y107.C1     net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X90Y107.DMUX   Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_21_12
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X95Y118.D5     net (fanout=2)        1.061   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X95Y118.D      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X95Y118.C6     net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X95Y118.C      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X96Y117.DX     net (fanout=31)       0.566   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X96Y117.CLK    Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_18_31
                                                       CPU/the_datapath/the_regfile/the_registers_18_31
    -------------------------------------------------  ---------------------------
    Total                                     53.664ns (20.334ns logic, 33.330ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/resetReg (SLICE_X81Y106.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.371ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/resetReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 2)
  Clock Path Skew:      0.269ns (3.688 - 3.419)
  Source Clock:         clkdiv0_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/resetReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y106.BQ     Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X80Y106.D6     net (fanout=9)        0.294   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X80Y106.D      Tilo                  0.087   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       rst1202_SW0
    SLICE_X81Y106.C6     net (fanout=3)        0.278   N841
    SLICE_X81Y106.CLK    Tah         (-Th)     0.195   CPU/the_datapath/resetReg
                                                       _or00001
                                                       CPU/the_datapath/resetReg
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.325ns logic, 0.572ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X3Y22.ADDRBU9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_8 (FF)
  Destination:          CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.638ns (Levels of Logic = 0)
  Clock Path Skew:      0.228ns (0.771 - 0.543)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_8 to CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X81Y112.BQ        Tcko                  0.414   CPU/the_datapath/the_PC/the_pc<10>
                                                          CPU/the_datapath/the_PC/the_pc_8
    RAMB36_X3Y22.ADDRBU9    net (fanout=11)       0.518   CPU/the_datapath/the_PC/the_pc<8>
    RAMB36_X3Y22.CLKBWRCLKU Trckc_ADDRB (-Th)     0.294   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.638ns (0.120ns logic, 0.518ns route)
                                                          (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X3Y22.ADDRBU11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_10 (FF)
  Destination:          CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.642ns (Levels of Logic = 0)
  Clock Path Skew:      0.228ns (0.771 - 0.543)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_10 to CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X81Y112.DQ        Tcko                  0.414   CPU/the_datapath/the_PC/the_pc<10>
                                                          CPU/the_datapath/the_PC/the_pc_10
    RAMB36_X3Y22.ADDRBU11   net (fanout=11)       0.522   CPU/the_datapath/the_PC/the_pc<10>
    RAMB36_X3Y22.CLKBWRCLKU Trckc_ADDRB (-Th)     0.294   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.642ns (0.120ns logic, 0.522ns route)
                                                          (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X3Y22.ADDRBL9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_8 (FF)
  Destination:          CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.638ns (Levels of Logic = 0)
  Clock Path Skew:      0.217ns (0.760 - 0.543)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_8 to CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X81Y112.BQ        Tcko                  0.414   CPU/the_datapath/the_PC/the_pc<10>
                                                          CPU/the_datapath/the_PC/the_pc_8
    RAMB36_X3Y22.ADDRBL9    net (fanout=11)       0.518   CPU/the_datapath/the_PC/the_pc<8>
    RAMB36_X3Y22.CLKBWRCLKL Trckc_ADDRB (-Th)     0.294   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.638ns (0.120ns logic, 0.518ns route)
                                                          (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X3Y22.ADDRBL11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_10 (FF)
  Destination:          CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.642ns (Levels of Logic = 0)
  Clock Path Skew:      0.217ns (0.760 - 0.543)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_10 to CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X81Y112.DQ        Tcko                  0.414   CPU/the_datapath/the_PC/the_pc<10>
                                                          CPU/the_datapath/the_PC/the_pc_10
    RAMB36_X3Y22.ADDRBL11   net (fanout=11)       0.522   CPU/the_datapath/the_PC/the_pc<10>
    RAMB36_X3Y22.CLKBWRCLKL Trckc_ADDRB (-Th)     0.294   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.642ns (0.120ns logic, 0.522ns route)
                                                          (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/active_data_line_207 (SLICE_X81Y100.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/first_read_79 (FF)
  Destination:          mem_arch/icache/active_data_line_207 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (0.608 - 0.549)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/first_read_79 to mem_arch/icache/active_data_line_207
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y100.DQ     Tcko                  0.414   mem_arch/icache/first_read<79>
                                                       mem_arch/icache/first_read_79
    SLICE_X81Y100.D6     net (fanout=2)        0.271   mem_arch/icache/first_read<79>
    SLICE_X81Y100.CLK    Tah         (-Th)     0.195   mem_arch/icache/active_data_line<207>
                                                       mem_arch/icache/active_data_line_mux0000<207>1
                                                       mem_arch/icache/active_data_line_207
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.219ns logic, 0.271ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/dcache/active_data_line_195 (SLICE_X34Y103.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/dcache/first_read_67 (FF)
  Destination:          mem_arch/dcache/active_data_line_195 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.501ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.601 - 0.535)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/dcache/first_read_67 to mem_arch/dcache/active_data_line_195
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y103.DQ     Tcko                  0.414   mem_arch/dcache/first_read<67>
                                                       mem_arch/dcache/first_read_67
    SLICE_X34Y103.D6     net (fanout=2)        0.282   mem_arch/dcache/first_read<67>
    SLICE_X34Y103.CLK    Tah         (-Th)     0.195   mem_arch/dcache/active_data_line<195>
                                                       mem_arch/dcache/active_data_line_mux0000<195>1
                                                       mem_arch/dcache/active_data_line_195
    -------------------------------------------------  ---------------------------
    Total                                      0.501ns (0.219ns logic, 0.282ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X3Y20.ADDRBL13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/addr_hold_12 (FF)
  Destination:          mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.824ns (Levels of Logic = 0)
  Clock Path Skew:      0.388ns (1.626 - 1.238)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/addr_hold_12 to mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X81Y96.DQ         Tcko                  0.414   mem_arch/icache/addr_hold<12>
                                                          mem_arch/icache/addr_hold_12
    RAMB36_X3Y20.ADDRBL13   net (fanout=10)       0.704   mem_arch/icache/addr_hold<12>
    RAMB36_X3Y20.CLKBWRCLKL Trckc_ADDR  (-Th)     0.294   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                          mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.824ns (0.120ns logic, 0.704ns route)
                                                          (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/dcache/active_data_line_193 (SLICE_X34Y103.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/dcache/first_read_65 (FF)
  Destination:          mem_arch/dcache/active_data_line_193 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.502ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.601 - 0.535)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/dcache/first_read_65 to mem_arch/dcache/active_data_line_193
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y103.BQ     Tcko                  0.414   mem_arch/dcache/first_read<67>
                                                       mem_arch/dcache/first_read_65
    SLICE_X34Y103.B6     net (fanout=2)        0.284   mem_arch/dcache/first_read<65>
    SLICE_X34Y103.CLK    Tah         (-Th)     0.196   mem_arch/dcache/active_data_line<195>
                                                       mem_arch/dcache/active_data_line_mux0000<193>1
                                                       mem_arch/dcache/active_data_line_193
    -------------------------------------------------  ---------------------------
    Total                                      0.502ns (0.218ns logic, 0.284ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X3Y22.ADDRBU13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_12 (FF)
  Destination:          CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.626ns (Levels of Logic = 0)
  Clock Path Skew:      0.189ns (0.771 - 0.582)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_12 to CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y111.BQ        Tcko                  0.414   CPU/the_datapath/the_PC/the_pc<14>
                                                          CPU/the_datapath/the_PC/the_pc_12
    RAMB36_X3Y22.ADDRBU13   net (fanout=11)       0.506   CPU/the_datapath/the_PC/the_pc<12>
    RAMB36_X3Y22.CLKBWRCLKU Trckc_ADDRB (-Th)     0.294   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.626ns (0.120ns logic, 0.506ns route)
                                                          (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAL
  Logical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAL
  Location pin: RAMB36_X2Y22.CLKARDCLKL
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAU
  Logical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAU
  Location pin: RAMB36_X2Y22.CLKARDCLKU
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKBL
  Logical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKBL
  Location pin: RAMB36_X2Y22.CLKBWRCLKL
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk200 = PERIOD TIMEGRP "clk200" TS_USER_CLK / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18 (SLICE_X34Y67.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.278ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y67.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17
    SLICE_X34Y67.CX      net (fanout=1)        0.824   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<17>
    SLICE_X34Y67.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18
    -------------------------------------------------  ---------------------------
    Total                                      1.278ns (0.454ns logic, 0.824ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 (SLICE_X42Y66.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.278ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y66.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1
    SLICE_X42Y66.CX      net (fanout=1)        0.824   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<1>
    SLICE_X42Y66.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2
    -------------------------------------------------  ---------------------------
    Total                                      1.278ns (0.454ns logic, 0.824ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 (SLICE_X38Y66.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y66.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13
    SLICE_X38Y66.CX      net (fanout=1)        0.821   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<13>
    SLICE_X38Y66.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.454ns logic, 0.821ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (SLICE_X29Y67.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.066ns (Levels of Logic = 0)
  Clock Path Skew:      -0.024ns (0.552 - 0.576)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y67.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19
    SLICE_X29Y67.AX      net (fanout=1)        0.624   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
    SLICE_X29Y67.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20
    -------------------------------------------------  ---------------------------
    Total                                      1.066ns (0.442ns logic, 0.624ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24 (SLICE_X28Y67.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.967ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.124 - 0.134)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23
    SLICE_X28Y67.AX      net (fanout=1)        0.529   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
    SLICE_X28Y67.CLK     Tdick                -0.012   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<24>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24
    -------------------------------------------------  ---------------------------
    Total                                      0.967ns (0.438ns logic, 0.529ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (SLICE_X34Y67.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.940ns (Levels of Logic = 0)
  Clock Path Skew:      -0.026ns (0.536 - 0.562)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y66.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15
    SLICE_X34Y67.AX      net (fanout=1)        0.498   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
    SLICE_X34Y67.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.442ns logic, 0.498ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 (SLICE_X38Y66.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.961ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.523 - 0.527)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y66.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11
    SLICE_X38Y66.AX      net (fanout=1)        0.519   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
    SLICE_X38Y66.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12
    -------------------------------------------------  ---------------------------
    Total                                      0.961ns (0.442ns logic, 0.519ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 (SLICE_X41Y66.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.929ns (Levels of Logic = 0)
  Clock Path Skew:      -0.033ns (0.490 - 0.523)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y66.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7
    SLICE_X41Y66.AX      net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
    SLICE_X41Y66.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8
    -------------------------------------------------  ---------------------------
    Total                                      0.929ns (0.442ns logic, 0.487ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 (SLICE_X43Y66.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.909ns (Levels of Logic = 0)
  Clock Path Skew:      -0.036ns (0.129 - 0.165)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y66.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3
    SLICE_X43Y66.AX      net (fanout=1)        0.467   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
    SLICE_X43Y66.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.442ns logic, 0.467ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22 (SLICE_X29Y67.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.933ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21
    SLICE_X29Y67.CX      net (fanout=1)        0.479   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<21>
    SLICE_X29Y67.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (0.454ns logic, 0.479ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk200 = PERIOD TIMEGRP "clk200" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (SLICE_X29Y67.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20
    SLICE_X29Y67.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<20>
    SLICE_X29Y67.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 (SLICE_X41Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y66.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8
    SLICE_X41Y66.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<8>
    SLICE_X41Y66.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (SLICE_X43Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y66.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4
    SLICE_X43Y66.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<4>
    SLICE_X43Y66.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 (SLICE_X41Y66.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y66.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10
    SLICE_X41Y66.DX      net (fanout=1)        0.284   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<10>
    SLICE_X41Y66.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.195ns logic, 0.284ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7 (SLICE_X43Y66.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y66.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6
    SLICE_X43Y66.DX      net (fanout=1)        0.284   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<6>
    SLICE_X43Y66.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.195ns logic, 0.284ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (SLICE_X34Y67.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y67.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16
    SLICE_X34Y67.BX      net (fanout=1)        0.303   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<16>
    SLICE_X34Y67.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 (SLICE_X38Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y66.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12
    SLICE_X38Y66.BX      net (fanout=1)        0.303   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<12>
    SLICE_X38Y66.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (SLICE_X42Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y66.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0
    SLICE_X42Y66.BX      net (fanout=1)        0.303   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<0>
    SLICE_X42Y66.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (SLICE_X38Y66.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y66.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14
    SLICE_X38Y66.DX      net (fanout=1)        0.300   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<14>
    SLICE_X38Y66.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.195ns logic, 0.300ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3 (SLICE_X42Y66.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y66.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2
    SLICE_X42Y66.DX      net (fanout=1)        0.300   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<2>
    SLICE_X42Y66.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.195ns logic, 0.300ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk200 = PERIOD TIMEGRP "clk200" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: clk200_buf/I0
  Logical resource: clk200_buf/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: clk200
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>/SR
  Logical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20/SR
  Location pin: SLICE_X29Y67.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>/SR
  Logical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20/SR
  Location pin: SLICE_X29Y67.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk0 = PERIOD TIMEGRP "clk0" TS_USER_CLK / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4038 paths analyzed, 2424 endpoints analyzed, 4 failing endpoints
 4 timing errors detected. (1 setup error, 3 hold errors, 0 component switching limit errors)
 Minimum period is   5.080ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (SLICE_X0Y128.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.058ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (1.518 - 1.430)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff
    SLICE_X0Y128.DX      net (fanout=1)        4.592   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<5>
    SLICE_X0Y128.CLK     Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      5.058ns (0.466ns logic, 4.592ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt (OLOGIC_X0Y233.D1), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.739ns (Levels of Logic = 1)
  Clock Path Skew:      0.048ns (3.599 - 3.551)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y66.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren
    SLICE_X7Y84.D4       net (fanout=2)        2.095   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren
    SLICE_X7Y84.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01
    OLOGIC_X0Y233.D1     net (fanout=1)        1.645   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt
    OLOGIC_X0Y233.CLK    Todck                 0.434   DDR2_ODT_OBUF
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt
    -------------------------------------------------  ---------------------------
    Total                                      4.739ns (0.999ns logic, 3.740ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.305ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.716 - 0.659)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y104.AQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
    SLICE_X7Y84.D3       net (fanout=2)        1.661   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
    SLICE_X7Y84.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01
    OLOGIC_X0Y233.D1     net (fanout=1)        1.645   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt
    OLOGIC_X0Y233.CLK    Todck                 0.434   DDR2_ODT_OBUF
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt
    -------------------------------------------------  ---------------------------
    Total                                      4.305ns (0.999ns logic, 3.306ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.484ns (Levels of Logic = 1)
  Clock Path Skew:      -0.081ns (3.599 - 3.680)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y84.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X7Y84.D6       net (fanout=155)      0.861   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X7Y84.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01
    OLOGIC_X0Y233.D1     net (fanout=1)        1.645   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt
    OLOGIC_X0Y233.CLK    Todck                 0.434   DDR2_ODT_OBUF
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt
    -------------------------------------------------  ---------------------------
    Total                                      3.484ns (0.978ns logic, 2.506ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_7 (SLICE_X11Y95.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.362ns (Levels of Logic = 1)
  Clock Path Skew:      -0.248ns (3.432 - 3.680)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y85.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X9Y124.C5      net (fanout=32)       2.041   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X9Y124.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1
    SLICE_X11Y95.DX      net (fanout=2)        1.775   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
    SLICE_X11Y95.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_7
    -------------------------------------------------  ---------------------------
    Total                                      4.362ns (0.546ns logic, 3.816ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.650ns (Levels of Logic = 1)
  Clock Path Skew:      -0.355ns (1.328 - 1.683)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X9Y124.C4      net (fanout=2)        1.329   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg2a_out_fall
    SLICE_X9Y124.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1
    SLICE_X11Y95.DX      net (fanout=2)        1.775   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
    SLICE_X11Y95.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_7
    -------------------------------------------------  ---------------------------
    Total                                      3.650ns (0.546ns logic, 3.104ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.325ns (Levels of Logic = 1)
  Clock Path Skew:      -0.355ns (1.328 - 1.683)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X9Y124.C6      net (fanout=2)        1.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_fall
    SLICE_X9Y124.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1
    SLICE_X11Y95.DX      net (fanout=2)        1.775   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
    SLICE_X11Y95.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_7
    -------------------------------------------------  ---------------------------
    Total                                      3.325ns (0.546ns logic, 2.779ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_6 (SLICE_X11Y94.CX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.214ns (Levels of Logic = 1)
  Clock Path Skew:      -0.251ns (3.429 - 3.680)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y85.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel
    SLICE_X8Y115.D4      net (fanout=32)       2.373   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<6>
    SLICE_X8Y115.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<49>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/rd_data_rise1
    SLICE_X11Y94.CX      net (fanout=2)        1.293   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<49>
    SLICE_X11Y94.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_6
    -------------------------------------------------  ---------------------------
    Total                                      4.214ns (0.548ns logic, 3.666ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.167ns (Levels of Logic = 1)
  Clock Path Skew:      -0.322ns (1.325 - 1.647)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y126.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X8Y115.D5      net (fanout=2)        1.305   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg3b_out_rise
    SLICE_X8Y115.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<49>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/rd_data_rise1
    SLICE_X11Y94.CX      net (fanout=2)        1.293   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<49>
    SLICE_X11Y94.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_6
    -------------------------------------------------  ---------------------------
    Total                                      3.167ns (0.569ns logic, 2.598ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.026ns (Levels of Logic = 1)
  Clock Path Skew:      -0.322ns (1.325 - 1.647)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y126.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X8Y115.D6      net (fanout=2)        1.164   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg2a_out_rise
    SLICE_X8Y115.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<49>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/rd_data_rise1
    SLICE_X11Y94.CX      net (fanout=2)        1.293   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<49>
    SLICE_X11Y94.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_6
    -------------------------------------------------  ---------------------------
    Total                                      3.026ns (0.569ns logic, 2.457ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X1Y22.ENBWRENL), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.575ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.258 - 0.268)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y22.FULL       Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X28Y92.C6         net (fanout=1)        1.426   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<4>
    SLICE_X28Y92.C          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y22.ENBWRENL   net (fanout=4)        1.547   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y22.CLKBWRCLKU Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         4.575ns (1.602ns logic, 2.973ns route)
                                                          (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.575ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y22.FULL       Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X28Y92.C6         net (fanout=1)        1.426   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<4>
    SLICE_X28Y92.C          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y22.ENBWRENL   net (fanout=4)        1.547   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y22.CLKBWRCLKL Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         4.575ns (1.602ns logic, 2.973ns route)
                                                          (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.454ns (Levels of Logic = 1)
  Clock Path Skew:      -0.033ns (1.487 - 1.520)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y15.FULL       Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X28Y92.C5         net (fanout=1)        1.305   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<1>
    SLICE_X28Y92.C          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y22.ENBWRENL   net (fanout=4)        1.547   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y22.CLKBWRCLKL Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         4.454ns (1.602ns logic, 2.852ns route)
                                                          (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7 (SLICE_X8Y92.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.169ns (Levels of Logic = 1)
  Clock Path Skew:      -0.252ns (3.428 - 3.680)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y85.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X10Y117.A4     net (fanout=32)       2.167   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X10Y117.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1
    SLICE_X8Y92.DX       net (fanout=2)        1.463   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
    SLICE_X8Y92.CLK      Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7
    -------------------------------------------------  ---------------------------
    Total                                      4.169ns (0.539ns logic, 3.630ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.385ns (Levels of Logic = 1)
  Clock Path Skew:      -0.359ns (1.324 - 1.683)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X10Y117.A6     net (fanout=2)        1.383   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg2a_out_rise
    SLICE_X10Y117.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1
    SLICE_X8Y92.DX       net (fanout=2)        1.463   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
    SLICE_X8Y92.CLK      Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7
    -------------------------------------------------  ---------------------------
    Total                                      3.385ns (0.539ns logic, 2.846ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.262ns (Levels of Logic = 1)
  Clock Path Skew:      -0.359ns (1.324 - 1.683)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X10Y117.A5     net (fanout=2)        1.260   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
    SLICE_X10Y117.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1
    SLICE_X8Y92.DX       net (fanout=2)        1.463   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
    SLICE_X8Y92.CLK      Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7
    -------------------------------------------------  ---------------------------
    Total                                      3.262ns (0.539ns logic, 2.723ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X1Y15.ENBWRENL), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.363ns (Levels of Logic = 1)
  Clock Path Skew:      -0.185ns (1.413 - 1.598)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y22.FULL       Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X28Y92.C6         net (fanout=1)        1.426   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<4>
    SLICE_X28Y92.C          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y15.ENBWRENL   net (fanout=4)        1.335   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y15.CLKBWRCLKL Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         4.363ns (1.602ns logic, 2.761ns route)
                                                          (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.363ns (Levels of Logic = 1)
  Clock Path Skew:      -0.181ns (1.417 - 1.598)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y22.FULL       Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X28Y92.C6         net (fanout=1)        1.426   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<4>
    SLICE_X28Y92.C          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y15.ENBWRENL   net (fanout=4)        1.335   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y15.CLKBWRCLKU Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         4.363ns (1.602ns logic, 2.761ns route)
                                                          (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.141ns (Levels of Logic = 1)
  Clock Path Skew:      -0.209ns (1.413 - 1.622)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y20.FULL       Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X28Y92.C4         net (fanout=1)        1.204   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<2>
    SLICE_X28Y92.C          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y15.ENBWRENL   net (fanout=4)        1.335   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y15.CLKBWRCLKL Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         4.141ns (1.602ns logic, 2.539ns route)
                                                          (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X1Y20.ENBWRENL), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.537ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y22.FULL       Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X28Y92.C6         net (fanout=1)        1.426   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<4>
    SLICE_X28Y92.C          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y20.ENBWRENL   net (fanout=4)        1.509   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y20.CLKBWRCLKU Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         4.537ns (1.602ns logic, 2.935ns route)
                                                          (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.537ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.271 - 0.268)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y22.FULL       Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X28Y92.C6         net (fanout=1)        1.426   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<4>
    SLICE_X28Y92.C          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y20.ENBWRENL   net (fanout=4)        1.509   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y20.CLKBWRCLKL Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         4.537ns (1.602ns logic, 2.935ns route)
                                                          (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.416ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (1.505 - 1.520)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y15.FULL       Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X28Y92.C5         net (fanout=1)        1.305   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<1>
    SLICE_X28Y92.C          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y20.ENBWRENL   net (fanout=4)        1.509   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y20.CLKBWRCLKU Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         4.416ns (1.602ns logic, 2.814ns route)
                                                          (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_6 (SLICE_X11Y95.CX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.147ns (Levels of Logic = 1)
  Clock Path Skew:      -0.248ns (3.432 - 3.680)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y85.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel
    SLICE_X8Y115.A4      net (fanout=32)       2.204   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<6>
    SLICE_X8Y115.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<49>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/rd_data_fall1
    SLICE_X11Y95.CX      net (fanout=2)        1.395   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<48>
    SLICE_X11Y95.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_6
    -------------------------------------------------  ---------------------------
    Total                                      4.147ns (0.548ns logic, 3.599ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.166ns (Levels of Logic = 1)
  Clock Path Skew:      -0.361ns (1.328 - 1.689)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y124.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X8Y115.A6      net (fanout=2)        1.223   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg2a_out_fall
    SLICE_X8Y115.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<49>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/rd_data_fall1
    SLICE_X11Y95.CX      net (fanout=2)        1.395   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<48>
    SLICE_X11Y95.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_6
    -------------------------------------------------  ---------------------------
    Total                                      3.166ns (0.548ns logic, 2.618ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.958ns (Levels of Logic = 1)
  Clock Path Skew:      -0.361ns (1.328 - 1.689)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y124.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X8Y115.A5      net (fanout=2)        1.015   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg3b_out_fall
    SLICE_X8Y115.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<49>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/rd_data_fall1
    SLICE_X11Y95.CX      net (fanout=2)        1.395   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<48>
    SLICE_X11Y95.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_6
    -------------------------------------------------  ---------------------------
    Total                                      2.958ns (0.548ns logic, 2.410ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X1Y20.DIPBDIPU0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_5 (FF)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.521ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (1.505 - 1.503)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_5 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X15Y48.BQ         Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<7>
                                                          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_5
    RAMB36_X1Y20.DIPBDIPU0  net (fanout=1)        3.729   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<5>
    RAMB36_X1Y20.CLKBWRCLKU Trdck_DIP             0.342   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         4.521ns (0.792ns logic, 3.729ns route)
                                                          (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk0 = PERIOD TIMEGRP "clk0" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X28Y48.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[24].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.461ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (3.686 - 3.423)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[24].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y48.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<27>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[24].u_ff_gate_dly
    SLICE_X28Y48.A6      net (fanout=1)        0.266   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<24>
    SLICE_X28Y48.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.461ns (0.195ns logic, 0.266ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux (SLICE_X34Y50.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.287ns (3.665 - 3.378)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y50.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_1
    SLICE_X34Y50.BX      net (fanout=1)        0.303   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<1>
    SLICE_X34Y50.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux (SLICE_X34Y50.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.493ns (Levels of Logic = 0)
  Clock Path Skew:      0.287ns (3.665 - 3.378)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y50.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_3
    SLICE_X34Y50.DX      net (fanout=1)        0.298   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<3>
    SLICE_X34Y50.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.195ns logic, 0.298ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X32Y60.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[34].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.497ns (Levels of Logic = 1)
  Clock Path Skew:      0.251ns (3.581 - 3.330)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[34].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y61.CQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<35>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[34].u_ff_gate_dly
    SLICE_X32Y60.D6      net (fanout=1)        0.280   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<34>
    SLICE_X32Y60.CLK     Tah         (-Th)     0.216   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.497ns (0.217ns logic, 0.280ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X40Y34.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[17].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 1)
  Clock Path Skew:      0.254ns (3.707 - 3.453)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[17].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y34.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<19>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[17].u_ff_gate_dly
    SLICE_X40Y34.A4      net (fanout=1)        0.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<17>
    SLICE_X40Y34.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.195ns logic, 0.343ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X40Y34.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.563ns (Levels of Logic = 1)
  Clock Path Skew:      0.254ns (3.707 - 3.453)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y34.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<19>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly
    SLICE_X40Y34.A5      net (fanout=1)        0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<18>
    SLICE_X40Y34.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.563ns (0.195ns logic, 0.368ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X64Y16.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 1)
  Clock Path Skew:      0.259ns (3.737 - 3.478)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y17.DQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly
    SLICE_X64Y16.A5      net (fanout=1)        0.361   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
    SLICE_X64Y16.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (0.214ns logic, 0.361ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X32Y60.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.594ns (Levels of Logic = 1)
  Clock Path Skew:      0.251ns (3.581 - 3.330)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y61.BQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<35>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly
    SLICE_X32Y60.D5      net (fanout=1)        0.377   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<33>
    SLICE_X32Y60.CLK     Tah         (-Th)     0.216   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.594ns (0.217ns logic, 0.377ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X32Y66.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[39].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.609ns (Levels of Logic = 1)
  Clock Path Skew:      0.261ns (3.567 - 3.306)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[39].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y67.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<39>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[39].u_ff_gate_dly
    SLICE_X32Y66.C6      net (fanout=1)        0.412   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<39>
    SLICE_X32Y66.CLK     Tah         (-Th)     0.217   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (0.197ns logic, 0.412ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X40Y34.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.254ns (3.707 - 3.453)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y34.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<19>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly
    SLICE_X40Y34.A6      net (fanout=1)        0.415   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<19>
    SLICE_X40Y34.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.195ns logic, 0.415ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk0 = PERIOD TIMEGRP "clk0" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.450ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: DDR2_CS_B_OBUF/REV
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n/REV
  Location pin: OLOGIC_X0Y231.REV
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r<24>
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_oddr_dqs/N2/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/N0/SR
  Location pin: OLOGIC_X0Y96.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_oddr_dqs/N3/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_tri_state_dqs/N1/SR
  Location pin: OLOGIC_X0Y58.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk90 = PERIOD TIMEGRP "clk90" TS_USER_CLK / 2 PHASE 1.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 926 paths analyzed, 790 endpoints analyzed, 284 failing endpoints
 284 timing errors detected. (284 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.948ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_8 (SLICE_X10Y51.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_8 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.850ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.145ns (3.535 - 3.680)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y84.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X14Y72.B6      net (fanout=155)      1.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X14Y72.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X10Y51.SR      net (fanout=11)       1.751   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X10Y51.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<8>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_8
    -------------------------------------------------  ---------------------------
    Total                                      3.850ns (1.091ns logic, 2.759ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.245ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (1.431 - 1.402)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y72.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0
    SLICE_X14Y72.B5      net (fanout=1)        0.382   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<0>
    SLICE_X14Y72.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X10Y51.SR      net (fanout=11)       1.751   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X10Y51.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<8>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_8
    -------------------------------------------------  ---------------------------
    Total                                      3.245ns (1.112ns logic, 2.133ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_13 (SLICE_X14Y53.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_13 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.681ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.142ns (3.538 - 3.680)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y84.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X14Y72.A6      net (fanout=155)      1.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X14Y72.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X14Y53.SR      net (fanout=16)       1.588   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X14Y53.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<15>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_13
    -------------------------------------------------  ---------------------------
    Total                                      3.681ns (1.091ns logic, 2.590ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.091ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (1.434 - 1.402)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y72.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X14Y72.A5      net (fanout=1)        0.391   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X14Y72.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X14Y53.SR      net (fanout=16)       1.588   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X14Y53.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<15>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_13
    -------------------------------------------------  ---------------------------
    Total                                      3.091ns (1.112ns logic, 1.979ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_14 (SLICE_X14Y53.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_14 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.681ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.142ns (3.538 - 3.680)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y84.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X14Y72.A6      net (fanout=155)      1.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X14Y72.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X14Y53.SR      net (fanout=16)       1.588   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X14Y53.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<15>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_14
    -------------------------------------------------  ---------------------------
    Total                                      3.681ns (1.091ns logic, 2.590ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.091ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (1.434 - 1.402)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y72.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X14Y72.A5      net (fanout=1)        0.391   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X14Y72.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X14Y53.SR      net (fanout=16)       1.588   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X14Y53.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<15>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_14
    -------------------------------------------------  ---------------------------
    Total                                      3.091ns (1.112ns logic, 1.979ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_15 (SLICE_X14Y53.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_15 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.681ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.142ns (3.538 - 3.680)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y84.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X14Y72.A6      net (fanout=155)      1.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X14Y72.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X14Y53.SR      net (fanout=16)       1.588   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X14Y53.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<15>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_15
    -------------------------------------------------  ---------------------------
    Total                                      3.681ns (1.091ns logic, 2.590ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.091ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (1.434 - 1.402)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y72.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X14Y72.A5      net (fanout=1)        0.391   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X14Y72.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X14Y53.SR      net (fanout=16)       1.588   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X14Y53.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<15>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_15
    -------------------------------------------------  ---------------------------
    Total                                      3.091ns (1.112ns logic, 1.979ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_72 (SLICE_X13Y55.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_72 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.594ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.152ns (3.528 - 3.680)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_72
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y84.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X14Y72.D6      net (fanout=155)      0.973   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X14Y72.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<100>11
    SLICE_X13Y55.SR      net (fanout=12)       1.530   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
    SLICE_X13Y55.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<72>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_72
    -------------------------------------------------  ---------------------------
    Total                                      3.594ns (1.091ns logic, 2.503ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_72 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.031ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (1.424 - 1.402)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_72
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y72.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0
    SLICE_X14Y72.D5      net (fanout=1)        0.389   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
    SLICE_X14Y72.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<100>11
    SLICE_X13Y55.SR      net (fanout=12)       1.530   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
    SLICE_X13Y55.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<72>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_72
    -------------------------------------------------  ---------------------------
    Total                                      3.031ns (1.112ns logic, 1.919ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_80 (SLICE_X12Y54.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_80 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.156ns (3.524 - 3.680)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y84.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X14Y72.D6      net (fanout=155)      0.973   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X14Y72.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<100>11
    SLICE_X12Y54.SR      net (fanout=12)       1.524   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
    SLICE_X12Y54.CLK     Tsrck                 0.544   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<80>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_80
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (1.088ns logic, 2.497ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_80 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.022ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (1.420 - 1.402)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y72.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0
    SLICE_X14Y72.D5      net (fanout=1)        0.389   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
    SLICE_X14Y72.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<100>11
    SLICE_X12Y54.SR      net (fanout=12)       1.524   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
    SLICE_X12Y54.CLK     Tsrck                 0.544   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<80>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_80
    -------------------------------------------------  ---------------------------
    Total                                      3.022ns (1.109ns logic, 1.913ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_18 (SLICE_X13Y51.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_18 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.521ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.172ns (3.508 - 3.680)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y84.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X14Y72.A6      net (fanout=155)      1.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X14Y72.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X13Y51.SR      net (fanout=16)       1.428   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X13Y51.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<19>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_18
    -------------------------------------------------  ---------------------------
    Total                                      3.521ns (1.091ns logic, 2.430ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_18 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.931ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (1.404 - 1.402)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y72.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X14Y72.A5      net (fanout=1)        0.391   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X14Y72.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X13Y51.SR      net (fanout=16)       1.428   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X13Y51.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<19>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_18
    -------------------------------------------------  ---------------------------
    Total                                      2.931ns (1.112ns logic, 1.819ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_19 (SLICE_X13Y51.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_19 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.521ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.172ns (3.508 - 3.680)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y84.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X14Y72.A6      net (fanout=155)      1.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X14Y72.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X13Y51.SR      net (fanout=16)       1.428   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X13Y51.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<19>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_19
    -------------------------------------------------  ---------------------------
    Total                                      3.521ns (1.091ns logic, 2.430ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_19 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.931ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (1.404 - 1.402)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y72.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X14Y72.A5      net (fanout=1)        0.391   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X14Y72.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X13Y51.SR      net (fanout=16)       1.428   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X13Y51.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<19>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_19
    -------------------------------------------------  ---------------------------
    Total                                      2.931ns (1.112ns logic, 1.819ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_17 (SLICE_X13Y51.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_17 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.519ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.172ns (3.508 - 3.680)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y84.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X14Y72.A6      net (fanout=155)      1.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X14Y72.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X13Y51.SR      net (fanout=16)       1.428   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X13Y51.CLK     Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<19>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_17
    -------------------------------------------------  ---------------------------
    Total                                      3.519ns (1.089ns logic, 2.430ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_17 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.929ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (1.404 - 1.402)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y72.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X14Y72.A5      net (fanout=1)        0.391   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X14Y72.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X13Y51.SR      net (fanout=16)       1.428   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X13Y51.CLK     Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<19>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_17
    -------------------------------------------------  ---------------------------
    Total                                      2.929ns (1.110ns logic, 1.819ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_24 (SLICE_X9Y52.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_24 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.523ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.164ns (3.516 - 3.680)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y84.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X14Y72.B6      net (fanout=155)      1.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X14Y72.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X9Y52.SR       net (fanout=11)       1.424   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X9Y52.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<24>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_24
    -------------------------------------------------  ---------------------------
    Total                                      3.523ns (1.091ns logic, 2.432ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.918ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (1.412 - 1.402)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y72.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0
    SLICE_X14Y72.B5      net (fanout=1)        0.382   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<0>
    SLICE_X14Y72.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X9Y52.SR       net (fanout=11)       1.424   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X9Y52.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<24>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_24
    -------------------------------------------------  ---------------------------
    Total                                      2.918ns (1.112ns logic, 1.806ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk90 = PERIOD TIMEGRP "clk90" TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18 (SLICE_X49Y40.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y40.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17
    SLICE_X49Y40.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17
    SLICE_X49Y40.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10 (SLICE_X65Y31.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y31.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9
    SLICE_X65Y31.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9
    SLICE_X65Y31.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2 (SLICE_X81Y30.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y30.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1
    SLICE_X81Y30.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1
    SLICE_X81Y30.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20 (SLICE_X49Y40.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift19 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift19 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y40.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift19
    SLICE_X49Y40.DX      net (fanout=1)        0.273   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift19
    SLICE_X49Y40.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.195ns logic, 0.273ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24 (SLICE_X11Y52.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23 to mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y52.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23
    SLICE_X11Y52.BX      net (fanout=7)        0.289   mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<23>
    SLICE_X11Y52.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.183ns logic, 0.289ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22 (SLICE_X30Y46.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y46.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift23
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21
    SLICE_X30Y46.BX      net (fanout=1)        0.285   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21
    SLICE_X30Y46.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift23
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6 (SLICE_X76Y30.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y30.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5
    SLICE_X76Y30.BX      net (fanout=1)        0.285   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5
    SLICE_X76Y30.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4 (SLICE_X81Y30.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift3 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y30.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift3
    SLICE_X81Y30.DX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift3
    SLICE_X81Y30.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.195ns logic, 0.282ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0 (SLICE_X16Y72.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.478ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.483ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.135 - 0.130)
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y73.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_3
    SLICE_X16Y72.C6      net (fanout=5)        0.286   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r<3>
    SLICE_X16Y72.CLK     Tah         (-Th)     0.217   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_mux0000<11>1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0
    -------------------------------------------------  ---------------------------
    Total                                      0.483ns (0.197ns logic, 0.286ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12 (SLICE_X65Y31.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift11 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift11 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y31.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift11
    SLICE_X65Y31.DX      net (fanout=1)        0.284   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift11
    SLICE_X65Y31.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.195ns logic, 0.284ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk90 = PERIOD TIMEGRP "clk90" TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/dq_out/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y66.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/dq_out/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y68.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/dq_out/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y72.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkdiv0 = PERIOD TIMEGRP "clkdiv0" TS_USER_CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11123 paths analyzed, 3915 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error, 0 component switching limit errors)
 Minimum period is   8.795ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_49 (SLICE_X11Y98.BX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_49 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.636ns (Levels of Logic = 1)
  Clock Path Skew:      -0.473ns (3.436 - 3.909)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y126.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X8Y115.D5      net (fanout=2)        1.305   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg3b_out_rise
    SLICE_X8Y115.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<49>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/rd_data_rise1
    SLICE_X11Y98.BX      net (fanout=2)        1.777   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<49>
    SLICE_X11Y98.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_49
    -------------------------------------------------  ---------------------------
    Total                                      3.636ns (0.554ns logic, 3.082ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_49 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.495ns (Levels of Logic = 1)
  Clock Path Skew:      -0.473ns (3.436 - 3.909)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y126.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X8Y115.D6      net (fanout=2)        1.164   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg2a_out_rise
    SLICE_X8Y115.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<49>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/rd_data_rise1
    SLICE_X11Y98.BX      net (fanout=2)        1.777   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<49>
    SLICE_X11Y98.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_49
    -------------------------------------------------  ---------------------------
    Total                                      3.495ns (0.554ns logic, 2.941ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_49 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.683ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (0.643 - 0.677)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y85.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel
    SLICE_X8Y115.D4      net (fanout=32)       2.373   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<6>
    SLICE_X8Y115.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<49>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/rd_data_rise1
    SLICE_X11Y98.BX      net (fanout=2)        1.777   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<49>
    SLICE_X11Y98.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_49
    -------------------------------------------------  ---------------------------
    Total                                      4.683ns (0.533ns logic, 4.150ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_14 (SLICE_X17Y48.CX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.600ns (Levels of Logic = 1)
  Clock Path Skew:      -0.433ns (3.492 - 3.925)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y33.BQ       Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X12Y47.A2      net (fanout=2)        2.291   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/stg2a_out_rise
    SLICE_X12Y47.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/rd_data_rise1
    SLICE_X17Y48.CX      net (fanout=2)        0.761   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<14>
    SLICE_X17Y48.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<15>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_14
    -------------------------------------------------  ---------------------------
    Total                                      3.600ns (0.548ns logic, 3.052ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.124ns (Levels of Logic = 1)
  Clock Path Skew:      -0.433ns (3.492 - 3.925)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y33.DQ       Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X12Y47.A1      net (fanout=2)        1.815   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/stg3b_out_rise
    SLICE_X12Y47.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/rd_data_rise1
    SLICE_X17Y48.CX      net (fanout=2)        0.761   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<14>
    SLICE_X17Y48.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<15>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_14
    -------------------------------------------------  ---------------------------
    Total                                      3.124ns (0.548ns logic, 2.576ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.658ns (Levels of Logic = 1)
  Clock Path Skew:      -0.066ns (0.609 - 0.675)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y53.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel
    SLICE_X12Y47.A4      net (fanout=32)       1.349   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<1>
    SLICE_X12Y47.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/rd_data_rise1
    SLICE_X17Y48.CX      net (fanout=2)        0.761   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<14>
    SLICE_X17Y48.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<15>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_14
    -------------------------------------------------  ---------------------------
    Total                                      2.658ns (0.548ns logic, 2.110ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57 (SLICE_X9Y100.BX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.631ns (Levels of Logic = 1)
  Clock Path Skew:      -0.389ns (3.534 - 3.923)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y136.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X8Y117.B4      net (fanout=2)        1.622   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg2a_out_rise
    SLICE_X8Y117.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1
    SLICE_X9Y100.BX      net (fanout=2)        1.455   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
    SLICE_X9Y100.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      3.631ns (0.554ns logic, 3.077ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.433ns (Levels of Logic = 1)
  Clock Path Skew:      -0.389ns (3.534 - 3.923)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y136.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X8Y117.B5      net (fanout=2)        1.424   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
    SLICE_X8Y117.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1
    SLICE_X9Y100.BX      net (fanout=2)        1.455   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
    SLICE_X9Y100.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      3.433ns (0.554ns logic, 2.879ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.760ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (1.430 - 1.418)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y85.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X8Y117.B6      net (fanout=32)       1.772   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X8Y117.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1
    SLICE_X9Y100.BX      net (fanout=2)        1.455   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
    SLICE_X9Y100.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      3.760ns (0.533ns logic, 3.227ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (SLICE_X9Y100.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.581ns (Levels of Logic = 1)
  Clock Path Skew:      -0.411ns (3.534 - 3.945)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X10Y117.A6     net (fanout=2)        1.383   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg2a_out_rise
    SLICE_X10Y117.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1
    SLICE_X9Y100.AX      net (fanout=2)        1.662   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
    SLICE_X9Y100.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.581ns (0.536ns logic, 3.045ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.458ns (Levels of Logic = 1)
  Clock Path Skew:      -0.411ns (3.534 - 3.945)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X10Y117.A5     net (fanout=2)        1.260   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
    SLICE_X10Y117.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1
    SLICE_X9Y100.AX      net (fanout=2)        1.662   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
    SLICE_X9Y100.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.458ns (0.536ns logic, 2.922ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.365ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (1.430 - 1.418)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y85.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X10Y117.A4     net (fanout=32)       2.167   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X10Y117.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1
    SLICE_X9Y100.AX      net (fanout=2)        1.662   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
    SLICE_X9Y100.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      4.365ns (0.536ns logic, 3.829ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43 (SLICE_X9Y95.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.453ns (Levels of Logic = 1)
  Clock Path Skew:      -0.523ns (3.432 - 3.955)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y123.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X8Y107.A4      net (fanout=2)        1.605   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg2a_out_fall
    SLICE_X8Y107.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_gate<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_fall1
    SLICE_X9Y95.DX       net (fanout=2)        1.302   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<43>
    SLICE_X9Y95.CLK      Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43
    -------------------------------------------------  ---------------------------
    Total                                      3.453ns (0.546ns logic, 2.907ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.306ns (Levels of Logic = 1)
  Clock Path Skew:      -0.523ns (3.432 - 3.955)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y123.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X8Y107.A6      net (fanout=2)        1.458   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_fall
    SLICE_X8Y107.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_gate<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_fall1
    SLICE_X9Y95.DX       net (fanout=2)        1.302   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<43>
    SLICE_X9Y95.CLK      Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43
    -------------------------------------------------  ---------------------------
    Total                                      3.306ns (0.546ns logic, 2.760ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.258ns (Levels of Logic = 1)
  Clock Path Skew:      -0.038ns (0.639 - 0.677)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y85.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel
    SLICE_X8Y107.A5      net (fanout=32)       1.410   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<5>
    SLICE_X8Y107.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_gate<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_fall1
    SLICE_X9Y95.DX       net (fanout=2)        1.302   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<43>
    SLICE_X9Y95.CLK      Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43
    -------------------------------------------------  ---------------------------
    Total                                      3.258ns (0.546ns logic, 2.712ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41 (SLICE_X9Y95.BX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.411ns (Levels of Logic = 1)
  Clock Path Skew:      -0.530ns (3.432 - 3.962)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y121.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X9Y104.A1      net (fanout=2)        1.853   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_fall
    SLICE_X9Y104.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<41>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_fall1
    SLICE_X9Y95.BX       net (fanout=2)        1.025   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<41>
    SLICE_X9Y95.CLK      Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41
    -------------------------------------------------  ---------------------------
    Total                                      3.411ns (0.533ns logic, 2.878ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.035ns (Levels of Logic = 1)
  Clock Path Skew:      -0.530ns (3.432 - 3.962)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y121.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X9Y104.A5      net (fanout=2)        1.477   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg2a_out_fall
    SLICE_X9Y104.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<41>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_fall1
    SLICE_X9Y95.BX       net (fanout=2)        1.025   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<41>
    SLICE_X9Y95.CLK      Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41
    -------------------------------------------------  ---------------------------
    Total                                      3.035ns (0.533ns logic, 2.502ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.470ns (Levels of Logic = 1)
  Clock Path Skew:      -0.038ns (0.639 - 0.677)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y85.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel
    SLICE_X9Y104.A3      net (fanout=32)       1.912   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<5>
    SLICE_X9Y104.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<41>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_fall1
    SLICE_X9Y95.BX       net (fanout=2)        1.025   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<41>
    SLICE_X9Y95.CLK      Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41
    -------------------------------------------------  ---------------------------
    Total                                      3.470ns (0.533ns logic, 2.937ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_42 (SLICE_X9Y94.CX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_42 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.389ns (Levels of Logic = 1)
  Clock Path Skew:      -0.530ns (3.429 - 3.959)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y122.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X8Y107.D6      net (fanout=2)        1.329   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/stg2a_out_rise
    SLICE_X8Y107.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_gate<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/rd_data_rise1
    SLICE_X9Y94.CX       net (fanout=2)        1.512   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<42>
    SLICE_X9Y94.CLK      Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_42
    -------------------------------------------------  ---------------------------
    Total                                      3.389ns (0.548ns logic, 2.841ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_42 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.305ns (Levels of Logic = 1)
  Clock Path Skew:      -0.530ns (3.429 - 3.959)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y122.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X8Y107.D5      net (fanout=2)        1.245   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/stg3b_out_rise
    SLICE_X8Y107.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_gate<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/rd_data_rise1
    SLICE_X9Y94.CX       net (fanout=2)        1.512   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<42>
    SLICE_X9Y94.CLK      Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_42
    -------------------------------------------------  ---------------------------
    Total                                      3.305ns (0.548ns logic, 2.757ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_42 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.786ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.636 - 0.677)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y85.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel
    SLICE_X8Y107.D4      net (fanout=32)       1.726   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<5>
    SLICE_X8Y107.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_gate<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/rd_data_rise1
    SLICE_X9Y94.CX       net (fanout=2)        1.512   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<42>
    SLICE_X9Y94.CLK      Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_42
    -------------------------------------------------  ---------------------------
    Total                                      3.786ns (0.548ns logic, 3.238ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43 (SLICE_X9Y94.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.389ns (Levels of Logic = 1)
  Clock Path Skew:      -0.526ns (3.429 - 3.955)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y123.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X10Y106.C6     net (fanout=2)        1.361   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg2a_out_rise
    SLICE_X10Y106.C      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_rise1
    SLICE_X9Y94.DX       net (fanout=2)        1.482   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<43>
    SLICE_X9Y94.CLK      Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43
    -------------------------------------------------  ---------------------------
    Total                                      3.389ns (0.546ns logic, 2.843ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.279ns (Levels of Logic = 1)
  Clock Path Skew:      -0.526ns (3.429 - 3.955)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y123.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X10Y106.C5     net (fanout=2)        1.251   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise
    SLICE_X10Y106.C      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_rise1
    SLICE_X9Y94.DX       net (fanout=2)        1.482   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<43>
    SLICE_X9Y94.CLK      Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43
    -------------------------------------------------  ---------------------------
    Total                                      3.279ns (0.546ns logic, 2.733ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.716ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.636 - 0.677)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y85.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel
    SLICE_X10Y106.C4     net (fanout=32)       1.688   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<5>
    SLICE_X10Y106.C      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_rise1
    SLICE_X9Y94.DX       net (fanout=2)        1.482   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<43>
    SLICE_X9Y94.CLK      Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43
    -------------------------------------------------  ---------------------------
    Total                                      3.716ns (0.546ns logic, 3.170ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (SLICE_X8Y102.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.471ns (Levels of Logic = 1)
  Clock Path Skew:      -0.415ns (3.530 - 3.945)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X9Y124.C4      net (fanout=2)        1.329   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg2a_out_fall
    SLICE_X9Y124.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1
    SLICE_X8Y102.AX      net (fanout=2)        1.610   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
    SLICE_X8Y102.CLK     Tdick                -0.012   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.471ns (0.532ns logic, 2.939ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.146ns (Levels of Logic = 1)
  Clock Path Skew:      -0.415ns (3.530 - 3.945)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X9Y124.C6      net (fanout=2)        1.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_fall
    SLICE_X9Y124.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1
    SLICE_X8Y102.AX      net (fanout=2)        1.610   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
    SLICE_X8Y102.CLK     Tdick                -0.012   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.146ns (0.532ns logic, 2.614ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.183ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (1.426 - 1.418)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y85.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X9Y124.C5      net (fanout=32)       2.041   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X9Y124.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1
    SLICE_X8Y102.AX      net (fanout=2)        1.610   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
    SLICE_X8Y102.CLK     Tdick                -0.012   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      4.183ns (0.532ns logic, 3.651ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_42 (SLICE_X9Y95.CX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_42 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.313ns (Levels of Logic = 1)
  Clock Path Skew:      -0.527ns (3.432 - 3.959)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y122.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X9Y107.B6      net (fanout=2)        1.652   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/stg3b_out_fall
    SLICE_X9Y107.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<40>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/rd_data_fall1
    SLICE_X9Y95.CX       net (fanout=2)        1.113   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<42>
    SLICE_X9Y95.CLK      Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_42
    -------------------------------------------------  ---------------------------
    Total                                      3.313ns (0.548ns logic, 2.765ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_42 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.283ns (Levels of Logic = 1)
  Clock Path Skew:      -0.527ns (3.432 - 3.959)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y122.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X9Y107.B4      net (fanout=2)        1.622   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/stg2a_out_fall
    SLICE_X9Y107.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<40>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/rd_data_fall1
    SLICE_X9Y95.CX       net (fanout=2)        1.113   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<42>
    SLICE_X9Y95.CLK      Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_42
    -------------------------------------------------  ---------------------------
    Total                                      3.283ns (0.548ns logic, 2.735ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_42 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.049ns (Levels of Logic = 1)
  Clock Path Skew:      -0.038ns (0.639 - 0.677)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y85.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel
    SLICE_X9Y107.B5      net (fanout=32)       1.388   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<5>
    SLICE_X9Y107.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<40>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/rd_data_fall1
    SLICE_X9Y95.CX       net (fanout=2)        1.113   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<42>
    SLICE_X9Y95.CLK      Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_42
    -------------------------------------------------  ---------------------------
    Total                                      3.049ns (0.548ns logic, 2.501ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkdiv0 = PERIOD TIMEGRP "clkdiv0" TS_USER_CLK HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (SLICE_X55Y29.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.333ns (Levels of Logic = 0)
  Clock Path Skew:      0.230ns (3.621 - 3.391)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y29.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
    SLICE_X55Y29.AX      net (fanout=1)        0.148   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
    SLICE_X55Y29.CLK     Tckdi       (-Th)     0.229   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
    -------------------------------------------------  ---------------------------
    Total                                      0.333ns (0.185ns logic, 0.148ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r (SLICE_X28Y98.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 0)
  Clock Path Skew:      0.255ns (3.616 - 3.361)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y98.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
    SLICE_X28Y98.DX      net (fanout=1)        0.325   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
    SLICE_X28Y98.CLK     Tckdi       (-Th)     0.230   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.184ns logic, 0.325ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_0 (SLICE_X20Y57.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.304ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.825ns (Levels of Logic = 0)
  Clock Path Skew:      0.279ns (3.764 - 3.485)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y48.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_0
    SLICE_X20Y57.AX      net (fanout=2)        0.647   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r<0>
    SLICE_X20Y57.CLK     Tckdi       (-Th)     0.236   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.825ns (0.178ns logic, 0.647ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_1 (SLICE_X20Y57.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.304ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.825ns (Levels of Logic = 0)
  Clock Path Skew:      0.279ns (3.764 - 3.485)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y48.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_1
    SLICE_X20Y57.BX      net (fanout=2)        0.653   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r<1>
    SLICE_X20Y57.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.825ns (0.172ns logic, 0.653ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_2 (SLICE_X20Y57.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.827ns (Levels of Logic = 0)
  Clock Path Skew:      0.279ns (3.764 - 3.485)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_2 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y48.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_2
    SLICE_X20Y57.CX      net (fanout=2)        0.643   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r<2>
    SLICE_X20Y57.CLK     Tckdi       (-Th)     0.230   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.827ns (0.184ns logic, 0.643ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_0 (SLICE_X19Y59.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.325ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.847ns (Levels of Logic = 0)
  Clock Path Skew:      0.280ns (3.775 - 3.495)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y49.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_0
    SLICE_X19Y59.AX      net (fanout=2)        0.662   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r<0>
    SLICE_X19Y59.CLK     Tckdi       (-Th)     0.229   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.847ns (0.185ns logic, 0.662ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_1 (SLICE_X19Y60.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.771ns (Levels of Logic = 0)
  Clock Path Skew:      0.180ns (3.681 - 3.501)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y53.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1
    SLICE_X19Y60.BX      net (fanout=2)        0.588   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<1>
    SLICE_X19Y60.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.771ns (0.183ns logic, 0.588ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_2 (SLICE_X19Y60.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.369ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.791ns (Levels of Logic = 0)
  Clock Path Skew:      0.180ns (3.681 - 3.501)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_2 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y53.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_2
    SLICE_X19Y60.CX      net (fanout=2)        0.595   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<2>
    SLICE_X19Y60.CLK     Tckdi       (-Th)     0.218   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.196ns logic, 0.595ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_0 (SLICE_X19Y60.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.797ns (Levels of Logic = 0)
  Clock Path Skew:      0.180ns (3.681 - 3.501)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y53.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_0
    SLICE_X19Y60.AX      net (fanout=2)        0.612   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<0>
    SLICE_X19Y60.CLK     Tckdi       (-Th)     0.229   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.185ns logic, 0.612ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_1 (SLICE_X19Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.380ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.163ns (3.680 - 3.517)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y55.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_1
    SLICE_X19Y61.BX      net (fanout=2)        0.602   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<1>
    SLICE_X19Y61.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.183ns logic, 0.602ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkdiv0 = PERIOD TIMEGRP "clkdiv0" TS_USER_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y275.C
  Clock network: clkdiv0_g
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X0Y58.C
  Clock network: clkdiv0_g
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Location pin: IODELAY_X0Y103.C
  Clock network: clkdiv0_g
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_USER_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_USER_CLK                    |     10.000ns|      4.000ns|     54.383ns|            0|         1785|            0|9594312496014352384|
| TS_cpu_clk                    |     20.000ns|    108.766ns|          N/A|         1496|            0|9594312496014338048|            0|
| TS_clk200                     |      5.000ns|      1.666ns|          N/A|            0|            0|           24|            0|
| TS_clk0                       |      5.000ns|      5.080ns|          N/A|            4|            0|         4038|            0|
| TS_clk90                      |      5.000ns|     16.948ns|          N/A|          284|            0|          926|            0|
| TS_clkdiv0                    |     10.000ns|      8.795ns|          N/A|            1|            0|        11123|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

9 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock DDR2_DQS_N<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<0>  |         |    1.705|         |    1.729|
DDR2_DQS_P<0>  |         |    1.705|         |    1.729|
USER_CLK       |         |         |    2.898|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<1>  |         |    1.764|         |    1.788|
DDR2_DQS_P<1>  |         |    1.764|         |    1.788|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<2>  |         |    1.679|         |    1.703|
DDR2_DQS_P<2>  |         |    1.679|         |    1.703|
USER_CLK       |         |         |    2.863|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<3>  |         |    1.880|         |    1.904|
DDR2_DQS_P<3>  |         |    1.880|         |    1.904|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<4>  |         |    2.010|         |    2.034|
DDR2_DQS_P<4>  |         |    2.010|         |    2.034|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<5>  |         |    1.796|         |    1.820|
DDR2_DQS_P<5>  |         |    1.796|         |    1.820|
USER_CLK       |         |         |    2.864|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<6>  |         |    2.011|         |    2.035|
DDR2_DQS_P<6>  |         |    2.011|         |    2.035|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<7>  |         |    1.835|         |    1.859|
DDR2_DQS_P<7>  |         |    1.835|         |    1.859|
USER_CLK       |         |         |    2.863|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<0>  |         |    1.705|         |    1.729|
DDR2_DQS_P<0>  |         |    1.705|         |    1.729|
USER_CLK       |         |         |    2.898|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<1>  |         |    1.764|         |    1.788|
DDR2_DQS_P<1>  |         |    1.764|         |    1.788|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<2>  |         |    1.679|         |    1.703|
DDR2_DQS_P<2>  |         |    1.679|         |    1.703|
USER_CLK       |         |         |    2.863|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<3>  |         |    1.880|         |    1.904|
DDR2_DQS_P<3>  |         |    1.880|         |    1.904|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<4>  |         |    2.010|         |    2.034|
DDR2_DQS_P<4>  |         |    2.010|         |    2.034|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<5>  |         |    1.796|         |    1.820|
DDR2_DQS_P<5>  |         |    1.796|         |    1.820|
USER_CLK       |         |         |    2.864|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<6>  |         |    2.011|         |    2.035|
DDR2_DQS_P<6>  |         |    2.011|         |    2.035|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<7>  |         |    1.835|         |    1.859|
DDR2_DQS_P<7>  |         |    1.835|         |    1.859|
USER_CLK       |         |         |    2.863|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock USER_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLK       |   60.669|    1.719|    3.713|    4.067|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1790  Score: 28096804  (Setup/Max: 28096542, Hold: 262)

Constraints cover 9594312496014258176 paths, 16 nets, and 31967 connections

Design statistics:
   Minimum period: 108.766ns{1}   (Maximum frequency:   9.194MHz)
   Maximum path delay from/to any node:   2.898ns
   Maximum net delay:   0.993ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Nov 25 17:16:13 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 728 MB



