--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml decoder_top.twx decoder_top.ncd -o decoder_top.twr
decoder_top.pcf -ucf decoder_top.ucf

Design file:              decoder_top.ncd
Physical constraint file: decoder_top.pcf
Device,package,speed:     xc6vlx240t,ff784,C,-3 (PRODUCTION 1.15 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 340 MHz HIGH 50%;

 77140 paths analyzed, 760 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.913ns.
--------------------------------------------------------------------------------

Paths for end point cw2bin/delta_9 (SLICE_X37Y110.CIN), 1218 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cw2bin/n_2 (FF)
  Destination:          cw2bin/delta_9 (FF)
  Requirement:          2.941ns
  Data Path Delay:      2.828ns (Levels of Logic = 7)
  Clock Path Skew:      -0.050ns (0.806 - 0.856)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.941ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cw2bin/n_2 to cw2bin/delta_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y107.CQ     Tcko                  0.246   cw2bin/n<3>
                                                       cw2bin/n_2
    SLICE_X33Y106.C3     net (fanout=13)       0.573   cw2bin/n<2>
    SLICE_X33Y106.C      Tilo                  0.053   cw2bin/GND_3_o_n[11]_OR_53_o3
                                                       cw2bin/GND_3_o_n[11]_OR_53_o3
    SLICE_X32Y106.A6     net (fanout=1)        0.203   cw2bin/GND_3_o_n[11]_OR_53_o3
    SLICE_X32Y106.A      Tilo                  0.053   cw2bin/GND_3_o_n[11]_OR_53_o6
                                                       cw2bin/GND_3_o_n[11]_OR_53_o4
    SLICE_X32Y106.B5     net (fanout=1)        0.238   cw2bin/GND_3_o_n[11]_OR_53_o4
    SLICE_X32Y106.B      Tilo                  0.053   cw2bin/GND_3_o_n[11]_OR_53_o6
                                                       cw2bin/GND_3_o_n[11]_OR_53_o6
    SLICE_X36Y107.D2     net (fanout=9)        0.598   cw2bin/GND_3_o_n[11]_OR_53_o6
    SLICE_X36Y107.D      Tilo                  0.053   cw2bin/Eqn_0_mand1
                                                       cw2bin/Eqn_0_mand1
    SLICE_X37Y108.A4     net (fanout=1)        0.315   cw2bin/Eqn_0_mand1
    SLICE_X37Y108.COUT   Topcya                0.291   cw2bin/delta<3>
                                                       cw2bin/Eqn_0_mand1_rt
                                                       cw2bin/Maccum_delta_cy<3>
    SLICE_X37Y109.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<3>
    SLICE_X37Y109.COUT   Tbyp                  0.060   cw2bin/delta<7>
                                                       cw2bin/Maccum_delta_cy<7>
    SLICE_X37Y110.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<7>
    SLICE_X37Y110.CLK    Tcinck                0.092   cw2bin/delta<10>
                                                       cw2bin/Maccum_delta_xor<10>
                                                       cw2bin/delta_9
    -------------------------------------------------  ---------------------------
    Total                                      2.828ns (0.901ns logic, 1.927ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          cw2bin/delta_9 (FF)
  Requirement:          2.941ns
  Data Path Delay:      2.713ns (Levels of Logic = 4)
  Clock Path Skew:      -0.144ns (0.806 - 0.950)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.941ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to cw2bin/delta_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y43.DOADO0  Trcko_DOA             1.591   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X36Y107.B6     net (fanout=1)        0.376   dout<0>
    SLICE_X36Y107.B      Tilo                  0.053   cw2bin/Eqn_0_mand1
                                                       cw2bin/Maccum_delta_lut<0>
    SLICE_X37Y108.A5     net (fanout=1)        0.225   cw2bin/Maccum_delta_lut<0>
    SLICE_X37Y108.COUT   Topcya                0.316   cw2bin/delta<3>
                                                       cw2bin/Maccum_delta_lut<0>_rt
                                                       cw2bin/Maccum_delta_cy<3>
    SLICE_X37Y109.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<3>
    SLICE_X37Y109.COUT   Tbyp                  0.060   cw2bin/delta<7>
                                                       cw2bin/Maccum_delta_cy<7>
    SLICE_X37Y110.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<7>
    SLICE_X37Y110.CLK    Tcinck                0.092   cw2bin/delta<10>
                                                       cw2bin/Maccum_delta_xor<10>
                                                       cw2bin/delta_9
    -------------------------------------------------  ---------------------------
    Total                                      2.713ns (2.112ns logic, 0.601ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i (FF)
  Destination:          cw2bin/delta_9 (FF)
  Requirement:          2.941ns
  Data Path Delay:      2.779ns (Levels of Logic = 7)
  Clock Path Skew:      -0.073ns (0.806 - 0.879)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.941ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i to cw2bin/delta_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y107.BQ     Tcko                  0.283   empty
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i
    SLICE_X40Y107.B2     net (fanout=4)        0.486   empty
    SLICE_X40Y107.B      Tilo                  0.053   empty
                                                       cw2bin/fifoempty_GND_3_o_AND_7_o1
    SLICE_X40Y107.C5     net (fanout=13)       0.273   cw2bin/fifoempty_GND_3_o_AND_7_o
    SLICE_X40Y107.CMUX   Tilo                  0.155   empty
                                                       cw2bin/Eqn_0_mand1_SW0_SW0
    SLICE_X36Y107.C6     net (fanout=1)        0.364   N106
    SLICE_X36Y107.C      Tilo                  0.053   cw2bin/Eqn_0_mand1
                                                       cw2bin/Eqn_0_mand1_SW0
    SLICE_X39Y105.D6     net (fanout=5)        0.368   N82
    SLICE_X39Y105.D      Tilo                  0.053   cw2bin/Eqn_1_mand1
                                                       cw2bin/Eqn_1_mand1
    SLICE_X37Y108.BX     net (fanout=1)        0.365   cw2bin/Eqn_1_mand1
    SLICE_X37Y108.COUT   Tbxcy                 0.174   cw2bin/delta<3>
                                                       cw2bin/Maccum_delta_cy<3>
    SLICE_X37Y109.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<3>
    SLICE_X37Y109.COUT   Tbyp                  0.060   cw2bin/delta<7>
                                                       cw2bin/Maccum_delta_cy<7>
    SLICE_X37Y110.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<7>
    SLICE_X37Y110.CLK    Tcinck                0.092   cw2bin/delta<10>
                                                       cw2bin/Maccum_delta_xor<10>
                                                       cw2bin/delta_9
    -------------------------------------------------  ---------------------------
    Total                                      2.779ns (0.923ns logic, 1.856ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point cw2bin/uut/multiplier/blk00000096 (SLICE_X27Y111.CIN), 10948 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cw2bin/uut/theta_2 (FF)
  Destination:          cw2bin/uut/multiplier/blk00000096 (FF)
  Requirement:          2.941ns
  Data Path Delay:      2.819ns (Levels of Logic = 6)
  Clock Path Skew:      -0.043ns (0.813 - 0.856)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.941ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cw2bin/uut/theta_2 to cw2bin/uut/multiplier/blk00000096
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y107.BQ     Tcko                  0.283   cw2bin/uut/theta<4>
                                                       cw2bin/uut/theta_2
    SLICE_X29Y107.B3     net (fanout=12)       0.480   cw2bin/uut/theta<2>
    SLICE_X29Y107.COUT   Topcyb                0.312   cw2bin/uut/multiplier/sig0000008c
                                                       cw2bin/uut/multiplier/blk000000ba
                                                       cw2bin/uut/multiplier/blk00000025
    SLICE_X29Y108.CIN    net (fanout=1)        0.000   cw2bin/uut/multiplier/sig0000008c
    SLICE_X29Y108.AMUX   Tcina                 0.166   cw2bin/uut/multiplier/sig00000094
                                                       cw2bin/uut/multiplier/blk0000002d
    SLICE_X28Y107.A6     net (fanout=2)        0.290   cw2bin/uut/multiplier/sig0000005b
    SLICE_X28Y107.COUT   Topcya                0.314   cw2bin/uut/multiplier/sig00000025
                                                       cw2bin/uut/multiplier/blk000000cb
                                                       cw2bin/uut/multiplier/blk00000087
    SLICE_X28Y108.CIN    net (fanout=1)        0.000   cw2bin/uut/multiplier/sig00000025
    SLICE_X28Y108.DMUX   Tcind                 0.239   cw2bin/uut/multiplier/sig0000001e
                                                       cw2bin/uut/multiplier/blk0000007f
    SLICE_X27Y110.B5     net (fanout=2)        0.331   cw2bin/uut/multiplier/sig0000004e
    SLICE_X27Y110.COUT   Topcyb                0.312   cw2bin/uut/p<14>
                                                       cw2bin/uut/multiplier/blk0000005e
                                                       cw2bin/uut/multiplier/blk00000057
    SLICE_X27Y111.CIN    net (fanout=1)        0.000   cw2bin/uut/multiplier/sig00000004
    SLICE_X27Y111.CLK    Tcinck                0.092   cw2bin/uut/p<16>
                                                       cw2bin/uut/multiplier/blk00000052
                                                       cw2bin/uut/multiplier/blk00000096
    -------------------------------------------------  ---------------------------
    Total                                      2.819ns (1.718ns logic, 1.101ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cw2bin/uut/theta_2 (FF)
  Destination:          cw2bin/uut/multiplier/blk00000096 (FF)
  Requirement:          2.941ns
  Data Path Delay:      2.797ns (Levels of Logic = 6)
  Clock Path Skew:      -0.043ns (0.813 - 0.856)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.941ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cw2bin/uut/theta_2 to cw2bin/uut/multiplier/blk00000096
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y107.BQ     Tcko                  0.283   cw2bin/uut/theta<4>
                                                       cw2bin/uut/theta_2
    SLICE_X29Y107.B3     net (fanout=12)       0.480   cw2bin/uut/theta<2>
    SLICE_X29Y107.COUT   Topcyb                0.312   cw2bin/uut/multiplier/sig0000008c
                                                       cw2bin/uut/multiplier/blk000000ba
                                                       cw2bin/uut/multiplier/blk00000025
    SLICE_X29Y108.CIN    net (fanout=1)        0.000   cw2bin/uut/multiplier/sig0000008c
    SLICE_X29Y108.BMUX   Tcinb                 0.204   cw2bin/uut/multiplier/sig00000094
                                                       cw2bin/uut/multiplier/blk0000002d
    SLICE_X28Y107.BX     net (fanout=2)        0.362   cw2bin/uut/multiplier/sig0000005f
    SLICE_X28Y107.COUT   Tbxcy                 0.182   cw2bin/uut/multiplier/sig00000025
                                                       cw2bin/uut/multiplier/blk00000087
    SLICE_X28Y108.CIN    net (fanout=1)        0.000   cw2bin/uut/multiplier/sig00000025
    SLICE_X28Y108.DMUX   Tcind                 0.239   cw2bin/uut/multiplier/sig0000001e
                                                       cw2bin/uut/multiplier/blk0000007f
    SLICE_X27Y110.B5     net (fanout=2)        0.331   cw2bin/uut/multiplier/sig0000004e
    SLICE_X27Y110.COUT   Topcyb                0.312   cw2bin/uut/p<14>
                                                       cw2bin/uut/multiplier/blk0000005e
                                                       cw2bin/uut/multiplier/blk00000057
    SLICE_X27Y111.CIN    net (fanout=1)        0.000   cw2bin/uut/multiplier/sig00000004
    SLICE_X27Y111.CLK    Tcinck                0.092   cw2bin/uut/p<16>
                                                       cw2bin/uut/multiplier/blk00000052
                                                       cw2bin/uut/multiplier/blk00000096
    -------------------------------------------------  ---------------------------
    Total                                      2.797ns (1.624ns logic, 1.173ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cw2bin/uut/theta_2 (FF)
  Destination:          cw2bin/uut/multiplier/blk00000096 (FF)
  Requirement:          2.941ns
  Data Path Delay:      2.793ns (Levels of Logic = 6)
  Clock Path Skew:      -0.043ns (0.813 - 0.856)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.941ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cw2bin/uut/theta_2 to cw2bin/uut/multiplier/blk00000096
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y107.BQ     Tcko                  0.283   cw2bin/uut/theta<4>
                                                       cw2bin/uut/theta_2
    SLICE_X29Y107.B3     net (fanout=12)       0.480   cw2bin/uut/theta<2>
    SLICE_X29Y107.COUT   Topcyb                0.312   cw2bin/uut/multiplier/sig0000008c
                                                       cw2bin/uut/multiplier/blk000000ba
                                                       cw2bin/uut/multiplier/blk00000025
    SLICE_X29Y108.CIN    net (fanout=1)        0.000   cw2bin/uut/multiplier/sig0000008c
    SLICE_X29Y108.COUT   Tbyp                  0.060   cw2bin/uut/multiplier/sig00000094
                                                       cw2bin/uut/multiplier/blk0000002d
    SLICE_X29Y109.CIN    net (fanout=1)        0.000   cw2bin/uut/multiplier/sig00000094
    SLICE_X29Y109.AMUX   Tcina                 0.166   cw2bin/uut/multiplier/sig0000009c
                                                       cw2bin/uut/multiplier/blk00000035
    SLICE_X28Y108.A6     net (fanout=2)        0.290   cw2bin/uut/multiplier/sig0000006b
    SLICE_X28Y108.DMUX   Topad                 0.467   cw2bin/uut/multiplier/sig0000001e
                                                       cw2bin/uut/multiplier/blk000000c7
                                                       cw2bin/uut/multiplier/blk0000007f
    SLICE_X27Y110.B5     net (fanout=2)        0.331   cw2bin/uut/multiplier/sig0000004e
    SLICE_X27Y110.COUT   Topcyb                0.312   cw2bin/uut/p<14>
                                                       cw2bin/uut/multiplier/blk0000005e
                                                       cw2bin/uut/multiplier/blk00000057
    SLICE_X27Y111.CIN    net (fanout=1)        0.000   cw2bin/uut/multiplier/sig00000004
    SLICE_X27Y111.CLK    Tcinck                0.092   cw2bin/uut/p<16>
                                                       cw2bin/uut/multiplier/blk00000052
                                                       cw2bin/uut/multiplier/blk00000096
    -------------------------------------------------  ---------------------------
    Total                                      2.793ns (1.692ns logic, 1.101ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Paths for end point cw2bin/delta_10 (SLICE_X37Y110.CIN), 1218 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cw2bin/n_2 (FF)
  Destination:          cw2bin/delta_10 (FF)
  Requirement:          2.941ns
  Data Path Delay:      2.810ns (Levels of Logic = 7)
  Clock Path Skew:      -0.050ns (0.806 - 0.856)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.941ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cw2bin/n_2 to cw2bin/delta_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y107.CQ     Tcko                  0.246   cw2bin/n<3>
                                                       cw2bin/n_2
    SLICE_X33Y106.C3     net (fanout=13)       0.573   cw2bin/n<2>
    SLICE_X33Y106.C      Tilo                  0.053   cw2bin/GND_3_o_n[11]_OR_53_o3
                                                       cw2bin/GND_3_o_n[11]_OR_53_o3
    SLICE_X32Y106.A6     net (fanout=1)        0.203   cw2bin/GND_3_o_n[11]_OR_53_o3
    SLICE_X32Y106.A      Tilo                  0.053   cw2bin/GND_3_o_n[11]_OR_53_o6
                                                       cw2bin/GND_3_o_n[11]_OR_53_o4
    SLICE_X32Y106.B5     net (fanout=1)        0.238   cw2bin/GND_3_o_n[11]_OR_53_o4
    SLICE_X32Y106.B      Tilo                  0.053   cw2bin/GND_3_o_n[11]_OR_53_o6
                                                       cw2bin/GND_3_o_n[11]_OR_53_o6
    SLICE_X36Y107.D2     net (fanout=9)        0.598   cw2bin/GND_3_o_n[11]_OR_53_o6
    SLICE_X36Y107.D      Tilo                  0.053   cw2bin/Eqn_0_mand1
                                                       cw2bin/Eqn_0_mand1
    SLICE_X37Y108.A4     net (fanout=1)        0.315   cw2bin/Eqn_0_mand1
    SLICE_X37Y108.COUT   Topcya                0.291   cw2bin/delta<3>
                                                       cw2bin/Eqn_0_mand1_rt
                                                       cw2bin/Maccum_delta_cy<3>
    SLICE_X37Y109.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<3>
    SLICE_X37Y109.COUT   Tbyp                  0.060   cw2bin/delta<7>
                                                       cw2bin/Maccum_delta_cy<7>
    SLICE_X37Y110.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<7>
    SLICE_X37Y110.CLK    Tcinck                0.074   cw2bin/delta<10>
                                                       cw2bin/Maccum_delta_xor<10>
                                                       cw2bin/delta_10
    -------------------------------------------------  ---------------------------
    Total                                      2.810ns (0.883ns logic, 1.927ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          cw2bin/delta_10 (FF)
  Requirement:          2.941ns
  Data Path Delay:      2.695ns (Levels of Logic = 4)
  Clock Path Skew:      -0.144ns (0.806 - 0.950)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.941ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to cw2bin/delta_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y43.DOADO0  Trcko_DOA             1.591   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X36Y107.B6     net (fanout=1)        0.376   dout<0>
    SLICE_X36Y107.B      Tilo                  0.053   cw2bin/Eqn_0_mand1
                                                       cw2bin/Maccum_delta_lut<0>
    SLICE_X37Y108.A5     net (fanout=1)        0.225   cw2bin/Maccum_delta_lut<0>
    SLICE_X37Y108.COUT   Topcya                0.316   cw2bin/delta<3>
                                                       cw2bin/Maccum_delta_lut<0>_rt
                                                       cw2bin/Maccum_delta_cy<3>
    SLICE_X37Y109.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<3>
    SLICE_X37Y109.COUT   Tbyp                  0.060   cw2bin/delta<7>
                                                       cw2bin/Maccum_delta_cy<7>
    SLICE_X37Y110.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<7>
    SLICE_X37Y110.CLK    Tcinck                0.074   cw2bin/delta<10>
                                                       cw2bin/Maccum_delta_xor<10>
                                                       cw2bin/delta_10
    -------------------------------------------------  ---------------------------
    Total                                      2.695ns (2.094ns logic, 0.601ns route)
                                                       (77.7% logic, 22.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i (FF)
  Destination:          cw2bin/delta_10 (FF)
  Requirement:          2.941ns
  Data Path Delay:      2.761ns (Levels of Logic = 7)
  Clock Path Skew:      -0.073ns (0.806 - 0.879)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.941ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i to cw2bin/delta_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y107.BQ     Tcko                  0.283   empty
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i
    SLICE_X40Y107.B2     net (fanout=4)        0.486   empty
    SLICE_X40Y107.B      Tilo                  0.053   empty
                                                       cw2bin/fifoempty_GND_3_o_AND_7_o1
    SLICE_X40Y107.C5     net (fanout=13)       0.273   cw2bin/fifoempty_GND_3_o_AND_7_o
    SLICE_X40Y107.CMUX   Tilo                  0.155   empty
                                                       cw2bin/Eqn_0_mand1_SW0_SW0
    SLICE_X36Y107.C6     net (fanout=1)        0.364   N106
    SLICE_X36Y107.C      Tilo                  0.053   cw2bin/Eqn_0_mand1
                                                       cw2bin/Eqn_0_mand1_SW0
    SLICE_X39Y105.D6     net (fanout=5)        0.368   N82
    SLICE_X39Y105.D      Tilo                  0.053   cw2bin/Eqn_1_mand1
                                                       cw2bin/Eqn_1_mand1
    SLICE_X37Y108.BX     net (fanout=1)        0.365   cw2bin/Eqn_1_mand1
    SLICE_X37Y108.COUT   Tbxcy                 0.174   cw2bin/delta<3>
                                                       cw2bin/Maccum_delta_cy<3>
    SLICE_X37Y109.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<3>
    SLICE_X37Y109.COUT   Tbyp                  0.060   cw2bin/delta<7>
                                                       cw2bin/Maccum_delta_cy<7>
    SLICE_X37Y110.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<7>
    SLICE_X37Y110.CLK    Tcinck                0.074   cw2bin/delta<10>
                                                       cw2bin/Maccum_delta_xor<10>
                                                       cw2bin/delta_10
    -------------------------------------------------  ---------------------------
    Total                                      2.761ns (0.905ns logic, 1.856ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 340 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2 (SLICE_X40Y120.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.088ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.941ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y120.AQ     Tcko                  0.115   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count<3>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1
    SLICE_X40Y120.A5     net (fanout=4)        0.074   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count<1>
    SLICE_X40Y120.CLK    Tah         (-Th)     0.101   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count<3>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Mmux_gcc0.gc0.count[4]_GND_182_o_mux_2_OUT31
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.088ns (0.014ns logic, 0.074ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2 (SLICE_X41Y117.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.088ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.941ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y117.CQ     Tcko                  0.098   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1
    SLICE_X41Y117.C5     net (fanout=4)        0.072   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<1>
    SLICE_X41Y117.CLK    Tah         (-Th)     0.082   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Mmux_gc0.count[4]_GND_174_o_mux_2_OUT31
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.088ns (0.016ns logic, 0.072ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 (SLICE_X40Y117.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.941ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y117.DQ     Tcko                  0.098   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3
    SLICE_X40Y117.CX     net (fanout=3)        0.105   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
    SLICE_X40Y117.CLK    Tckdi       (-Th)     0.089   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.009ns logic, 0.105ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 340 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.036ns (period - min period limit)
  Period: 2.941ns
  Min period limit: 1.905ns (524.934MHz) (Trper_CLKA)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X2Y43.CLKARDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 1.036ns (period - min period limit)
  Period: 2.941ns
  Min period limit: 1.905ns (524.934MHz) (Trper_CLKB)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X2Y43.CLKBWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 1.691ns (period - min period limit)
  Period: 2.941ns
  Min period limit: 1.250ns (800.000MHz) (Tockper)
  Physical resource: cw2bin/done_1/CLK
  Logical resource: cw2bin/done_1/CK
  Location pin: OLOGIC_X1Y103.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.913|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 77140 paths, 0 nets, and 1014 connections

Design statistics:
   Minimum period:   2.913ns{1}   (Maximum frequency: 343.289MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jan 13 15:39:23 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 615 MB



