# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../hall_sensor.srcs/sources_1/new/advanced_compare.vhd" \
"../../../../hall_sensor.ip_user_files/bd/read_sensor/ip/read_sensor_advanced_compare_0_0/sim/read_sensor_advanced_compare_0_0.vhd" \
"../../../../hall_sensor.ip_user_files/bd/read_sensor/sim/read_sensor.vhd" \
"../../../../hall_sensor.gen/sources_1/bd/read_sensor/hdl/read_sensor_wrapper.vhd" \

# Do not sort compile order
nosort
