{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 17:27:03 2009 " "Info: Processing started: Fri Mar 13 17:27:03 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test3 -c test3 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off test3 -c test3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "test3 EP3C5E144C8 " "Info: Selected device EP3C5E144C8 for design \"test3\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\] 2 5 0 0 " "Info: Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for pll_10mhz:inst25\|altpll:altpll_component\|pll_10mhz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_10mhz_altpll.v" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/db/pll_10mhz_altpll.v" 36 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 0}  } { { "db/pll_10mhz_altpll.v" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/db/pll_10mhz_altpll.v" 72 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144C8 " "Info: Device EP3C10E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Info: Device EP3C16E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Info: Device EP3C25E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 0}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "led\[7\] 3 2.5 V 2.5V 3.3V " "Error: Pin led\[7\] is incompatible with I/O bank 3. It uses I/O standard 2.5 V, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "usb_rdn 3 3.3V " "Info: Pin usb_rdn in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { usb_rdn } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_rdn" } } } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 392 1264 1440 408 "usb_rdn" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_rdn } "NODE_NAME" } }  } 0 0 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { led[7] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[7\]" } } } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 464 1272 1448 480 "led\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! is incompatible with I/O bank %2!s!. It uses I/O standard %3!s!, which has VCCIO requirement of %4!s!.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO %5!s!." 0 0 "" 0 0}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "led\[6\] 3 2.5 V 2.5V 3.3V " "Error: Pin led\[6\] is incompatible with I/O bank 3. It uses I/O standard 2.5 V, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "usb_rdn 3 3.3V " "Info: Pin usb_rdn in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { usb_rdn } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_rdn" } } } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 392 1264 1440 408 "usb_rdn" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_rdn } "NODE_NAME" } }  } 0 0 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { led[6] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[6\]" } } } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 464 1272 1448 480 "led\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! is incompatible with I/O bank %2!s!. It uses I/O standard %3!s!, which has VCCIO requirement of %4!s!.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO %5!s!." 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Error" "EFITCC_FITCC_FAIL" "" "Error: Can't fit design in device" {  } {  } 0 0 "Can't fit design in device" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 " "Warning: Following 13 pins must meet Altera requirements for 3.3V, 3.0V, and 2.5V interfaces." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_wr 3.3-V LVTTL 98 " "Info: Pin usb_wr uses I/O standard 3.3-V LVTTL at 98" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { usb_wr } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_wr" } } } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 832 1192 1368 848 "usb_wr" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_wr } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_rdn 3.3-V LVTTL 43 " "Info: Pin usb_rdn uses I/O standard 3.3-V LVTTL at 43" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { usb_rdn } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_rdn" } } } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 392 1264 1440 408 "usb_rdn" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_rdn } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_d\[7\] 3.3-V LVTTL 31 " "Info: Pin usb_d\[7\] uses I/O standard 3.3-V LVTTL at 31" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { usb_d[7] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_d\[7\]" } } } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 560 1272 1450 576 "usb_d\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_d\[6\] 3.3-V LVTTL 28 " "Info: Pin usb_d\[6\] uses I/O standard 3.3-V LVTTL at 28" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { usb_d[6] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_d\[6\]" } } } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 560 1272 1450 576 "usb_d\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_d\[5\] 3.3-V LVTTL 30 " "Info: Pin usb_d\[5\] uses I/O standard 3.3-V LVTTL at 30" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { usb_d[5] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_d\[5\]" } } } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 560 1272 1450 576 "usb_d\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_d\[4\] 3.3-V LVTTL 50 " "Info: Pin usb_d\[4\] uses I/O standard 3.3-V LVTTL at 50" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { usb_d[4] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_d\[4\]" } } } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 560 1272 1450 576 "usb_d\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_d\[3\] 3.3-V LVTTL 44 " "Info: Pin usb_d\[3\] uses I/O standard 3.3-V LVTTL at 44" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { usb_d[3] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_d\[3\]" } } } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 560 1272 1450 576 "usb_d\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_d\[2\] 3.3-V LVTTL 33 " "Info: Pin usb_d\[2\] uses I/O standard 3.3-V LVTTL at 33" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { usb_d[2] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_d\[2\]" } } } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 560 1272 1450 576 "usb_d\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_d\[1\] 3.3-V LVTTL 32 " "Info: Pin usb_d\[1\] uses I/O standard 3.3-V LVTTL at 32" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { usb_d[1] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_d\[1\]" } } } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 560 1272 1450 576 "usb_d\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_d\[0\] 3.3-V LVTTL 38 " "Info: Pin usb_d\[0\] uses I/O standard 3.3-V LVTTL at 38" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { usb_d[0] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_d\[0\]" } } } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 560 1272 1450 576 "usb_d\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mode_usb_n 3.3-V LVTTL 23 " "Info: Pin mode_usb_n uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { mode_usb_n } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "mode_usb_n" } } } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 320 248 424 336 "mode_usb_n" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode_usb_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_25mhz 3.3-V LVTTL 22 " "Info: Pin clk_25mhz uses I/O standard 3.3-V LVTTL at 22" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { clk_25mhz } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25mhz" } } } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 184 256 424 200 "clk_25mhz" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25mhz } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_rxfn 3.3-V LVTTL 39 " "Info: Pin usb_rxfn uses I/O standard 3.3-V LVTTL at 39" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { usb_rxfn } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_rxfn" } } } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 424 248 416 440 "usb_rxfn" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_rxfn } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins must meet Altera requirements for 3.3V, 3.0V, and 2.5V interfaces." 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "inst27 (inverted) " "Info: Following pins have the same output enable: inst27 (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional usb_d\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin usb_d\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { usb_d[7] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_d\[7\]" } } } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 560 1272 1450 576 "usb_d\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional usb_d\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin usb_d\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { usb_d[5] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_d\[5\]" } } } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 560 1272 1450 576 "usb_d\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional usb_d\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin usb_d\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { usb_d[3] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_d\[3\]" } } } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 560 1272 1450 576 "usb_d\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional usb_d\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin usb_d\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { usb_d[1] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_d\[1\]" } } } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 560 1272 1450 576 "usb_d\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional usb_d\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin usb_d\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { usb_d[6] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_d\[6\]" } } } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 560 1272 1450 576 "usb_d\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional usb_d\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin usb_d\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { usb_d[4] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_d\[4\]" } } } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 560 1272 1450 576 "usb_d\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional usb_d\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin usb_d\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { usb_d[2] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_d\[2\]" } } } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 560 1272 1450 576 "usb_d\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional usb_d\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin usb_d\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { usb_d[0] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_d\[0\]" } } } } { "test3.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test3/HW/test3.bdf" { { 560 1272 1450 576 "usb_d\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 2 s Quartus II " "Error: Quartus II Fitter was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Error: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 13 17:27:04 2009 " "Error: Processing ended: Fri Mar 13 17:27:04 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
