static int F_1 ( T_1 V_1 )\r\n{\r\nint V_2 , V_3 , V_4 ;\r\nint V_5 , V_6 , V_7 ;\r\nT_2 V_8 ;\r\nV_2 = ( V_1 >> V_9 ) & V_10 ;\r\nV_3 = ( V_1 & V_11 ) >> 1 ;\r\nif ( V_2 >= 5 )\r\nreturn 0 ;\r\nV_5 = - 1 ;\r\nif ( V_3 < sizeof( V_12 ) ) {\r\nV_4 = V_12 [ V_3 ] ;\r\nif ( V_2 == 0 || ! ( V_4 & ( 1 << ( V_2 - 1 ) ) ) )\r\nreturn 0 ;\r\nV_4 >>= 4 ;\r\nif ( V_4 == 0 )\r\nreturn 1 ;\r\nif ( V_4 == 1 )\r\nV_5 = 0 ;\r\nelse\r\nV_5 = V_4 ^ ( V_2 - 1 ) ;\r\n} else if ( ( V_3 & 0x48 ) == 0x40 )\r\nV_5 = V_3 & 7 ;\r\nif ( ! ( V_1 & V_13 ) || V_5 == - 1 )\r\nreturn 0 ;\r\nV_6 = ( V_1 >> V_14 ) & V_15 ;\r\nV_7 = ( V_1 >> V_16 ) & V_17 ;\r\nV_8 = V_18 [ V_7 ] ;\r\nreturn ( V_8 >> ( V_6 * 8 + V_5 ) ) & 1 ;\r\n}\r\nstatic int F_2 ( T_1 V_1 [] , int V_19 ,\r\nunsigned int V_20 [] , unsigned long V_21 [] )\r\n{\r\nunsigned long V_22 = 0 ;\r\nunsigned long V_23 = V_24 | V_25 ;\r\nint V_26 ;\r\nunsigned int V_2 , V_27 , V_28 , V_29 , V_30 , V_3 ;\r\nunsigned int V_31 = 0 ;\r\nunsigned int V_32 = 0 ;\r\nif ( V_19 > 6 )\r\nreturn - 1 ;\r\nfor ( V_26 = 0 ; V_26 < V_19 ; ++ V_26 ) {\r\nV_2 = ( V_1 [ V_26 ] >> V_9 ) & V_10 ;\r\nif ( V_2 ) {\r\nif ( V_32 & ( 1 << ( V_2 - 1 ) ) )\r\nreturn - 1 ;\r\nV_32 |= 1 << ( V_2 - 1 ) ;\r\n}\r\n}\r\nfor ( V_26 = 0 ; V_26 < V_19 ; ++ V_26 ) {\r\nV_27 = V_1 [ V_26 ] ;\r\nV_2 = ( V_27 >> V_9 ) & V_10 ;\r\nif ( V_2 ) {\r\n-- V_2 ;\r\n} else {\r\nfor ( V_2 = 0 ; V_2 < 4 ; ++ V_2 )\r\nif ( ! ( V_32 & ( 1 << V_2 ) ) )\r\nbreak;\r\nif ( V_2 >= 4 )\r\nreturn - 1 ;\r\nV_32 |= 1 << V_2 ;\r\n}\r\nV_20 [ V_26 ] = V_2 ;\r\nV_3 = V_27 & V_11 ;\r\nif ( V_27 & V_13 ) {\r\nV_28 = ( V_27 >> V_14 ) & V_15 ;\r\nV_29 = ( V_27 >> V_16 ) & V_17 ;\r\nif ( ( V_31 & ( 1 << V_28 ) ) && F_3 ( V_22 , V_28 ) != V_29 )\r\nreturn - 1 ;\r\nV_22 |= ( unsigned long ) V_29 << F_4 ( V_28 ) ;\r\nV_31 |= 1 << V_28 ;\r\nif ( V_29 == 5 ) {\r\nV_30 = ( V_27 >> V_33 ) & V_34 ;\r\nif ( ( V_31 & 0x10 ) &&\r\nF_5 ( V_22 ) != V_30 )\r\nreturn - 1 ;\r\nV_31 |= 0x10 ;\r\nV_22 |= ( unsigned long ) V_30 << V_35 ;\r\n}\r\nif ( 0x30 <= V_3 && V_3 <= 0x3d ) {\r\nif ( V_28 >= 2 )\r\nV_22 |= V_36 >> V_2 ;\r\n}\r\nif ( V_2 >= 2 && ( V_3 & 0x90 ) == 0x80 )\r\nV_3 ^= 0x20 ;\r\n}\r\nif ( V_27 & V_37 ) {\r\nV_22 |= V_38 >> V_2 ;\r\nif ( V_27 & V_39 )\r\nV_22 |= V_40 >> V_2 ;\r\n}\r\nif ( F_1 ( V_1 [ V_26 ] ) )\r\nV_23 |= V_41 ;\r\nif ( V_2 < 4 )\r\nV_22 |= ( unsigned long ) V_3 << F_6 ( V_2 ) ;\r\n}\r\nV_21 [ 0 ] = 0 ;\r\nif ( V_32 & 1 )\r\nV_21 [ 0 ] = V_42 ;\r\nif ( V_32 & 0xe )\r\nV_21 [ 0 ] |= V_43 ;\r\nV_21 [ 1 ] = V_22 ;\r\nV_21 [ 2 ] = V_23 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_7 ( T_1 V_1 , unsigned long * V_44 ,\r\nunsigned long * V_45 )\r\n{\r\nint V_2 , V_6 , V_46 , V_47 ;\r\nunsigned long V_8 = 0 , V_48 = 0 ;\r\nV_2 = ( V_1 >> V_9 ) & V_10 ;\r\nif ( V_2 ) {\r\nif ( V_2 > 4 && ! ( V_1 == 0x500009 || V_1 == 0x600005 ) )\r\nreturn - 1 ;\r\nV_46 = ( V_2 - 1 ) * 2 ;\r\nV_8 |= 2 << V_46 ;\r\nV_48 |= 1 << V_46 ;\r\n}\r\nif ( V_1 & V_13 ) {\r\nV_6 = ( V_1 >> V_14 ) & V_15 ;\r\nV_46 = V_6 * 4 + ( 16 - V_16 ) ;\r\nV_8 |= V_49 << V_46 ;\r\nV_48 |= ( unsigned long ) ( V_1 & V_49 ) << V_46 ;\r\nif ( ( V_1 & V_49 ) == ( 5 << V_16 ) ) {\r\nV_47 = ( V_1 >> V_33 ) & V_34 ;\r\nV_8 |= ( unsigned long ) V_34 << 32 ;\r\nV_48 |= ( unsigned long ) V_47 << 32 ;\r\n}\r\n}\r\nif ( V_2 <= 4 ) {\r\nV_8 |= 0x8000 ;\r\nV_48 |= 0x1000 ;\r\n}\r\n* V_44 = V_8 ;\r\n* V_45 = V_48 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_8 ( T_1 V_1 )\r\n{\r\nint V_2 = ( V_1 >> V_9 ) & V_10 ;\r\nreturn V_2 == 5 || V_2 == 6 ;\r\n}\r\nstatic int F_9 ( T_1 V_1 )\r\n{\r\nint V_26 , V_50 ;\r\nunsigned int V_51 ;\r\nfor ( V_26 = 0 ; V_26 < F_10 ( V_52 ) ; ++ V_26 ) {\r\nif ( V_1 < V_52 [ V_26 ] [ 0 ] )\r\nreturn - 1 ;\r\nfor ( V_50 = 0 ; V_50 < V_53 ; ++ V_50 ) {\r\nV_51 = V_52 [ V_26 ] [ V_50 ] ;\r\nif ( ! V_51 || V_1 < V_51 )\r\nbreak;\r\nif ( V_1 == V_51 )\r\nreturn V_26 ;\r\n}\r\n}\r\nreturn - 1 ;\r\n}\r\nstatic int F_11 ( T_1 V_1 , unsigned int V_54 , T_1 V_51 [] )\r\n{\r\nint V_26 , V_50 , V_55 ;\r\nunsigned int V_3 , V_2 ;\r\nunsigned int V_56 = 1 ;\r\nT_1 V_57 ;\r\nV_51 [ 0 ] = V_1 ;\r\nV_55 = F_8 ( V_1 ) ;\r\nV_26 = F_9 ( V_1 ) ;\r\nif ( V_26 >= 0 ) {\r\nfor ( V_50 = 0 ; V_50 < V_53 ; ++ V_50 ) {\r\nV_57 = V_52 [ V_26 ] [ V_50 ] ;\r\nif ( ! V_57 )\r\nbreak;\r\nif ( V_57 != V_1 )\r\nV_51 [ V_56 ++ ] = V_57 ;\r\nV_55 += F_8 ( V_57 ) ;\r\n}\r\n} else {\r\nV_3 = V_1 & ( V_11 & ~ 1 ) ;\r\nV_2 = ( V_1 >> V_9 ) & V_10 ;\r\nif ( V_2 && ( V_3 == 0x32 || V_3 == 0x34 ) )\r\nV_51 [ V_56 ++ ] = ( ( V_1 ^ 0x6 ) & ~ V_58 ) |\r\n( ( 5 - V_2 ) << V_9 ) ;\r\nif ( V_2 && ( V_3 == 0x38 || V_3 == 0x3a ) )\r\nV_51 [ V_56 ++ ] = ( ( V_1 ^ 0x2 ) & ~ V_58 ) |\r\n( ( V_2 > 2 ? V_2 - 2 : V_2 + 2 ) << V_9 ) ;\r\n}\r\nif ( V_54 & V_59 ) {\r\nV_50 = V_56 ;\r\nfor ( V_26 = 0 ; V_26 < V_56 ; ++ V_26 ) {\r\nswitch ( V_51 [ V_26 ] ) {\r\ncase 0x1e :\r\nV_51 [ V_50 ++ ] = 0x600005 ;\r\n++ V_55 ;\r\nbreak;\r\ncase 0x10000a :\r\nV_51 [ V_50 ++ ] = 0x1e ;\r\nbreak;\r\ncase 2 :\r\nV_51 [ V_50 ++ ] = 0x500009 ;\r\n++ V_55 ;\r\nbreak;\r\ncase 0x500009 :\r\nV_51 [ V_50 ++ ] = 2 ;\r\nbreak;\r\ncase 0x10000e :\r\nV_51 [ V_50 ++ ] = 0x4000f4 ;\r\nbreak;\r\ncase 0x4000f4 :\r\nV_51 [ V_50 ++ ] = 0x10000e ;\r\nbreak;\r\n}\r\n}\r\nV_56 = V_50 ;\r\n}\r\nif ( ! ( V_54 & V_60 ) && V_55 ) {\r\nV_50 = 0 ;\r\nfor ( V_26 = 0 ; V_26 < V_56 ; ++ V_26 ) {\r\nif ( ! F_8 ( V_51 [ V_26 ] ) ) {\r\nV_51 [ V_50 ] = V_51 [ V_26 ] ;\r\n++ V_50 ;\r\n}\r\n}\r\nV_56 = V_50 ;\r\n} else if ( ( V_54 & V_61 ) && V_55 < V_56 ) {\r\nV_50 = 0 ;\r\nfor ( V_26 = 0 ; V_26 < V_56 ; ++ V_26 ) {\r\nif ( F_8 ( V_51 [ V_26 ] ) ) {\r\nV_51 [ V_50 ] = V_51 [ V_26 ] ;\r\n++ V_50 ;\r\n}\r\n}\r\nV_56 = V_50 ;\r\n}\r\nreturn V_56 ;\r\n}\r\nstatic void F_12 ( unsigned int V_2 , unsigned long V_21 [] )\r\n{\r\nif ( V_2 <= 3 )\r\nV_21 [ 1 ] &= ~ ( 0xffUL << F_6 ( V_2 ) ) ;\r\n}\r\nstatic int T_3 F_13 ( void )\r\n{\r\nif ( ! V_62 -> V_63 ||\r\nstrcmp ( V_62 -> V_63 , L_1 ) )\r\nreturn - V_64 ;\r\nreturn F_14 ( & V_65 ) ;\r\n}
