timestamp 1354438666
version 7.4
tech scmos
style lambda=1.0(scna20_orb)
scale 1000 1 100
resistclasses 26670 59550 23860 19690 27260 2000000 49 26 2505830
use inverter inverter_0 0 1 -220 -1 0 149
use mux2x1 mux2x1_0 1 0 -227 0 1 79
use abs abs_0 0 -1 -39 1 0 15
use SR2B SR2B_0 1 0 22 0 1 32
use xor2 xor2_0 0 1 -221 -1 0 -139
use inverter inverter_1 1 0 -66 0 1 -265
use inverter inverter_2 1 0 -50 0 1 -265
use dff3B dff3B_0 0 -1 -110 1 0 -189
use SR2B SR2B_1 1 0 21 0 1 -334
use SR2B SR2B_2 1 0 21 0 1 -700
node "m2_n117_n365#" 2 11571 -117 -365 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 663 448 0 0
node "SUM0" 0 423 1057 -674 m1 0 0 0 0 0 0 0 0 0 0 0 0 9 12 0 0 0 0
node "SUM1" 0 423 924 -674 m1 0 0 0 0 0 0 0 0 0 0 0 0 9 12 0 0 0 0
node "SUM2" 0 423 791 -674 m1 0 0 0 0 0 0 0 0 0 0 0 0 9 12 0 0 0 0
node "SUM3" 0 423 658 -674 m1 0 0 0 0 0 0 0 0 0 0 0 0 9 12 0 0 0 0
node "SUM4" 0 423 525 -674 m1 0 0 0 0 0 0 0 0 0 0 0 0 9 12 0 0 0 0
node "SUM5" 0 423 392 -674 m1 0 0 0 0 0 0 0 0 0 0 0 0 9 12 0 0 0 0
node "SUM6" 0 423 259 -674 m1 0 0 0 0 0 0 0 0 0 0 0 0 9 12 0 0 0 0
node "SUM7" 0 423 126 -674 m1 0 0 0 0 0 0 0 0 0 0 0 0 9 12 0 0 0 0
node "SL" 0 846 930 -488 m1 0 0 0 0 0 0 0 0 0 0 0 0 18 18 0 0 0 0
node "D7" 0 705 930 -432 m1 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0
node "D6" 0 846 797 -432 m1 0 0 0 0 0 0 0 0 0 0 0 0 18 18 0 0 0 0
node "D5" 0 846 664 -432 m1 0 0 0 0 0 0 0 0 0 0 0 0 18 18 0 0 0 0
node "D4" 0 846 531 -432 m1 0 0 0 0 0 0 0 0 0 0 0 0 18 18 0 0 0 0
node "D3" 0 846 398 -432 m1 0 0 0 0 0 0 0 0 0 0 0 0 18 18 0 0 0 0
node "D2" 0 705 265 -432 m1 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0
node "D1" 0 846 132 -432 m1 0 0 0 0 0 0 0 0 0 0 0 0 18 18 0 0 0 0
node "D0" 0 846 -1 -432 m1 0 0 0 0 0 0 0 0 0 0 0 0 18 18 0 0 0 0
node "m1_n3_n400#" 2 15054 -3 -400 v 0 0 0 0 0 0 0 0 0 0 0 0 45 34 724 488 0 0
node "QB0" 17 137096 86 -372 v 0 0 0 0 0 0 0 0 0 0 0 0 2581 1736 895 606 0 0
node "SR2" 0 705 -1 -107 m1 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0
node "B7" 0 705 927 -63 m1 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0
node "B6" 0 705 794 -63 m1 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0
node "B5" 0 705 661 -63 m1 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0
node "B4" 0 705 528 -63 m1 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0
node "B3" 0 705 395 -63 m1 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0
node "B2" 0 705 262 -63 m1 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0
node "B1" 0 705 129 -63 m1 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0
node "B0" 0 846 -1 -66 m1 0 0 0 0 0 0 0 0 0 0 0 0 18 18 0 0 0 0
node "GND!" 17 147204 958 -731 m1 0 0 0 0 0 0 0 0 0 0 0 0 3132 2094 0 0 0 0
node "QA0" 17 137096 87 -6 v 0 0 0 0 0 0 0 0 0 0 0 0 2581 1736 895 606 0 0
node "SR" 0 846 0 259 m1 0 0 0 0 0 0 0 0 0 0 0 0 18 18 0 0 0 0
node "Vdd!" 13 105083 1047 -398 v 0 0 0 0 0 0 0 0 0 0 0 0 2197 1480 178 128 0 0
node "A7" 0 705 928 303 m1 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0
node "A6" 0 705 795 303 m1 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0
node "A5" 0 705 662 303 m1 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0
node "A4" 0 705 529 303 m1 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0
node "A3" 0 705 396 303 m1 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0
node "A2" 0 705 263 303 m1 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0
node "A1" 0 705 130 303 m1 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0
node "A0" 0 846 0 300 m1 0 0 0 0 0 0 0 0 0 0 0 0 18 18 0 0 0 0
node "S1" 13 112941 -7 -378 m1 0 0 0 0 0 0 0 0 0 0 0 0 2409 1612 0 0 0 0
node "m1_n71_n272#" 1 3328 -71 -272 v 0 0 0 0 0 0 0 0 0 0 0 0 32 32 152 106 0 0
node "m1_n71_n254#" 1 6909 -71 -254 m1 0 0 0 0 0 0 0 0 0 0 0 0 147 104 0 0 0 0
node "m1_n44_n265#" 15 120756 -44 -265 m1 0 0 0 0 0 0 0 0 0 0 0 0 2448 1646 468 332 0 0
node "m1_n47_44#" 1 5654 -47 44 v 0 0 0 0 0 0 0 0 0 0 0 0 16 16 310 212 0 0
node "m1_n40_55#" 1 4172 -40 55 v 0 0 0 0 0 0 0 0 0 0 0 0 16 16 232 160 0 0
node "m1_n199_n160#" 1 3659 -199 -160 v 0 0 0 0 0 0 0 0 0 0 0 0 16 16 187 130 0 0
node "Cout" 0 705 -259 -153 m1 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0
node "m1_n251_n95#" 2 11023 -251 -95 v 0 0 0 0 0 0 0 0 0 0 0 0 32 32 569 384 0 0
node "m1_n210_153#" 1 6256 -210 153 m1 0 0 0 0 0 0 0 0 0 0 0 0 104 80 113 80 0 0
node "m1_n153_208#" 0 564 -153 208 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "m1_n226_152#" 2 14664 -226 152 m1 0 0 0 0 0 0 0 0 0 0 0 0 312 214 0 0 0 0
node "S0" 14 122233 -14 -13 v 0 0 0 0 0 0 0 0 0 0 0 0 2597 1742 65 48 0 0
node "CLR" 168 139083 -116 -294 p 0 0 0 0 34 34 0 0 0 0 0 0 2427 1626 1292 882 0 0
node "CLK" 36 1034 -66 -277 p 0 0 0 0 6 10 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n53_n265#" 24 2891 -53 -265 pc 0 0 0 0 16 16 0 0 0 0 0 0 37 30 0 0 0 0
node "a_n193_n113#" 182 53005 -193 -113 p 0 0 0 0 38 38 0 0 0 0 0 0 1039 702 77 56 0 0
node "AbS" 527 36945 -219 -83 pc 0 0 0 0 96 96 0 0 0 0 0 0 575 388 0 0 0 0
node "a_n182_n38#" 32 65531 -182 -38 pc 0 0 0 0 16 16 0 0 0 0 0 0 1297 884 339 240 0 0
node "a_n50_26#" 870 18326 -50 26 p 0 0 0 0 154 154 0 0 0 0 0 0 16 16 0 0 0 0
node "a_n200_105#" 188 5888 -200 105 pc 0 0 0 0 40 40 0 0 0 0 0 0 40 32 0 0 0 0
node "a_n223_120#" 224 6038 -223 120 p 0 0 0 0 46 46 0 0 0 0 0 0 28 24 0 0 0 0
node "a_n206_147#" 358 7460 -206 147 p 0 0 0 0 60 64 0 0 0 0 0 0 0 0 0 0 0 0
node "Sel" 72 1748 -220 147 p 0 0 0 0 12 16 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n65_161#" 439 100460 -65 161 p 0 0 0 0 80 80 0 0 0 0 0 0 1929 1296 110 78 0 0
node "a_n192_200#" 269 76265 -192 200 pc 0 0 0 0 52 52 0 0 0 0 0 0 1541 1032 0 0 0 0
cap "a_n65_161#" "m2_n117_n365#" 405
cap "Vdd!" "GND!" 810
cap "m1_n199_n160#" "a_n182_n38#" 405
cap "m1_n210_153#" "a_n192_200#" 405
cap "a_n65_161#" "m1_n47_44#" 405
cap "a_n50_26#" "S1" 180
cap "m1_n251_n95#" "a_n193_n113#" 405
cap "S0" "a_n50_26#" 180
cap "a_n50_26#" "CLR" 180
cap "S0" "S1" 405
cap "CLR" "S1" 810
cap "AbS" "a_n193_n113#" 180
cap "m1_n44_n265#" "m1_n3_n400#" 405
cap "m1_n251_n95#" "a_n182_n38#" 405
cap "S0" "CLR" 810
cap "m1_n3_n400#" "a_n182_n38#" 405
cap "m1_n199_n160#" "a_n192_200#" 405
cap "m1_n40_55#" "S1" 405
cap "S0" "m1_n40_55#" 405
cap "m1_n40_55#" "CLR" 405
cap "m1_n44_n265#" "S1" 810
cap "S0" "m1_n44_n265#" 810
cap "a_n182_n38#" "S1" 405
cap "m1_n44_n265#" "CLR" 1215
cap "S0" "a_n182_n38#" 405
cap "S1" "m2_n117_n365#" 405
cap "CLR" "a_n182_n38#" 405
cap "S0" "m2_n117_n365#" 405
cap "m1_n251_n95#" "a_n192_200#" 405
cap "CLR" "m2_n117_n365#" 405
cap "a_n193_n113#" "a_n182_n38#" 405
cap "m1_n71_n272#" "m1_n71_n254#" 1080
cap "a_n192_200#" "AbS" 180
cap "m1_n3_n400#" "a_n65_161#" 405
cap "m1_n44_n265#" "a_n182_n38#" 405
cap "m1_n47_44#" "S1" 405
cap "S0" "m1_n47_44#" 405
cap "m1_n44_n265#" "m2_n117_n365#" 405
cap "CLR" "m1_n47_44#" 405
cap "a_n182_n38#" "m2_n117_n365#" 405
cap "a_n50_26#" "a_n65_161#" 180
cap "a_n192_200#" "a_n193_n113#" 585
cap "CLR" "a_n65_161#" 405
cap "m1_n40_55#" "a_n65_161#" 405
cap "a_n192_200#" "a_n182_n38#" 405
cap "a_n200_105#" "a_n192_200#" 180
cap "m1_n44_n265#" "a_n65_161#" 1215
cap "a_n65_161#" "a_n182_n38#" 405
cap "m1_n251_n95#" "AbS" 405
cap "SR2B_2/S1" "CLR" 114
cap "SR2B_1/Q1" "a_n182_n38#" 405
cap "SR2B_2/CLR" "SR2B_2/S0" 114
cap "SR2B_1/Q1" "a_n182_n38#" 405
cap "SR2B_1/GND!" "a_n182_n38#" 405
cap "SR2B_1/CLK" "a_n182_n38#" 405
cap "SR2B_1/GND!" "QB0" 405
cap "SR2B_1/Q7" "QB0" 405
cap "SR2B_1/CLK" "QB0" 405
cap "m1_n71_n272#" "inverter_2/GND" 720
cap "inverter_1/out" "m1_n71_n272#" 606
cap "m1_n71_n272#" "inverter_1/GND" 786
cap "inverter_1/Vdd" "m1_n71_n272#" 1799
cap "inverter_1/Vdd" "inverter_1/GND" -1080
cap "abs_0/xor2_0/xor_in1" "abs_0/xor2_0/xor_in2" 180
cap "dff3B_0/Q" "dff3B_0/Vdd!" 405
cap "abs_0/ha_0/xor2_0/nand2_3/nand_in1" "abs_0/ha_0/xor2_0/Vdd!" 180
cap "abs_0/ha_0/xor2_0/nand2_3/nand_in1" "SR2B_0/Q1" 180
cap "abs_0/ha_0/xor2_0/Vdd!" "SR2B_0/Q1" 405
cap "CLR" "SR2B_1/S1" 114
cap "abs_0/ha_0/xor2_0/GND!" "abs_0/ha_0/xor2_0/nand2_3/nand_in1" 180
cap "abs_0/ha_0/xor2_0/GND!" "abs_0/ha_0/xor2_0/Vdd!" 405
cap "abs_0/ha_0/xor2_0/GND!" "SR2B_0/Q1" 405
cap "SR2B_1/S0" "SR2B_1/CLR" 114
cap "a_n50_26#" "SR2B_0/CLK" 405
cap "a_n50_26#" "SR2B_0/GND!" 810
cap "SR2B_0/CLK" "SR2B_0/GND!" 405
cap "a_n50_26#" "m1_n47_44#" 405
cap "SR2B_0/CLK" "m1_n47_44#" 405
cap "SR2B_0/GND!" "m1_n47_44#" 405
cap "SR2B_0/Q1" "a_n50_26#" 405
cap "QA0" "SR2B_0/GND!" 405
cap "QA0" "SR2B_0/CLK" 405
cap "QA0" "SR2B_0/Q7" 405
cap "inverter_0/in" "mux2x1_0/Mout" 180
cap "inverter_0/out" "mux2x1_0/Min1" 180
cap "abs_0/ha_1/ha_sum" "abs_0/GND!" 180
cap "SR2B_0/S1" "CLR" 114
cap "SR2B_0/S0" "SR2B_0/CLR" 114
merge "SR2B_0/S1" "SR2B_1/S1" -987 0 0 0 0 0 0 0 0 0 0 0 0 -21 -32 0 0 0 0
merge "SR2B_1/S1" "SR2B_2/S0"
merge "SR2B_2/S0" "S1"
merge "SR2B_0/m1_957_302#" "SR2B_1/m1_957_302#" -987 0 0 0 0 0 0 0 0 0 0 0 0 -21 -35 0 0 0 0
merge "SR2B_1/m1_957_302#" "SR2B_2/m1_957_302#"
merge "SR2B_2/m1_957_302#" "Vdd!"
merge "dff3B_0/inverter_4/Vdd" "inverter_2/Vdd" -846 0 0 0 0 0 0 0 0 0 0 0 0 -18 -30 0 0 0 0
merge "inverter_2/Vdd" "inverter_1/Vdd"
merge "inverter_1/Vdd" "m1_n71_n254#"
merge "dff3B_0/Vdd!" "SR2B_2/mux4x1_0/inverter_0/Vdd" -1446 0 0 0 0 0 0 0 0 0 0 0 0 -15 -16 -30 -26 0 0
merge "SR2B_2/mux4x1_0/inverter_0/Vdd" "m1_n3_n400#"
merge "m1_n3_n400#" "xor2_0/Vdd!"
merge "xor2_0/Vdd!" "m1_n199_n160#"
merge "SR2B_0/CLR" "SR2B_1/CLR" -37778 0 0 0 0 -4 -8 0 0 0 0 0 0 -389 -267 -1049 -719 0 0
merge "SR2B_1/CLR" "dff3B_0/CLR"
merge "dff3B_0/CLR" "SR2B_2/CLR"
merge "SR2B_2/CLR" "CLR"
merge "SR2B_1/IN1" "B1" -282 0 0 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 0
merge "SR2B_0/SL" "SR2B_0/Q0" -29698 0 0 0 0 -20 -18 0 0 0 0 0 0 -483 -350 -323 -223 0 0
merge "SR2B_0/Q0" "abs_0/ha_0/xor2_0/nand2_3/nand_in1"
merge "abs_0/ha_0/xor2_0/nand2_3/nand_in1" "a_n50_26#"
merge "a_n50_26#" "QA0"
merge "SR2B_1/SL" "abs_0/xor2_0/xor_in2" -25046 0 0 0 0 -8 -12 0 0 0 0 0 0 -421 -314 -259 -182 0 0
merge "abs_0/xor2_0/xor_in2" "SR2B_1/Q0"
merge "SR2B_1/Q0" "a_n182_n38#"
merge "a_n182_n38#" "QB0"
merge "SR2B_1/IN2" "B2" -282 0 0 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 0
merge "mux2x1_0/Sm" "inverter_0/out" -937 0 0 0 0 -4 -8 0 0 0 0 0 0 -3 -8 0 0 0 0
merge "inverter_0/out" "a_n223_120#"
merge "SR2B_1/IN3" "B3" -282 0 0 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 0
merge "SR2B_0/GND!" "abs_0/ha_0/xor2_0/GND!" -13816 0 0 0 0 0 0 0 0 0 0 0 0 -203 -155 -281 -192 0 0
merge "abs_0/ha_0/xor2_0/GND!" "m1_n40_55#"
merge "m1_n40_55#" "dff3B_0/GND!"
merge "dff3B_0/GND!" "SR2B_1/GND!"
merge "SR2B_1/GND!" "m2_n117_n365#"
merge "m2_n117_n365#" "SR2B_2/GND!"
merge "SR2B_2/GND!" "GND!"
merge "GND!" "inverter_2/GND"
merge "inverter_2/GND" "inverter_1/GND"
merge "inverter_1/GND" "m1_n71_n272#"
merge "inverter_2/in" "inverter_1/out" -1097 0 0 0 0 -4 -10 0 0 0 0 0 0 -3 -8 0 0 0 0
merge "inverter_1/out" "a_n53_n265#"
merge "abs_0/not1_0/Vdd" "inverter_0/Vdd" -745 0 0 0 0 0 0 0 0 0 0 0 0 -11 -20 -12 -11 0 0
merge "inverter_0/Vdd" "m1_n210_153#"
merge "SR2B_1/IN4" "B4" -282 0 0 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 0
merge "abs_0/cout" "dff3B_0/D" -25982 0 0 0 0 -6 -14 0 0 0 0 0 0 -542 -410 0 0 0 0
merge "dff3B_0/D" "a_n192_200#"
merge "SR2B_0/IN0" "A0" -423 0 0 0 0 0 0 0 0 0 0 0 0 -9 -12 0 0 0 0
merge "SR2B_1/IN5" "B5" -282 0 0 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 0
merge "SR2B_2/Q7" "SUM0" -423 0 0 0 0 0 0 0 0 0 0 0 0 -9 -12 0 0 0 0
merge "abs_0/GND!" "inverter_0/GND" -564 0 0 0 0 0 0 0 0 0 0 0 0 -12 -20 0 0 0 0
merge "inverter_0/GND" "m1_n226_152#"
merge "SR2B_0/IN1" "A1" -282 0 0 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 0
merge "SR2B_1/IN6" "B6" -282 0 0 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 0
merge "SR2B_2/Q0" "SUM7" -423 0 0 0 0 0 0 0 0 0 0 0 0 -9 -12 0 0 0 0
merge "SR2B_2/Q6" "SUM1" -423 0 0 0 0 0 0 0 0 0 0 0 0 -9 -12 0 0 0 0
merge "abs_0/ha_1/ha_sum" "SR2B_2/SR" -13019 0 0 0 0 -6 -10 0 0 0 0 0 0 -261 -186 0 0 0 0
merge "SR2B_2/SR" "a_n65_161#"
merge "SR2B_0/IN2" "A2" -282 0 0 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 0
merge "SR2B_1/IN7" "B7" -282 0 0 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 0
merge "SR2B_2/Q1" "SUM6" -423 0 0 0 0 0 0 0 0 0 0 0 0 -9 -12 0 0 0 0
merge "SR2B_0/SR" "SR" -423 0 0 0 0 0 0 0 0 0 0 0 0 -9 -12 0 0 0 0
merge "SR2B_2/Q5" "SUM2" -423 0 0 0 0 0 0 0 0 0 0 0 0 -9 -12 0 0 0 0
merge "inverter_1/in" "CLK" -558 0 0 0 0 -2 -6 0 0 0 0 0 0 0 0 0 0 0 0
merge "SR2B_0/IN3" "A3" -282 0 0 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 0
merge "abs_0/xor2_0/nand2_1/GND!" "xor2_0/nand2_1/GND!" -1983 0 0 0 0 0 0 0 0 0 0 0 0 -24 -28 0 0 0 0
merge "xor2_0/nand2_1/GND!" "m1_n251_n95#"
merge "abs_0/cin" "mux2x1_0/Mout" -1219 0 0 0 0 -4 -8 0 0 0 0 0 0 -3 -8 0 0 0 0
merge "mux2x1_0/Mout" "a_n200_105#"
merge "SR2B_2/Q2" "SUM5" -423 0 0 0 0 0 0 0 0 0 0 0 0 -9 -12 0 0 0 0
merge "SR2B_2/Q4" "SUM3" -423 0 0 0 0 0 0 0 0 0 0 0 0 -9 -12 0 0 0 0
merge "SR2B_0/IN4" "A4" -282 0 0 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 0
merge "SR2B_2/Q3" "SUM4" -423 0 0 0 0 0 0 0 0 0 0 0 0 -9 -12 0 0 0 0
merge "mux2x1_0/Min2" "xor2_0/xor_in1" -1495 0 0 0 0 -6 -14 0 0 0 0 0 0 -3 -8 0 0 0 0
merge "xor2_0/xor_in1" "abs_0/AbS"
merge "abs_0/AbS" "AbS"
merge "SR2B_0/S0" "SR2B_1/S0" -18316 0 0 0 0 0 0 0 0 0 0 0 0 -386 -286 -65 -48 0 0
merge "SR2B_1/S0" "SR2B_2/S1"
merge "SR2B_2/S1" "S0"
merge "mux2x1_0/Smb" "inverter_0/in" -2150 0 0 0 0 -10 -22 0 0 0 0 0 0 0 0 0 0 0 0
merge "inverter_0/in" "Sel"
merge "Sel" "a_n206_147#"
merge "SR2B_0/CLK" "dff3B_0/inverter_4/in" -10457 0 0 0 0 0 0 0 0 0 0 0 0 -157 -128 -205 -154 0 0
merge "dff3B_0/inverter_4/in" "inverter_2/out"
merge "inverter_2/out" "SR2B_1/CLK"
merge "SR2B_1/CLK" "SR2B_2/CLK"
merge "SR2B_2/CLK" "m1_n44_n265#"
merge "SR2B_0/dff3B_0/Vdd!" "abs_0/ha_0/xor2_0/Vdd!" -10955 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -589 -404 0 0
merge "abs_0/ha_0/xor2_0/Vdd!" "m1_n47_44#"
merge "SR2B_0/IN5" "A5" -282 0 0 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 0
merge "SR2B_0/IN6" "A6" -282 0 0 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 0
merge "SR2B_0/IN7" "A7" -282 0 0 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 0
merge "mux2x1_0/Min1" "dff3B_0/Q" -15718 0 0 0 0 -2 -6 0 0 0 0 0 0 -308 -226 -65 -46 0 0
merge "dff3B_0/Q" "xor2_0/xor_in2"
merge "xor2_0/xor_in2" "a_n193_n113#"
merge "SR2B_1/IN0" "B0" -423 0 0 0 0 0 0 0 0 0 0 0 0 -9 -12 0 0 0 0
merge "SR2B_2/SL" "SL" -423 0 0 0 0 0 0 0 0 0 0 0 0 -9 -12 0 0 0 0
merge "abs_0/not1_0/not_out" "m1_n153_208#" -141 0 0 0 0 0 0 0 0 0 0 0 0 -3 -8 0 0 0 0
merge "SR2B_1/SR" "SR2" -282 0 0 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 0
merge "SR2B_2/IN0" "D0" -423 0 0 0 0 0 0 0 0 0 0 0 0 -9 -12 0 0 0 0
merge "xor2_0/xor_out" "Cout" -282 0 0 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 0
merge "SR2B_2/IN1" "D1" -423 0 0 0 0 0 0 0 0 0 0 0 0 -9 -12 0 0 0 0
merge "SR2B_2/IN2" "D2" -282 0 0 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 0
merge "SR2B_2/IN3" "D3" -423 0 0 0 0 0 0 0 0 0 0 0 0 -9 -12 0 0 0 0
merge "SR2B_2/IN4" "D4" -423 0 0 0 0 0 0 0 0 0 0 0 0 -9 -12 0 0 0 0
merge "SR2B_2/IN5" "D5" -423 0 0 0 0 0 0 0 0 0 0 0 0 -9 -12 0 0 0 0
merge "SR2B_2/IN6" "D6" -423 0 0 0 0 0 0 0 0 0 0 0 0 -9 -12 0 0 0 0
merge "SR2B_2/IN7" "D7" -282 0 0 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 0
