// Seed: 3347362329
module module_0;
  tri0 id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    output logic id_2,
    input supply0 id_3,
    output wire id_4,
    output tri0 id_5
);
  wire id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_2 = id_3 === 1;
  always @(posedge 1) begin : LABEL_0
    id_2 <= 1;
  end
endmodule
module module_2 (
    output wand id_0,
    output wor id_1,
    input tri0 id_2,
    input wire id_3,
    input wor id_4,
    output wor id_5,
    input supply0 id_6,
    output wor id_7,
    output tri0 id_8,
    input tri0 id_9,
    output tri0 id_10,
    output wand id_11,
    input uwire id_12,
    output wire id_13
);
  wire id_15 = id_15, id_16;
  module_0 modCall_1 ();
  assign modCall_1.type_2 = 0;
endmodule
