<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Timing Report Min Delay Analysis
</title>
<text>SmartTime Version 11.8.0.26</text>
<text>Microsemi Corporation - Microsemi Libero Software Release v11.8 (Version 11.8.0.26)</text>
<text>Date: Fri Aug 11 12:30:16 2017
</text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>m2s010_som</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>M2S060T</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>325 FCSBGA</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>-40 - 100 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>1.14 - 1.26 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Design State</cell>
 <cell>Post-Layout</cell>
</row>
<row>
 <cell>Data source</cell>
 <cell>Production</cell>
</row>
<row>
 <cell>Min Operating Conditions</cell>
 <cell>BEST - 1.26 V - -40 C</cell>
</row>
<row>
 <cell>Max Operating Conditions</cell>
 <cell>WORST - 1.14 V - 100 C</cell>
</row>
<row>
 <cell>Scenario for Timing Analysis</cell>
 <cell>Primary</cell>
</row>
</table>
<text></text>
<section>
<name>Summary</name>
<table>
<header>
 <cell>Clock Domain</cell>
 <cell>Period (ns)</cell>
 <cell>Frequency (MHz)</cell>
 <cell>Required Period (ns)</cell>
 <cell>Required Frequency (MHz)</cell>
 <cell>External Setup (ns)</cell>
 <cell>External Hold (ns)</cell>
 <cell>Min Clock-To-Out (ns)</cell>
 <cell>Max Clock-To-Out (ns)</cell>
</header>
<row>
 <cell>GL0_163MHz</cell>
 <cell>5.963</cell>
 <cell>167.701</cell>
 <cell>6.061</cell>
 <cell>164.989</cell>
 <cell>5.769</cell>
 <cell>-2.828</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>1.777</cell>
 <cell>562.746</cell>
 <cell>50.000</cell>
 <cell>20.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>6.410</cell>
 <cell>12.572</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>9.281</cell>
 <cell>107.747</cell>
 <cell>200.000</cell>
 <cell>5.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>6.044</cell>
 <cell>12.567</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/overflow_r:Q</cell>
 <cell>0.156</cell>
 <cell>6410.256</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/underflow_r:Q</cell>
 <cell>0.166</cell>
 <cell>6024.096</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/overflow_r:Q</cell>
 <cell>0.162</cell>
 <cell>6172.840</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/underflow_r:Q</cell>
 <cell>0.204</cell>
 <cell>4901.961</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error:Q</cell>
 <cell>0.194</cell>
 <cell>5154.639</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt:Q</cell>
 <cell>0.156</cell>
 <cell>6410.256</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_collision_detect:Q</cell>
 <cell>0.164</cell>
 <cell>6097.561</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/long_reset:Q</cell>
 <cell>1.820</cell>
 <cell>549.451</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>7.370</cell>
 <cell>14.143</cell>
</row>
<row>
 <cell>MAC_MII_RX_CLK</cell>
 <cell>1.640</cell>
 <cell>609.756</cell>
 <cell>20.000</cell>
 <cell>50.000</cell>
 <cell>1.180</cell>
 <cell>0.241</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>MAC_MII_TX_CLK</cell>
 <cell>2.239</cell>
 <cell>446.628</cell>
 <cell>20.000</cell>
 <cell>50.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>10.675</cell>
 <cell>21.413</cell>
</row>
<row>
 <cell>SPI_1_CLK[0]</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>5.391</cell>
 <cell>-0.369</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>GL0_71MHz</cell>
 <cell>7.524</cell>
 <cell>132.908</cell>
 <cell>14.085</cell>
 <cell>70.998</cell>
 <cell>4.910</cell>
 <cell>-1.682</cell>
 <cell>3.075</cell>
 <cell>12.397</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>5.377</cell>
 <cell>185.977</cell>
 <cell>20.000</cell>
 <cell>50.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_XTLOSC:CLKOUT</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>50.000</cell>
 <cell>20.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>GL1_20MHz</cell>
 <cell>1.777</cell>
 <cell>562.746</cell>
 <cell>50.000</cell>
 <cell>20.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>4.530</cell>
 <cell>9.184</cell>
</row>
<row>
 <cell>BIT_CLK</cell>
 <cell>2.941</cell>
 <cell>340.020</cell>
 <cell>200.000</cell>
 <cell>5.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
</table>
<text></text>
<table>
<header>
 <cell></cell>
 <cell>Min Delay (ns)</cell>
 <cell>Max Delay (ns)</cell>
</header>
<row>
 <cell>Input to Output</cell>
 <cell>6.007</cell>
 <cell>11.931</cell>
</row>
</table>
</section>
<section>
<name>Clock Domain GL0_163MHz</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[1]:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[1]:D</cell>
 <cell>0.310</cell>
 <cell>0.292</cell>
 <cell>1.438</cell>
 <cell>1.146</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:D</cell>
 <cell>0.305</cell>
 <cell>0.294</cell>
 <cell>1.438</cell>
 <cell>1.144</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[2]:CLK</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[3]:D</cell>
 <cell>0.305</cell>
 <cell>0.294</cell>
 <cell>1.437</cell>
 <cell>1.143</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:D</cell>
 <cell>0.313</cell>
 <cell>0.294</cell>
 <cell>1.455</cell>
 <cell>1.161</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:D</cell>
 <cell>0.305</cell>
 <cell>0.294</cell>
 <cell>1.455</cell>
 <cell>1.161</cell>
 <cell>0.000</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[1]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.438</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.146</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.292</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_163MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.120</cell>
 <cell>0.120</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>0.234</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB6:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.353</cell>
 <cell>0.587</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB6:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>0.792</cell>
 <cell>79</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[1]:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB6_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.336</cell>
 <cell>1.128</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>1.185</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[1]:D</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.253</cell>
 <cell>1.438</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.438</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_163MHz</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.120</cell>
 <cell>0.120</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>0.234</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB6:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.353</cell>
 <cell>0.587</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB6:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>0.792</cell>
 <cell>79</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[1]:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB6_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.354</cell>
 <cell>1.146</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[1]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.146</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.146</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>External Hold (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MANCHESTER_IN</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[0]:D</cell>
 <cell>3.996</cell>
 <cell></cell>
 <cell>3.996</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>-2.828</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MANCHESTER_IN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.996</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MANCHESTER_IN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MANCHESTER_IN_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>MANCHESTER_IN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MANCHESTER_IN_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.369</cell>
 <cell>1.369</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MANCHESTER_IN_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>MANCHESTER_IN_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>1.479</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MANCHESTER_IN_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.054</cell>
 <cell>1.533</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_manches_in[0]:B</cell>
 <cell>net</cell>
 <cell>MANCHESTER_IN_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.913</cell>
 <cell>3.446</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_manches_in[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.092</cell>
 <cell>3.538</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[0]:D</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_manches_in[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.458</cell>
 <cell>3.996</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.996</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_163MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.124</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.118</cell>
 <cell>N/C</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB6:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.364</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB6:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.211</cell>
 <cell>N/C</cell>
 <cell>79</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[0]:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB6_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.351</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[0]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[1]:ALn</cell>
 <cell>0.749</cell>
 <cell>0.731</cell>
 <cell>1.882</cell>
 <cell>1.151</cell>
 <cell>0.000</cell>
 <cell>-0.018</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_ShiftReg[0]:ALn</cell>
 <cell>0.749</cell>
 <cell>0.731</cell>
 <cell>1.882</cell>
 <cell>1.151</cell>
 <cell>0.000</cell>
 <cell>-0.018</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clock_adjust:ALn</cell>
 <cell>0.749</cell>
 <cell>0.731</cell>
 <cell>1.882</cell>
 <cell>1.151</cell>
 <cell>0.000</cell>
 <cell>-0.018</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[3]:ALn</cell>
 <cell>0.749</cell>
 <cell>0.731</cell>
 <cell>1.882</cell>
 <cell>1.151</cell>
 <cell>0.000</cell>
 <cell>-0.018</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[0]:ALn</cell>
 <cell>0.749</cell>
 <cell>0.731</cell>
 <cell>1.882</cell>
 <cell>1.151</cell>
 <cell>0.000</cell>
 <cell>-0.018</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[1]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.882</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.151</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.731</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_163MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.120</cell>
 <cell>0.120</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>0.234</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB6:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.353</cell>
 <cell>0.587</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB6:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>0.792</cell>
 <cell>79</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB6_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.341</cell>
 <cell>1.133</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.069</cell>
 <cell>1.202</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all_RNIB6KE:A</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/rx_packet_end_all</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.222</cell>
 <cell>1.424</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all_RNIB6KE:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.056</cell>
 <cell>1.480</cell>
 <cell>18</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[1]:ALn</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all_RNIB6KE</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.402</cell>
 <cell>1.882</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.882</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_163MHz</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.120</cell>
 <cell>0.120</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>0.234</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB7:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.351</cell>
 <cell>0.585</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB7:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>0.790</cell>
 <cell>49</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[1]:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB7_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.361</cell>
 <cell>1.151</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[1]:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.151</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.151</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1 to GL0_163MHz</name>
<text>No Path</text>
</section>
<section>
<name>SET CommsFPGA_top_0/BIT_CLK:Q to GL0_163MHz</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[7]:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[7]:D</cell>
 <cell>0.514</cell>
 <cell>1.845</cell>
 <cell>2.995</cell>
 <cell>1.150</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[4]:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[4]:D</cell>
 <cell>0.504</cell>
 <cell>1.848</cell>
 <cell>2.992</cell>
 <cell>1.144</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[0]:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[0]:D</cell>
 <cell>0.513</cell>
 <cell>1.858</cell>
 <cell>3.002</cell>
 <cell>1.144</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[6]:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[6]:D</cell>
 <cell>0.558</cell>
 <cell>1.868</cell>
 <cell>3.016</cell>
 <cell>1.148</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[1]:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[1]:D</cell>
 <cell>0.557</cell>
 <cell>1.897</cell>
 <cell>3.046</cell>
 <cell>1.149</cell>
 <cell>0.000</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[7]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[7]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.995</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.150</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.845</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.322</cell>
 <cell>1.322</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.239</cell>
 <cell>1.561</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB6:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>1.935</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB6:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>2.140</cell>
 <cell>12</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[7]:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB6_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.341</cell>
 <cell>2.481</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[7]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.069</cell>
 <cell>2.550</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[7]:D</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[7]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.445</cell>
 <cell>2.995</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.995</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_163MHz</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.120</cell>
 <cell>0.120</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>0.234</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB5:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.353</cell>
 <cell>0.587</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB5:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>0.792</cell>
 <cell>69</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[7]:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB5_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.358</cell>
 <cell>1.150</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[7]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.150</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.150</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET GL0_71MHz to GL0_163MHz</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray[12]:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int[12]:D</cell>
 <cell>0.313</cell>
 <cell>0.307</cell>
 <cell>1.455</cell>
 <cell>1.148</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray[3]:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:D</cell>
 <cell>0.311</cell>
 <cell>0.337</cell>
 <cell>1.469</cell>
 <cell>1.132</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP:CLK</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[0]:D</cell>
 <cell>0.391</cell>
 <cell>0.375</cell>
 <cell>1.532</cell>
 <cell>1.157</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray[13]:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int[13]:D</cell>
 <cell>0.388</cell>
 <cell>0.396</cell>
 <cell>1.558</cell>
 <cell>1.162</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray[1]:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:D</cell>
 <cell>0.384</cell>
 <cell>0.411</cell>
 <cell>1.542</cell>
 <cell>1.131</cell>
 <cell>0.000</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray[12]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int[12]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.455</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.148</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.307</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_71MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>0.123</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>0.237</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.376</cell>
 <cell>0.613</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>0.818</cell>
 <cell>24</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray[12]:CLK</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.324</cell>
 <cell>1.142</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray[12]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>1.199</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int[12]:D</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[12]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.256</cell>
 <cell>1.455</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.455</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_163MHz</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.120</cell>
 <cell>0.120</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>0.234</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB5:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.353</cell>
 <cell>0.587</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB5:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>0.792</cell>
 <cell>69</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int[12]:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB5_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.356</cell>
 <cell>1.148</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int[12]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.148</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.148</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET GL1_20MHz to GL0_163MHz</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell>CommsFPGA_top_0/BIT_CLK:D</cell>
 <cell>0.384</cell>
 <cell>0.384</cell>
 <cell>2.581</cell>
 <cell>2.197</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>0.450</cell>
 <cell>0.440</cell>
 <cell>2.647</cell>
 <cell>2.207</cell>
 <cell>0.000</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/BIT_CLK:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.581</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.197</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.384</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.080</cell>
 <cell>1.080</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>1.203</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>1.317</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.357</cell>
 <cell>1.674</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.206</cell>
 <cell>1.880</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0_GL1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>2.197</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.069</cell>
 <cell>2.266</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_RNO:A</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.039</cell>
 <cell>2.305</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_RNO:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.229</cell>
 <cell>2.534</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:D</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_i_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.047</cell>
 <cell>2.581</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.581</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.080</cell>
 <cell>1.080</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>1.203</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>1.317</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.357</cell>
 <cell>1.674</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.206</cell>
 <cell>1.880</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0_GL1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>2.197</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.197</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.197</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:CLK</cell>
 <cell>MANCH_OUT_P</cell>
 <cell>4.213</cell>
 <cell></cell>
 <cell>6.410</cell>
 <cell></cell>
 <cell>6.410</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:CLK</cell>
 <cell>MANCH_OUT_N</cell>
 <cell>4.474</cell>
 <cell></cell>
 <cell>6.671</cell>
 <cell></cell>
 <cell>6.671</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MANCH_OUT_P</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.410</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.080</cell>
 <cell>1.080</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>1.203</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>1.317</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.357</cell>
 <cell>1.674</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.206</cell>
 <cell>1.880</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0_GL1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>2.197</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>2.254</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MANCH_OUT_P_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>MANCH_OUT_P_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.530</cell>
 <cell>4.784</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MANCH_OUT_P_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.229</cell>
 <cell>5.013</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MANCH_OUT_P_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>MANCH_OUT_P_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.189</cell>
 <cell>5.202</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MANCH_OUT_P_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>1.208</cell>
 <cell>6.410</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MANCH_OUT_P</cell>
 <cell>net</cell>
 <cell>MANCH_OUT_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>6.410</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.410</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.080</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MANCH_OUT_P</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET GL0_71MHz to CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>CommsFPGA_top_0/BIT_CLK:ALn</cell>
 <cell>2.954</cell>
 <cell>2.000</cell>
 <cell>4.207</cell>
 <cell>2.207</cell>
 <cell></cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/BIT_CLK:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.207</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.207</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_71MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>0.123</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>0.237</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.378</cell>
 <cell>0.615</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>0.820</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.270</cell>
 <cell>1.090</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.136</cell>
 <cell>1.226</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/CLK_BASE_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.027</cell>
 <cell>1.253</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_RXD_MGPIO28B_H2F_B</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:MSS_060_IP</cell>
 <cell>+</cell>
 <cell>0.672</cell>
 <cell>1.925</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/bd_reset:A</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0_GPIO_28_SW_RESET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.898</cell>
 <cell>2.823</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/bd_reset:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.065</cell>
 <cell>2.888</cell>
 <cell>14</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:ALn</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/bd_reset</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.319</cell>
 <cell>4.207</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.207</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.080</cell>
 <cell>1.080</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>1.203</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>1.317</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.357</cell>
 <cell>1.674</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.206</cell>
 <cell>1.880</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0_GL1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.327</cell>
 <cell>2.207</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.207</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.207</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET CommsFPGA_top_0/BIT_CLK:Q to CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>0.581</cell>
 <cell>0.840</cell>
 <cell>3.047</cell>
 <cell>2.207</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_PostAmble_d1:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>0.685</cell>
 <cell>0.938</cell>
 <cell>3.145</cell>
 <cell>2.207</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[7]:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>0.767</cell>
 <cell>1.023</cell>
 <cell>3.230</cell>
 <cell>2.207</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>0.784</cell>
 <cell>1.056</cell>
 <cell>3.263</cell>
 <cell>2.207</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_DataEn:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>0.926</cell>
 <cell>1.205</cell>
 <cell>3.412</cell>
 <cell>2.207</cell>
 <cell>0.000</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.047</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.207</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.840</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.322</cell>
 <cell>1.322</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.239</cell>
 <cell>1.561</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB5:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.375</cell>
 <cell>1.936</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB5:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.206</cell>
 <cell>2.142</cell>
 <cell>18</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB5_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.324</cell>
 <cell>2.466</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>2.523</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MAN_OUT_DATA_PROC.un19_tx_dataen:B</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.034</cell>
 <cell>2.557</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MAN_OUT_DATA_PROC.un19_tx_dataen:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.197</cell>
 <cell>2.754</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_a5:C</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/un19_tx_dataen</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.063</cell>
 <cell>2.817</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_a5:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>2.881</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0:D</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_547</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.062</cell>
 <cell>2.943</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.056</cell>
 <cell>2.999</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_OUT_5</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.048</cell>
 <cell>3.047</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.047</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.080</cell>
 <cell>1.080</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>1.203</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>1.317</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.357</cell>
 <cell>1.674</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.206</cell>
 <cell>1.880</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0_GL1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.327</cell>
 <cell>2.207</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.207</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.207</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET GL1_20MHz to CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell>CommsFPGA_top_0/BIT_CLK:D</cell>
 <cell>0.384</cell>
 <cell>-1.506</cell>
 <cell>0.701</cell>
 <cell>2.207</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>0.450</cell>
 <cell>-1.440</cell>
 <cell>0.767</cell>
 <cell>2.207</cell>
 <cell>0.000</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/BIT_CLK:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.701</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.197</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-1.496</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL1_20MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0_GL1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>0.317</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.069</cell>
 <cell>0.386</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_RNO:A</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.039</cell>
 <cell>0.425</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_RNO:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.229</cell>
 <cell>0.654</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:D</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_i_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.047</cell>
 <cell>0.701</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.701</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.080</cell>
 <cell>1.080</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>1.203</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>1.317</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.357</cell>
 <cell>1.674</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.206</cell>
 <cell>1.880</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0_GL1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>2.197</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.197</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.197</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain CommsFPGA_top_0/BIT_CLK:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r[4]:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[7]</cell>
 <cell>0.515</cell>
 <cell>0.273</cell>
 <cell>2.997</cell>
 <cell>2.724</cell>
 <cell>0.176</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:D</cell>
 <cell>0.309</cell>
 <cell>0.290</cell>
 <cell>2.795</cell>
 <cell>2.505</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:D</cell>
 <cell>0.309</cell>
 <cell>0.291</cell>
 <cell>2.789</cell>
 <cell>2.498</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[1]:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[1]:D</cell>
 <cell>0.306</cell>
 <cell>0.295</cell>
 <cell>2.795</cell>
 <cell>2.500</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:D</cell>
 <cell>0.315</cell>
 <cell>0.296</cell>
 <cell>2.800</cell>
 <cell>2.504</cell>
 <cell>0.000</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r[4]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[7]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.997</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.724</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.273</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.322</cell>
 <cell>1.322</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.239</cell>
 <cell>1.561</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.375</cell>
 <cell>1.936</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB0:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.206</cell>
 <cell>2.142</cell>
 <cell>14</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r[4]:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB0_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.340</cell>
 <cell>2.482</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r[4]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.069</cell>
 <cell>2.551</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_16:C</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/fifo_MEMRADDR[4]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.291</cell>
 <cell>2.842</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_16:IPC</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2_IP_BC</cell>
 <cell>+</cell>
 <cell>0.133</cell>
 <cell>2.975</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[7]</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/A_ADDR_net[7]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.022</cell>
 <cell>2.997</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.997</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.322</cell>
 <cell>1.322</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.239</cell>
 <cell>1.561</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.377</cell>
 <cell>1.938</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.206</cell>
 <cell>2.144</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_0:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.315</cell>
 <cell>2.459</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_0:IPCLKn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE_IP_CLK</cell>
 <cell>+</cell>
 <cell>0.038</cell>
 <cell>2.497</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/A_CLK_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>2.548</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[7]</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:RAM1K18_IP</cell>
 <cell>+</cell>
 <cell>0.176</cell>
 <cell>2.724</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.724</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out:CLK</cell>
 <cell>DEBOUNCE_OUT_2</cell>
 <cell>3.571</cell>
 <cell></cell>
 <cell>6.044</cell>
 <cell></cell>
 <cell>6.044</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out:CLK</cell>
 <cell>DEBOUNCE_OUT_1</cell>
 <cell>3.707</cell>
 <cell></cell>
 <cell>6.182</cell>
 <cell></cell>
 <cell>6.182</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CommsFPGA_top_0/N_480_set:CLK</cell>
 <cell>DEBOUNCE_OUT_2</cell>
 <cell>3.886</cell>
 <cell></cell>
 <cell>6.336</cell>
 <cell></cell>
 <cell>6.336</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_Enable:CLK</cell>
 <cell>DRVR_EN</cell>
 <cell>4.065</cell>
 <cell></cell>
 <cell>6.538</cell>
 <cell></cell>
 <cell>6.538</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CommsFPGA_top_0/N_480_set:CLK</cell>
 <cell>DEBOUNCE_OUT_1</cell>
 <cell>4.168</cell>
 <cell></cell>
 <cell>6.618</cell>
 <cell></cell>
 <cell>6.618</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: DEBOUNCE_OUT_2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.044</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.322</cell>
 <cell>1.322</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.239</cell>
 <cell>1.561</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB11:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.379</cell>
 <cell>1.940</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB11:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>2.145</cell>
 <cell>17</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB11_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.328</cell>
 <cell>2.473</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>2.530</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out_RNIEEKQ:C</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_OUT_2_crs</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.204</cell>
 <cell>2.734</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out_RNIEEKQ:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.103</cell>
 <cell>2.837</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DEBOUNCE_OUT_2_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>DEBOUNCE_OUT_2_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.682</cell>
 <cell>4.519</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DEBOUNCE_OUT_2_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.229</cell>
 <cell>4.748</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DEBOUNCE_OUT_2_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>DEBOUNCE_OUT_2_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>4.856</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DEBOUNCE_OUT_2_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>1.188</cell>
 <cell>6.044</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DEBOUNCE_OUT_2</cell>
 <cell>net</cell>
 <cell>DEBOUNCE_OUT_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>6.044</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.044</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DEBOUNCE_OUT_2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[11]:ALn</cell>
 <cell>2.142</cell>
 <cell>2.128</cell>
 <cell>4.627</cell>
 <cell>2.499</cell>
 <cell>0.000</cell>
 <cell>-0.014</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[3]:ALn</cell>
 <cell>2.142</cell>
 <cell>2.129</cell>
 <cell>4.627</cell>
 <cell>2.498</cell>
 <cell>0.000</cell>
 <cell>-0.013</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[1]:ALn</cell>
 <cell>2.142</cell>
 <cell>2.129</cell>
 <cell>4.627</cell>
 <cell>2.498</cell>
 <cell>0.000</cell>
 <cell>-0.013</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[1]:ALn</cell>
 <cell>2.142</cell>
 <cell>2.129</cell>
 <cell>4.627</cell>
 <cell>2.498</cell>
 <cell>0.000</cell>
 <cell>-0.013</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[0]:ALn</cell>
 <cell>2.142</cell>
 <cell>2.129</cell>
 <cell>4.627</cell>
 <cell>2.498</cell>
 <cell>0.000</cell>
 <cell>-0.013</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/long_reset:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[11]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.627</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.499</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.128</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.322</cell>
 <cell>1.322</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.239</cell>
 <cell>1.561</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.375</cell>
 <cell>1.936</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>2.141</cell>
 <cell>10</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB1_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.344</cell>
 <cell>2.485</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/long_reset:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.069</cell>
 <cell>2.554</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2:B</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/long_reset_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.698</cell>
 <cell>3.252</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.134</cell>
 <cell>3.386</cell>
 <cell>18</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un2_debounce_in:A</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.689</cell>
 <cell>4.075</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un2_debounce_in:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.065</cell>
 <cell>4.140</cell>
 <cell>10</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[11]:ALn</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un2_debounce_in_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.487</cell>
 <cell>4.627</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.627</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.322</cell>
 <cell>1.322</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.239</cell>
 <cell>1.561</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB11:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.379</cell>
 <cell>1.940</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB11:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>2.145</cell>
 <cell>17</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[11]:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB11_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.354</cell>
 <cell>2.499</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[11]:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.499</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.499</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>External Removal (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>DEBOUNCE_IN[1]</cell>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[3]:ALn</cell>
 <cell>3.813</cell>
 <cell></cell>
 <cell>3.813</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>-1.245</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>DEBOUNCE_IN[1]</cell>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[1]:ALn</cell>
 <cell>3.813</cell>
 <cell></cell>
 <cell>3.813</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>-1.245</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>DEBOUNCE_IN[1]</cell>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[0]:ALn</cell>
 <cell>3.813</cell>
 <cell></cell>
 <cell>3.813</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>-1.245</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>DEBOUNCE_IN[1]</cell>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[1]:ALn</cell>
 <cell>3.813</cell>
 <cell></cell>
 <cell>3.813</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>-1.245</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>DEBOUNCE_IN[1]</cell>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[11]:ALn</cell>
 <cell>3.813</cell>
 <cell></cell>
 <cell>3.813</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>-1.245</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: DEBOUNCE_IN[1]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[3]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.813</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DEBOUNCE_IN[1]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DEBOUNCE_IN_ibuf[1]/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>DEBOUNCE_IN[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DEBOUNCE_IN_ibuf[1]/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.364</cell>
 <cell>1.364</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DEBOUNCE_IN_ibuf[1]/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>DEBOUNCE_IN_ibuf[1]/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.055</cell>
 <cell>1.419</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DEBOUNCE_IN_ibuf[1]/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.054</cell>
 <cell>1.473</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un2_debounce_in:B</cell>
 <cell>net</cell>
 <cell>DEBOUNCE_IN_c[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.866</cell>
 <cell>3.339</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un2_debounce_in:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.103</cell>
 <cell>3.442</cell>
 <cell>10</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[3]:ALn</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un2_debounce_in_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.371</cell>
 <cell>3.813</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.813</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.363</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.247</cell>
 <cell>N/C</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB12:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.391</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB12:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.211</cell>
 <cell>N/C</cell>
 <cell>17</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[3]:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB12_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.356</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[3]:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET GL0_163MHz to CommsFPGA_top_0/BIT_CLK:Q</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s:D</cell>
 <cell>1.584</cell>
 <cell>0.228</cell>
 <cell>2.719</cell>
 <cell>2.491</cell>
 <cell>0.000</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.719</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.491</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.228</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_163MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.120</cell>
 <cell>0.120</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>0.234</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB5:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.353</cell>
 <cell>0.587</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB5:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>0.792</cell>
 <cell>69</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB5_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.343</cell>
 <cell>1.135</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.069</cell>
 <cell>1.204</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s_CFG1C_TEST1:A</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.386</cell>
 <cell>1.590</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s_CFG1C_TEST1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1C_TEST</cell>
 <cell>+</cell>
 <cell>0.134</cell>
 <cell>1.724</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s_CFG1C_TEST0:A</cell>
 <cell>net</cell>
 <cell>mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s_CFG1C_TEST_net1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.147</cell>
 <cell>1.871</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s_CFG1C_TEST0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1C_TEST</cell>
 <cell>+</cell>
 <cell>0.134</cell>
 <cell>2.005</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s_CFG1C_TEST:A</cell>
 <cell>net</cell>
 <cell>mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s_CFG1C_TEST_net0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.146</cell>
 <cell>2.151</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s_CFG1C_TEST:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1C_TEST</cell>
 <cell>+</cell>
 <cell>0.134</cell>
 <cell>2.285</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s:D</cell>
 <cell>net</cell>
 <cell>mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s_CFG1C_TEST_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.434</cell>
 <cell>2.719</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.719</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.322</cell>
 <cell>1.322</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.239</cell>
 <cell>1.561</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB5:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.375</cell>
 <cell>1.936</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB5:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>2.141</cell>
 <cell>10</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB5_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.350</cell>
 <cell>2.491</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.491</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.491</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET GL0_71MHz to CommsFPGA_top_0/BIT_CLK:Q</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray[4]:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:D</cell>
 <cell>1.341</cell>
 <cell>0.011</cell>
 <cell>2.508</cell>
 <cell>2.497</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray[8]:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:D</cell>
 <cell>1.359</cell>
 <cell>0.056</cell>
 <cell>2.534</cell>
 <cell>2.478</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray[3]:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:D</cell>
 <cell>1.400</cell>
 <cell>0.070</cell>
 <cell>2.575</cell>
 <cell>2.505</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray[11]:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:D</cell>
 <cell>1.406</cell>
 <cell>0.077</cell>
 <cell>2.573</cell>
 <cell>2.496</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray[0]:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:D</cell>
 <cell>1.410</cell>
 <cell>0.089</cell>
 <cell>2.585</cell>
 <cell>2.496</cell>
 <cell>0.000</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray[4]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.508</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.497</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.011</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_71MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>0.123</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>0.237</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.376</cell>
 <cell>0.613</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.206</cell>
 <cell>0.819</cell>
 <cell>12</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray[4]:CLK</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.348</cell>
 <cell>1.167</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray[4]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.069</cell>
 <cell>1.236</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]_CFG1C_TEST1:A</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[4]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.389</cell>
 <cell>1.625</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]_CFG1C_TEST1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1C_TEST</cell>
 <cell>+</cell>
 <cell>0.134</cell>
 <cell>1.759</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]_CFG1C_TEST0:A</cell>
 <cell>net</cell>
 <cell>mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]_CFG1C_TEST_net1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.148</cell>
 <cell>1.907</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]_CFG1C_TEST0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1C_TEST</cell>
 <cell>+</cell>
 <cell>0.134</cell>
 <cell>2.041</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]_CFG1C_TEST:A</cell>
 <cell>net</cell>
 <cell>mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]_CFG1C_TEST_net0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>2.184</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]_CFG1C_TEST:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1C_TEST</cell>
 <cell>+</cell>
 <cell>0.134</cell>
 <cell>2.318</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:D</cell>
 <cell>net</cell>
 <cell>mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]_CFG1C_TEST_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.190</cell>
 <cell>2.508</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.508</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.322</cell>
 <cell>1.322</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.239</cell>
 <cell>1.561</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB2:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.377</cell>
 <cell>1.938</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB2:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.206</cell>
 <cell>2.144</cell>
 <cell>36</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB2_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.353</cell>
 <cell>2.497</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.497</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.497</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET BIT_CLK to CommsFPGA_top_0/BIT_CLK:Q</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[5]:D</cell>
 <cell>2.322</cell>
 <cell>0.226</cell>
 <cell>2.724</cell>
 <cell>2.498</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[4]:D</cell>
 <cell>2.349</cell>
 <cell>0.259</cell>
 <cell>2.751</cell>
 <cell>2.492</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[2]:D</cell>
 <cell>2.379</cell>
 <cell>0.283</cell>
 <cell>2.781</cell>
 <cell>2.498</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[6]:D</cell>
 <cell>2.420</cell>
 <cell>0.319</cell>
 <cell>2.822</cell>
 <cell>2.503</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[3]:D</cell>
 <cell>2.472</cell>
 <cell>0.376</cell>
 <cell>2.874</cell>
 <cell>2.498</cell>
 <cell>0.000</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[5]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.724</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.498</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.226</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>BIT_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1:YL</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_0:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.315</cell>
 <cell>0.315</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_0:IPCLKn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE_IP_CLK</cell>
 <cell>+</cell>
 <cell>0.038</cell>
 <cell>0.353</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/A_CLK_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.049</cell>
 <cell>0.402</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[5]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RAM1K18_IP</cell>
 <cell>+</cell>
 <cell>1.381</cell>
 <cell>1.783</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[5]_CFG1A_TEST:A</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_int[5]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.450</cell>
 <cell>2.233</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[5]_CFG1A_TEST:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1A_TEST</cell>
 <cell>+</cell>
 <cell>0.056</cell>
 <cell>2.289</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[5]:D</cell>
 <cell>net</cell>
 <cell>mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[5]_CFG1A_TEST_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.435</cell>
 <cell>2.724</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.724</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.322</cell>
 <cell>1.322</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.239</cell>
 <cell>1.561</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB3:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.375</cell>
 <cell>1.936</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB3:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.206</cell>
 <cell>2.142</cell>
 <cell>11</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[5]:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB3_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.356</cell>
 <cell>2.498</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[5]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.498</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.498</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/overflow_r:Q</name>
<text>Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CommsFPGA_top_0/N_480_rs_4:CLK</text>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/underflow_r:Q</name>
<text>Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CommsFPGA_top_0/N_480_rs_3:CLK</text>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/overflow_r:Q</name>
<text>Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CommsFPGA_top_0/N_480_rs_2:CLK</text>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/underflow_r:Q</name>
<text>Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CommsFPGA_top_0/N_480_rs_1:CLK</text>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error:Q</name>
<text>Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CommsFPGA_top_0/N_480_rs:CLK</text>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt:Q</name>
<text>Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR.un15_apb3_reset_rs:CLK</text>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_collision_detect:Q</name>
<text>Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/hold_collision:CLK</text>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain CommsFPGA_top_0/long_reset:Q</name>
<text>Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB11:An</text>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un3_debounce_in_rs:CLK</cell>
 <cell>DEBOUNCE_OUT_2</cell>
 <cell>3.631</cell>
 <cell></cell>
 <cell>7.370</cell>
 <cell></cell>
 <cell>7.370</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un3_debounce_in_rs:CLK</cell>
 <cell>DEBOUNCE_OUT_1</cell>
 <cell>3.694</cell>
 <cell></cell>
 <cell>7.441</cell>
 <cell></cell>
 <cell>7.441</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un3_debounce_in_rs:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: DEBOUNCE_OUT_2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.370</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/long_reset:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/long_reset:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2:B</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/long_reset_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.698</cell>
 <cell>0.698</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.134</cell>
 <cell>0.832</cell>
 <cell>18</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.805</cell>
 <cell>2.637</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.250</cell>
 <cell>2.887</cell>
 <cell>15</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB12:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>3.261</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB12:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.158</cell>
 <cell>3.419</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un3_debounce_in_rs:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB12_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.320</cell>
 <cell>3.739</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un3_debounce_in_rs:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>3.796</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out_RNIEEKQ:A</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_in_rs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.236</cell>
 <cell>4.032</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out_RNIEEKQ:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.131</cell>
 <cell>4.163</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DEBOUNCE_OUT_2_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>DEBOUNCE_OUT_2_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.682</cell>
 <cell>5.845</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DEBOUNCE_OUT_2_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.229</cell>
 <cell>6.074</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DEBOUNCE_OUT_2_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>DEBOUNCE_OUT_2_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>6.182</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DEBOUNCE_OUT_2_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>1.188</cell>
 <cell>7.370</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DEBOUNCE_OUT_2</cell>
 <cell>net</cell>
 <cell>DEBOUNCE_OUT_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>7.370</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.370</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/long_reset:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/long_reset:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DEBOUNCE_OUT_2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain MAC_MII_RX_CLK</name>
<text>Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin MAC_MII_RX_CLK_ibuf/U0/U_IOPAD:PAD</text>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>External Hold (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MAC_MII_RX_DV</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RX_DVF</cell>
 <cell>4.575</cell>
 <cell></cell>
 <cell>4.575</cell>
 <cell></cell>
 <cell>0.089</cell>
 <cell>0.241</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>MAC_MII_RXD[0]</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RXDF[0]</cell>
 <cell>4.608</cell>
 <cell></cell>
 <cell>4.608</cell>
 <cell></cell>
 <cell>0.085</cell>
 <cell>0.204</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>MAC_MII_RXD[1]</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RXDF[1]</cell>
 <cell>4.642</cell>
 <cell></cell>
 <cell>4.642</cell>
 <cell></cell>
 <cell>0.050</cell>
 <cell>0.135</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>MAC_MII_RXD[2]</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RXDF[2]</cell>
 <cell>4.623</cell>
 <cell></cell>
 <cell>4.623</cell>
 <cell></cell>
 <cell>0.031</cell>
 <cell>0.135</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>MAC_MII_RXD[3]</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RXDF[3]</cell>
 <cell>4.644</cell>
 <cell></cell>
 <cell>4.644</cell>
 <cell></cell>
 <cell>0.032</cell>
 <cell>0.115</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MAC_MII_RX_DV</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RX_DVF</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.575</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MAC_MII_RX_DV</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MAC_MII_RX_DV_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>MAC_MII_RX_DV</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MAC_MII_RX_DV_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.364</cell>
 <cell>1.364</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MAC_MII_RX_DV_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>MAC_MII_RX_DV_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.032</cell>
 <cell>1.396</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MAC_MII_RX_DV_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.054</cell>
 <cell>1.450</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:A</cell>
 <cell>net</cell>
 <cell>MAC_MII_RX_DV_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.975</cell>
 <cell>4.425</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:IPA</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.126</cell>
 <cell>4.551</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RX_DVF</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/RX_DVF_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.024</cell>
 <cell>4.575</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.575</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MAC_MII_RX_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MAC_MII_RX_CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MAC_MII_RX_CLK_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>MAC_MII_RX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MAC_MII_RX_CLK_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.411</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MAC_MII_RX_CLK_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>MAC_MII_RX_CLK_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.005</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MAC_MII_RX_CLK_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.055</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:A</cell>
 <cell>net</cell>
 <cell>MAC_MII_RX_CLK_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.068</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPA</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.130</cell>
 <cell>N/C</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RX_CLKPF</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/RX_CLKPF_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RX_DVF</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:MSS_060_IP</cell>
 <cell>+</cell>
 <cell>0.089</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain MAC_MII_TX_CLK</name>
<text>Info: The maximum frequency of this clock domain is limited by the period of pin m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:TX_CLKPF</text>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:TX_CLKPF</cell>
 <cell>MAC_MII_TXD[0]</cell>
 <cell>5.714</cell>
 <cell></cell>
 <cell>10.675</cell>
 <cell></cell>
 <cell>10.675</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:TX_CLKPF</cell>
 <cell>MAC_MII_TXD[1]</cell>
 <cell>6.055</cell>
 <cell></cell>
 <cell>11.016</cell>
 <cell></cell>
 <cell>11.016</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:TX_CLKPF</cell>
 <cell>MAC_MII_TX_EN</cell>
 <cell>6.089</cell>
 <cell></cell>
 <cell>11.050</cell>
 <cell></cell>
 <cell>11.050</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:TX_CLKPF</cell>
 <cell>MAC_MII_TXD[3]</cell>
 <cell>6.105</cell>
 <cell></cell>
 <cell>11.066</cell>
 <cell></cell>
 <cell>11.066</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:TX_CLKPF</cell>
 <cell>MAC_MII_TXD[2]</cell>
 <cell>6.278</cell>
 <cell></cell>
 <cell>11.239</cell>
 <cell></cell>
 <cell>11.239</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:TX_CLKPF</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MAC_MII_TXD[0]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.675</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MAC_MII_TX_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MAC_MII_TX_CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MAC_MII_TX_CLK_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>MAC_MII_TX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MAC_MII_TX_CLK_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.369</cell>
 <cell>1.369</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MAC_MII_TX_CLK_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>MAC_MII_TX_CLK_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.005</cell>
 <cell>1.374</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MAC_MII_TX_CLK_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.054</cell>
 <cell>1.428</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:A</cell>
 <cell>net</cell>
 <cell>MAC_MII_TX_CLK_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.372</cell>
 <cell>4.800</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:IPA</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.126</cell>
 <cell>4.926</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:TX_CLKPF</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/TX_CLKPF_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.035</cell>
 <cell>4.961</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:TXDF[0]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:MSS_060_IP</cell>
 <cell>+</cell>
 <cell>1.045</cell>
 <cell>6.006</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MAC_MII_TXD_obuf[0]/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>MAC_MII_TXD_c[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.214</cell>
 <cell>9.220</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MAC_MII_TXD_obuf[0]/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.229</cell>
 <cell>9.449</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MAC_MII_TXD_obuf[0]/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>MAC_MII_TXD_obuf[0]/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.038</cell>
 <cell>9.487</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MAC_MII_TXD_obuf[0]/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>1.188</cell>
 <cell>10.675</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MAC_MII_TXD[0]</cell>
 <cell>net</cell>
 <cell>MAC_MII_TXD[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>10.675</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.675</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MAC_MII_TX_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MAC_MII_TX_CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MAC_MII_TXD[0]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain SPI_1_CLK[0]</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>External Hold (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>SPI_1_DI_OTH</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SDI_F2H_SCP</cell>
 <cell>3.744</cell>
 <cell></cell>
 <cell>3.744</cell>
 <cell></cell>
 <cell>0.123</cell>
 <cell>-0.369</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>ID_RES[3]</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SDI_F2H_SCP</cell>
 <cell>3.928</cell>
 <cell></cell>
 <cell>3.928</cell>
 <cell></cell>
 <cell>0.123</cell>
 <cell>-0.553</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>SPI_1_SS0_OTH[0]</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS0_F2H_SCP</cell>
 <cell>3.871</cell>
 <cell></cell>
 <cell>3.871</cell>
 <cell></cell>
 <cell>-0.149</cell>
 <cell>-0.768</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>ID_RES[1]</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SDI_F2H_SCP</cell>
 <cell>4.196</cell>
 <cell></cell>
 <cell>4.196</cell>
 <cell></cell>
 <cell>0.123</cell>
 <cell>-0.821</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>ID_RES[3]</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS0_F2H_SCP</cell>
 <cell>3.926</cell>
 <cell></cell>
 <cell>3.926</cell>
 <cell></cell>
 <cell>-0.149</cell>
 <cell>-0.823</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: SPI_1_DI_OTH</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SDI_F2H_SCP</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.744</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SPI_1_DI_OTH</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>SPI_1_DI_OTH_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>SPI_1_DI_OTH</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>SPI_1_DI_OTH_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.389</cell>
 <cell>1.389</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>SPI_1_DI_OTH_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>SPI_1_DI_OTH_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.090</cell>
 <cell>1.479</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>SPI_1_DI_OTH_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>1.537</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/SPI_1_DI_MX:A</cell>
 <cell>net</cell>
 <cell>SPI_1_DI_OTH_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.824</cell>
 <cell>2.361</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/SPI_1_DI_MX:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.105</cell>
 <cell>2.466</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:A</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/SPI_1_DI</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.115</cell>
 <cell>3.581</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:IPA</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.127</cell>
 <cell>3.708</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SDI_F2H_SCP</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/SPI1_SDI_F2H_SCP_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.036</cell>
 <cell>3.744</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.744</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SPI_1_CLK[0]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SPI_1_CLK[0]</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CAM_SPI_1_CLK/U0_0/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>SPI_1_CLK[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CAM_SPI_1_CLK/U0_0/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_BI</cell>
 <cell>+</cell>
 <cell>1.406</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CAM_SPI_1_CLK/U0_0/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CAM_SPI_1_CLK/U0_0/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.095</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CAM_SPI_1_CLK/U0_0/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.055</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:B</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CAM_SPI_1_CLK_Y[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.511</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:IPB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.140</cell>
 <cell>N/C</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_CLK_IN</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/SPI1_CLK_IN_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.045</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SDI_F2H_SCP</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:MSS_060_IP</cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain GL0_71MHz</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r[6]:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[7]</cell>
 <cell>0.523</cell>
 <cell>0.271</cell>
 <cell>1.669</cell>
 <cell>1.398</cell>
 <cell>0.176</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_q1:CLK</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base:D</cell>
 <cell>0.303</cell>
 <cell>0.288</cell>
 <cell>1.450</cell>
 <cell>1.162</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:CLK</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:D</cell>
 <cell>0.305</cell>
 <cell>0.289</cell>
 <cell>1.451</cell>
 <cell>1.162</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/ddr_settled_q1:CLK</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/ddr_settled_clk_base:D</cell>
 <cell>0.305</cell>
 <cell>0.294</cell>
 <cell>1.462</cell>
 <cell>1.168</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:D</cell>
 <cell>0.313</cell>
 <cell>0.294</cell>
 <cell>1.480</cell>
 <cell>1.186</cell>
 <cell>0.000</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r[6]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[7]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.669</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.398</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.271</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_71MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>0.123</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>0.237</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.376</cell>
 <cell>0.613</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>0.818</cell>
 <cell>13</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r[6]:CLK</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.328</cell>
 <cell>1.146</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r[6]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.069</cell>
 <cell>1.215</cell>
 <cell>7</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_16:C</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/fifo_MEMRADDR[6]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.299</cell>
 <cell>1.514</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_16:IPC</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2_IP_BC</cell>
 <cell>+</cell>
 <cell>0.133</cell>
 <cell>1.647</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[7]</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/A_ADDR_net[7]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.022</cell>
 <cell>1.669</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.669</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_71MHz</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>0.123</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>0.237</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.376</cell>
 <cell>0.613</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>0.818</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_0:CLK</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.315</cell>
 <cell>1.133</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_0:IPCLKn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE_IP_CLK</cell>
 <cell>+</cell>
 <cell>0.038</cell>
 <cell>1.171</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/A_CLK_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>1.222</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[7]</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:RAM1K18_IP</cell>
 <cell>+</cell>
 <cell>0.176</cell>
 <cell>1.398</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.398</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>External Hold (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MMUART_0_RXD_F2M</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_RXD_F2H_SCP</cell>
 <cell>2.842</cell>
 <cell></cell>
 <cell>2.842</cell>
 <cell></cell>
 <cell>-0.132</cell>
 <cell>-1.682</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>GPIO_1_BI[0]</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO1A_F2H_GPIN</cell>
 <cell>2.806</cell>
 <cell></cell>
 <cell>2.806</cell>
 <cell></cell>
 <cell>-0.460</cell>
 <cell>-1.974</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>GPIO_6_PAD[0]</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO6A_F2H_GPIN</cell>
 <cell>2.789</cell>
 <cell></cell>
 <cell>2.789</cell>
 <cell></cell>
 <cell>-0.480</cell>
 <cell>-1.977</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>GPIO_7_PADI[0]</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO7A_F2H_GPIN</cell>
 <cell>2.813</cell>
 <cell></cell>
 <cell>2.813</cell>
 <cell></cell>
 <cell>-0.573</cell>
 <cell>-2.094</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>ID_RES[3]</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO10A_F2H_GPIN</cell>
 <cell>3.102</cell>
 <cell></cell>
 <cell>3.102</cell>
 <cell></cell>
 <cell>-0.390</cell>
 <cell>-2.200</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MMUART_0_RXD_F2M</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_RXD_F2H_SCP</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.842</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MMUART_0_RXD_F2M</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MMUART_0_RXD_F2M_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>MMUART_0_RXD_F2M</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MMUART_0_RXD_F2M_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.384</cell>
 <cell>1.384</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MMUART_0_RXD_F2M_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>MMUART_0_RXD_F2M_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.216</cell>
 <cell>1.600</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MMUART_0_RXD_F2M_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>1.658</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:A</cell>
 <cell>net</cell>
 <cell>MMUART_0_RXD_F2M_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.019</cell>
 <cell>2.677</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:IPA</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.127</cell>
 <cell>2.804</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_RXD_F2H_SCP</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/MMUART0_RXD_F2H_SCP_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.038</cell>
 <cell>2.842</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.842</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_71MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.126</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.118</cell>
 <cell>N/C</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.390</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.211</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.279</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.140</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/CLK_BASE_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.028</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_RXD_F2H_SCP</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:MSS_060_IP</cell>
 <cell>+</cell>
 <cell>-0.132</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>GPIO_0_BI</cell>
 <cell>1.822</cell>
 <cell></cell>
 <cell>3.075</cell>
 <cell></cell>
 <cell>3.075</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>GPIO_31_BI</cell>
 <cell>1.917</cell>
 <cell></cell>
 <cell>3.170</cell>
 <cell></cell>
 <cell>3.170</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>GPIO_16_BI</cell>
 <cell>1.975</cell>
 <cell></cell>
 <cell>3.228</cell>
 <cell></cell>
 <cell>3.228</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>GPIO_12_BI</cell>
 <cell>1.996</cell>
 <cell></cell>
 <cell>3.249</cell>
 <cell></cell>
 <cell>3.249</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>GPIO_15_BI</cell>
 <cell>2.033</cell>
 <cell></cell>
 <cell>3.286</cell>
 <cell></cell>
 <cell>3.286</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: GPIO_0_BI</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.075</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_71MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>0.123</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>0.237</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.378</cell>
 <cell>0.615</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>0.820</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.270</cell>
 <cell>1.090</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.136</cell>
 <cell>1.226</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/CLK_BASE_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.027</cell>
 <cell>1.253</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO0B_OUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:MSS_060_IP</cell>
 <cell>+</cell>
 <cell>0.634</cell>
 <cell>1.887</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_0_BI_PAD/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_MGPIO0B_OUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.887</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_0_BI_PAD/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_BI</cell>
 <cell>+</cell>
 <cell>1.188</cell>
 <cell>3.075</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>GPIO_0_BI</cell>
 <cell>net</cell>
 <cell>GPIO_0_BI</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.075</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.075</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_71MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>GPIO_0_BI</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/underflow_r:CLK</cell>
 <cell>CommsFPGA_top_0/RX_FIFO_UNDERRUN_set:ALn</cell>
 <cell>0.560</cell>
 <cell>0.579</cell>
 <cell>1.724</cell>
 <cell>1.145</cell>
 <cell>0.000</cell>
 <cell>0.019</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/RX_FIFO_OVERFLOW_set:CLK</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_packet_avail_int:ALn</cell>
 <cell>0.931</cell>
 <cell>0.942</cell>
 <cell>2.086</cell>
 <cell>1.144</cell>
 <cell>0.000</cell>
 <cell>0.011</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:CLK</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int:ALn</cell>
 <cell>0.991</cell>
 <cell>0.982</cell>
 <cell>2.143</cell>
 <cell>1.161</cell>
 <cell>0.000</cell>
 <cell>-0.009</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:CLK</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/mss_ready_select:ALn</cell>
 <cell>0.991</cell>
 <cell>0.982</cell>
 <cell>2.143</cell>
 <cell>1.161</cell>
 <cell>0.000</cell>
 <cell>-0.009</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:CLK</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/mss_ready_state:ALn</cell>
 <cell>0.992</cell>
 <cell>0.983</cell>
 <cell>2.144</cell>
 <cell>1.161</cell>
 <cell>0.000</cell>
 <cell>-0.009</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/underflow_r:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/RX_FIFO_UNDERRUN_set:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.724</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.145</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.579</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_71MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>0.123</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>0.237</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.376</cell>
 <cell>0.613</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>0.818</cell>
 <cell>32</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/underflow_r:CLK</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.346</cell>
 <cell>1.164</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/underflow_r:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.069</cell>
 <cell>1.233</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/RX_FIFO_UNDERRUN_set:ALn</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/RX_FIFO_UNDERRUN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.491</cell>
 <cell>1.724</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.724</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_71MHz</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>0.123</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>0.237</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.376</cell>
 <cell>0.613</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>0.818</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/RX_FIFO_UNDERRUN_set:CLK</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.327</cell>
 <cell>1.145</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/RX_FIFO_UNDERRUN_set:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.145</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.145</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET GL0_163MHz to GL0_71MHz</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray[4]:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:D</cell>
 <cell>0.390</cell>
 <cell>0.366</cell>
 <cell>1.540</cell>
 <cell>1.174</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray[5]:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:D</cell>
 <cell>0.396</cell>
 <cell>0.372</cell>
 <cell>1.539</cell>
 <cell>1.167</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray[13]:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[13]:D</cell>
 <cell>0.386</cell>
 <cell>0.372</cell>
 <cell>1.524</cell>
 <cell>1.152</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray[1]:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:D</cell>
 <cell>0.395</cell>
 <cell>0.373</cell>
 <cell>1.545</cell>
 <cell>1.172</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray[7]:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:D</cell>
 <cell>0.398</cell>
 <cell>0.374</cell>
 <cell>1.548</cell>
 <cell>1.174</cell>
 <cell>0.000</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray[4]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.540</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.174</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_163MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.120</cell>
 <cell>0.120</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>0.234</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB4:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.353</cell>
 <cell>0.587</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB4:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>0.792</cell>
 <cell>24</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray[4]:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB4_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.358</cell>
 <cell>1.150</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray[4]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.069</cell>
 <cell>1.219</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:D</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.321</cell>
 <cell>1.540</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.540</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_71MHz</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>0.123</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>0.237</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB7:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.377</cell>
 <cell>0.614</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB7:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>0.819</cell>
 <cell>46</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:CLK</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB7_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.355</cell>
 <cell>1.174</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.174</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.174</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET CommsFPGA_top_0/BIT_CLK:Q to GL0_71MHz</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out:CLK</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO30B_F2H_GPIN</cell>
 <cell>1.653</cell>
 <cell>3.323</cell>
 <cell>4.119</cell>
 <cell>0.796</cell>
 <cell>-0.458</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out:CLK</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO27B_F2H_GPIN</cell>
 <cell>1.779</cell>
 <cell>3.527</cell>
 <cell>4.254</cell>
 <cell>0.727</cell>
 <cell>-0.527</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out:CLK</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO29B_F2H_GPIN</cell>
 <cell>1.865</cell>
 <cell>3.550</cell>
 <cell>4.338</cell>
 <cell>0.788</cell>
 <cell>-0.466</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CommsFPGA_top_0/N_480_set:CLK</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO29B_F2H_GPIN</cell>
 <cell>2.167</cell>
 <cell>3.829</cell>
 <cell>4.617</cell>
 <cell>0.788</cell>
 <cell>-0.466</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CommsFPGA_top_0/N_480_set:CLK</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO27B_F2H_GPIN</cell>
 <cell>2.218</cell>
 <cell>3.941</cell>
 <cell>4.668</cell>
 <cell>0.727</cell>
 <cell>-0.527</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO30B_F2H_GPIN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.119</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>0.796</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.323</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.322</cell>
 <cell>1.322</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.239</cell>
 <cell>1.561</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB10:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.376</cell>
 <cell>1.937</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB10:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>2.142</cell>
 <cell>17</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB10_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.324</cell>
 <cell>2.466</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.069</cell>
 <cell>2.535</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out_RNIAU0T:A</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_OUT_net_0rs[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.206</cell>
 <cell>2.741</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out_RNIAU0T:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.134</cell>
 <cell>2.875</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:A</cell>
 <cell>net</cell>
 <cell>DEBOUNCE_OUT_net_0[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.068</cell>
 <cell>3.943</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:IPA</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.127</cell>
 <cell>4.070</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO30B_F2H_GPIN</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/MGPIO30B_F2H_GPIN_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.049</cell>
 <cell>4.119</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.119</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_71MHz</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>0.123</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>0.237</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.378</cell>
 <cell>0.615</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>0.820</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.270</cell>
 <cell>1.090</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.136</cell>
 <cell>1.226</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/CLK_BASE_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.028</cell>
 <cell>1.254</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO30B_F2H_GPIN</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:MSS_060_IP</cell>
 <cell>+</cell>
 <cell>-0.458</cell>
 <cell>0.796</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.796</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT to GL0_71MHz</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1:CLK</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:D</cell>
 <cell>0.371</cell>
 <cell>0.361</cell>
 <cell>4.218</cell>
 <cell>3.857</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc:CLK</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/count_ddr[10]:EN</cell>
 <cell>0.424</cell>
 <cell>0.413</cell>
 <cell>4.281</cell>
 <cell>3.868</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc:CLK</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/count_ddr[12]:EN</cell>
 <cell>0.424</cell>
 <cell>0.413</cell>
 <cell>4.281</cell>
 <cell>3.868</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/count_ddr[0]:CLK</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/count_ddr[0]:D</cell>
 <cell>0.415</cell>
 <cell>0.415</cell>
 <cell>4.272</cell>
 <cell>3.857</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc:CLK</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/count_ddr[11]:EN</cell>
 <cell>0.424</cell>
 <cell>0.420</cell>
 <cell>4.281</cell>
 <cell>3.861</cell>
 <cell>0.000</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: m2s010_som_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.218</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.857</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.361</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.650</cell>
 <cell>0.650</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RCOSC_25_50MHZ_FAB</cell>
 <cell>+</cell>
 <cell>0.099</cell>
 <cell>0.749</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.954</cell>
 <cell>2.703</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.239</cell>
 <cell>2.942</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.376</cell>
 <cell>3.318</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>3.523</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1:CLK</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.324</cell>
 <cell>3.847</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.070</cell>
 <cell>3.917</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:D</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_q1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.301</cell>
 <cell>4.218</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.218</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.650</cell>
 <cell>0.650</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RCOSC_25_50MHZ_FAB</cell>
 <cell>+</cell>
 <cell>0.099</cell>
 <cell>0.749</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.954</cell>
 <cell>2.703</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.239</cell>
 <cell>2.942</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.376</cell>
 <cell>3.318</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>3.523</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.334</cell>
 <cell>3.857</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.857</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.857</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/count_ddr[8]:ALn</cell>
 <cell>2.751</cell>
 <cell>2.723</cell>
 <cell>6.598</cell>
 <cell>3.875</cell>
 <cell>0.000</cell>
 <cell>-0.028</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/count_ddr[4]:ALn</cell>
 <cell>2.751</cell>
 <cell>2.724</cell>
 <cell>6.598</cell>
 <cell>3.874</cell>
 <cell>0.000</cell>
 <cell>-0.027</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/count_ddr[2]:ALn</cell>
 <cell>2.751</cell>
 <cell>2.724</cell>
 <cell>6.598</cell>
 <cell>3.874</cell>
 <cell>0.000</cell>
 <cell>-0.027</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/count_ddr[6]:ALn</cell>
 <cell>2.751</cell>
 <cell>2.724</cell>
 <cell>6.598</cell>
 <cell>3.874</cell>
 <cell>0.000</cell>
 <cell>-0.027</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_q1:ALn</cell>
 <cell>2.739</cell>
 <cell>2.725</cell>
 <cell>6.586</cell>
 <cell>3.861</cell>
 <cell>0.000</cell>
 <cell>-0.014</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: m2s010_som_sb_0/CORERESETP_0/count_ddr[8]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.598</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.875</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.723</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.650</cell>
 <cell>0.650</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RCOSC_25_50MHZ_FAB</cell>
 <cell>+</cell>
 <cell>0.099</cell>
 <cell>0.749</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.954</cell>
 <cell>2.703</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.239</cell>
 <cell>2.942</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.376</cell>
 <cell>3.318</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>3.523</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.324</cell>
 <cell>3.847</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.060</cell>
 <cell>3.907</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.542</cell>
 <cell>5.449</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.239</cell>
 <cell>5.688</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.355</cell>
 <cell>6.043</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>6.248</cell>
 <cell>18</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CORERESETP_0/count_ddr[8]:ALn</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.350</cell>
 <cell>6.598</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.598</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.650</cell>
 <cell>0.650</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RCOSC_25_50MHZ_FAB</cell>
 <cell>+</cell>
 <cell>0.099</cell>
 <cell>0.749</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.954</cell>
 <cell>2.703</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.239</cell>
 <cell>2.942</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>3.311</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>3.516</cell>
 <cell>18</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CORERESETP_0/count_ddr[8]:CLK</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.359</cell>
 <cell>3.875</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CORERESETP_0/count_ddr[8]:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.875</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.875</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET GL0_71MHz to m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain m2s010_som_sb_0/FABOSC_0/I_XTLOSC:CLKOUT</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain GL1_20MHz</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell>CommsFPGA_top_0/BIT_CLK:D</cell>
 <cell>0.384</cell>
 <cell>0.384</cell>
 <cell>0.701</cell>
 <cell>0.317</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>0.450</cell>
 <cell>0.440</cell>
 <cell>0.767</cell>
 <cell>0.327</cell>
 <cell>0.000</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/BIT_CLK:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.701</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>0.317</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.384</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL1_20MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0_GL1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>0.317</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.069</cell>
 <cell>0.386</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_RNO:A</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.039</cell>
 <cell>0.425</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_RNO:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.229</cell>
 <cell>0.654</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:D</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_i_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.047</cell>
 <cell>0.701</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.701</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL1_20MHz</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0_GL1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>0.317</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.317</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.317</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:CLK</cell>
 <cell>MANCH_OUT_P</cell>
 <cell>4.213</cell>
 <cell></cell>
 <cell>4.530</cell>
 <cell></cell>
 <cell>4.530</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:CLK</cell>
 <cell>MANCH_OUT_N</cell>
 <cell>4.474</cell>
 <cell></cell>
 <cell>4.791</cell>
 <cell></cell>
 <cell>4.791</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MANCH_OUT_P</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.530</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL1_20MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0_GL1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>0.317</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>0.374</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MANCH_OUT_P_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>MANCH_OUT_P_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.530</cell>
 <cell>2.904</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MANCH_OUT_P_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.229</cell>
 <cell>3.133</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MANCH_OUT_P_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>MANCH_OUT_P_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.189</cell>
 <cell>3.322</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MANCH_OUT_P_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>1.208</cell>
 <cell>4.530</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MANCH_OUT_P</cell>
 <cell>net</cell>
 <cell>MANCH_OUT_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.530</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.530</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL1_20MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MANCH_OUT_P</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET GL0_71MHz to GL1_20MHz</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>CommsFPGA_top_0/BIT_CLK:ALn</cell>
 <cell>2.954</cell>
 <cell>3.880</cell>
 <cell>4.207</cell>
 <cell>0.327</cell>
 <cell></cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/BIT_CLK:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.207</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>0.327</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.880</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_71MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>0.123</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>0.237</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.378</cell>
 <cell>0.615</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>0.820</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.270</cell>
 <cell>1.090</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.136</cell>
 <cell>1.226</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/CLK_BASE_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.027</cell>
 <cell>1.253</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_RXD_MGPIO28B_H2F_B</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:MSS_060_IP</cell>
 <cell>+</cell>
 <cell>0.672</cell>
 <cell>1.925</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/bd_reset:A</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0_GPIO_28_SW_RESET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.898</cell>
 <cell>2.823</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/bd_reset:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.065</cell>
 <cell>2.888</cell>
 <cell>14</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:ALn</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/bd_reset</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.319</cell>
 <cell>4.207</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.207</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL1_20MHz</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0_GL1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.327</cell>
 <cell>0.327</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.327</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.327</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1 to GL1_20MHz</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell>CommsFPGA_top_0/BIT_CLK:D</cell>
 <cell>0.384</cell>
 <cell>2.254</cell>
 <cell>2.581</cell>
 <cell>0.327</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>0.450</cell>
 <cell>2.320</cell>
 <cell>2.647</cell>
 <cell>0.327</cell>
 <cell>0.000</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/BIT_CLK:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.581</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>0.317</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.264</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.080</cell>
 <cell>1.080</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>1.203</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>1.317</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.357</cell>
 <cell>1.674</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.206</cell>
 <cell>1.880</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0_GL1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>2.197</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.069</cell>
 <cell>2.266</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_RNO:A</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.039</cell>
 <cell>2.305</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_RNO:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.229</cell>
 <cell>2.534</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:D</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_i_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.047</cell>
 <cell>2.581</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.581</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL1_20MHz</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0_GL1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>0.317</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.317</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.317</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET CommsFPGA_top_0/BIT_CLK:Q to GL1_20MHz</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>0.581</cell>
 <cell>2.720</cell>
 <cell>3.047</cell>
 <cell>0.327</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_PostAmble_d1:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>0.685</cell>
 <cell>2.818</cell>
 <cell>3.145</cell>
 <cell>0.327</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[7]:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>0.767</cell>
 <cell>2.903</cell>
 <cell>3.230</cell>
 <cell>0.327</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>0.784</cell>
 <cell>2.936</cell>
 <cell>3.263</cell>
 <cell>0.327</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_DataEn:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>0.926</cell>
 <cell>3.085</cell>
 <cell>3.412</cell>
 <cell>0.327</cell>
 <cell>0.000</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.047</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>0.327</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.720</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.322</cell>
 <cell>1.322</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.239</cell>
 <cell>1.561</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB5:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.375</cell>
 <cell>1.936</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB5:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.206</cell>
 <cell>2.142</cell>
 <cell>18</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB5_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.324</cell>
 <cell>2.466</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>2.523</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MAN_OUT_DATA_PROC.un19_tx_dataen:B</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.034</cell>
 <cell>2.557</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MAN_OUT_DATA_PROC.un19_tx_dataen:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.197</cell>
 <cell>2.754</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_a5:C</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/un19_tx_dataen</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.063</cell>
 <cell>2.817</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_a5:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>2.881</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0:D</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_547</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.062</cell>
 <cell>2.943</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.056</cell>
 <cell>2.999</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_OUT_5</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.048</cell>
 <cell>3.047</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.047</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL1_20MHz</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0_GL1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.327</cell>
 <cell>0.327</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.327</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.327</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain BIT_CLK</name>
<text>Info: The maximum frequency of this clock domain is limited by the period of pin CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK</text>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET CommsFPGA_top_0/BIT_CLK:Q to BIT_CLK</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r[4]:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[7]</cell>
 <cell>0.515</cell>
 <cell>2.417</cell>
 <cell>2.997</cell>
 <cell>0.580</cell>
 <cell>0.176</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r[2]:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[5]</cell>
 <cell>0.516</cell>
 <cell>2.542</cell>
 <cell>2.998</cell>
 <cell>0.456</cell>
 <cell>0.052</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r[5]:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[8]</cell>
 <cell>0.656</cell>
 <cell>2.559</cell>
 <cell>3.146</cell>
 <cell>0.587</cell>
 <cell>0.183</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r[6]:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[9]</cell>
 <cell>0.673</cell>
 <cell>2.573</cell>
 <cell>3.155</cell>
 <cell>0.582</cell>
 <cell>0.178</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r[10]:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[13]</cell>
 <cell>0.658</cell>
 <cell>2.630</cell>
 <cell>3.140</cell>
 <cell>0.510</cell>
 <cell>0.106</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r[4]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[7]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.997</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>0.580</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.417</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.322</cell>
 <cell>1.322</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.239</cell>
 <cell>1.561</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.375</cell>
 <cell>1.936</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB0:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.206</cell>
 <cell>2.142</cell>
 <cell>14</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r[4]:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB0_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.340</cell>
 <cell>2.482</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r[4]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.069</cell>
 <cell>2.551</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_16:C</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/fifo_MEMRADDR[4]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.291</cell>
 <cell>2.842</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_16:IPC</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2_IP_BC</cell>
 <cell>+</cell>
 <cell>0.133</cell>
 <cell>2.975</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[7]</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/A_ADDR_net[7]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.022</cell>
 <cell>2.997</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.997</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>BIT_CLK</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1:YL</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_0:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.315</cell>
 <cell>0.315</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_0:IPCLKn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE_IP_CLK</cell>
 <cell>+</cell>
 <cell>0.038</cell>
 <cell>0.353</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/A_CLK_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>0.404</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[7]</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:RAM1K18_IP</cell>
 <cell>+</cell>
 <cell>0.176</cell>
 <cell>0.580</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.580</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
</section>
<section>
<name>Path Set Pin to Pin</name>
<section>
<name>SET Input to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>PULLDOWN_R9</cell>
 <cell>Data_FAIL</cell>
 <cell>6.007</cell>
 <cell></cell>
 <cell>6.007</cell>
 <cell></cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: PULLDOWN_R9</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_FAIL</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.007</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PULLDOWN_R9</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PULLDOWN_R9_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>PULLDOWN_R9</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PULLDOWN_R9_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.369</cell>
 <cell>1.369</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PULLDOWN_R9_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>PULLDOWN_R9_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.036</cell>
 <cell>1.405</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PULLDOWN_R9_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.054</cell>
 <cell>1.459</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_FAIL_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>Data_FAIL_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.075</cell>
 <cell>4.534</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_FAIL_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.229</cell>
 <cell>4.763</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_FAIL_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>Data_FAIL_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.036</cell>
 <cell>4.799</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_FAIL_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>1.208</cell>
 <cell>6.007</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_FAIL</cell>
 <cell>net</cell>
 <cell>Data_FAIL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>6.007</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.007</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PULLDOWN_R9</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_FAIL</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
</section>
<section>
<name>Path Set User Sets</name>
</section>
</doc>
