# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../RIU.srcs/sources_1/ip/DM/sim/DM.v" \
"../../../../RIU.srcs/sources_1/ip/IM/sim/IM.v" \
"../../../../../ALU/ALU.srcs/sources_1/new/ALU.v" \
"../../../../RIU.srcs/sources_1/new/ALU_TOP.v" \
"../../../../RIU.srcs/sources_1/new/CU.v" \
"../../../../RIU.srcs/sources_1/new/FD_TOP.v" \
"../../../../../ALU/ALU.srcs/sources_1/new/FlagU.v" \
"../../../../../Fetch_Decode/Fetch_Decode.srcs/sources_1/new/ID1.v" \
"../../../../RIU.srcs/sources_1/new/ID2.v" \
"../../../../../Fetch_Decode/Fetch_Decode.srcs/sources_1/new/IR.v" \
"../../../../../ALU/ALU.srcs/sources_1/new/NumberDisplay.v" \
"../../../../../ALU/ALU.srcs/sources_1/new/NumberDisplayOne.v" \
"../../../../../Fetch_Decode/Fetch_Decode.srcs/sources_1/new/PC.v" \
"../../../../../Register_File/Register_File.srcs/sources_1/new/RF.v" \
"../../../../RIU.srcs/sources_1/new/RF_top.v" \
"../../../../RIU.srcs/sources_1/new/RUITEST.v" \
"../../../../../ALU/ALU.srcs/sources_1/new/RegisterF.v" \
"../../../../../ALU/ALU.srcs/sources_1/new/divider.v" \
"../../../../RIU.srcs/sim_1/new/RUI_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
