#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Jaw_Control */
#define Jaw_Control__0__INTTYPE CYREG_PICU1_INTTYPE5
#define Jaw_Control__0__MASK 0x20u
#define Jaw_Control__0__PC CYREG_PRT1_PC5
#define Jaw_Control__0__PORT 1u
#define Jaw_Control__0__SHIFT 5u
#define Jaw_Control__AG CYREG_PRT1_AG
#define Jaw_Control__AMUX CYREG_PRT1_AMUX
#define Jaw_Control__BIE CYREG_PRT1_BIE
#define Jaw_Control__BIT_MASK CYREG_PRT1_BIT_MASK
#define Jaw_Control__BYP CYREG_PRT1_BYP
#define Jaw_Control__CTL CYREG_PRT1_CTL
#define Jaw_Control__DM0 CYREG_PRT1_DM0
#define Jaw_Control__DM1 CYREG_PRT1_DM1
#define Jaw_Control__DM2 CYREG_PRT1_DM2
#define Jaw_Control__DR CYREG_PRT1_DR
#define Jaw_Control__INP_DIS CYREG_PRT1_INP_DIS
#define Jaw_Control__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Jaw_Control__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Jaw_Control__LCD_EN CYREG_PRT1_LCD_EN
#define Jaw_Control__MASK 0x20u
#define Jaw_Control__PORT 1u
#define Jaw_Control__PRT CYREG_PRT1_PRT
#define Jaw_Control__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Jaw_Control__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Jaw_Control__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Jaw_Control__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Jaw_Control__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Jaw_Control__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Jaw_Control__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Jaw_Control__PS CYREG_PRT1_PS
#define Jaw_Control__SHIFT 5u
#define Jaw_Control__SLW CYREG_PRT1_SLW

/* Jaw_PWMUDB */
#define Jaw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Jaw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Jaw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Jaw_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Jaw_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Jaw_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define Jaw_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Jaw_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define Jaw_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Jaw_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define Jaw_PWMUDB_genblk1_ctrlreg__7__POS 7
#define Jaw_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Jaw_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB09_CTL
#define Jaw_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define Jaw_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB09_CTL
#define Jaw_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define Jaw_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define Jaw_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Jaw_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Jaw_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB09_MSK
#define Jaw_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define Jaw_PWMUDB_genblk8_stsreg__0__POS 0
#define Jaw_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define Jaw_PWMUDB_genblk8_stsreg__1__POS 1
#define Jaw_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Jaw_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define Jaw_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define Jaw_PWMUDB_genblk8_stsreg__2__POS 2
#define Jaw_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define Jaw_PWMUDB_genblk8_stsreg__3__POS 3
#define Jaw_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define Jaw_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB09_MSK
#define Jaw_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Jaw_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Jaw_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Jaw_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define Jaw_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define Jaw_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB09_ST
#define Jaw_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define Jaw_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define Jaw_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define Jaw_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define Jaw_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Jaw_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define Jaw_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define Jaw_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define Jaw_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB08_A0
#define Jaw_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB08_A1
#define Jaw_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define Jaw_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB08_D0
#define Jaw_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB08_D1
#define Jaw_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Jaw_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define Jaw_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB08_F0
#define Jaw_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB08_F1
#define Jaw_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define Jaw_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define Jaw_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define Jaw_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define Jaw_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Jaw_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define Jaw_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define Jaw_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define Jaw_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB09_A0
#define Jaw_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB09_A1
#define Jaw_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define Jaw_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB09_D0
#define Jaw_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB09_D1
#define Jaw_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Jaw_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define Jaw_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB09_F0
#define Jaw_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB09_F1
#define Jaw_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Jaw_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL

/* Lip_PWMUDB */
#define Lip_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Lip_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define Lip_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define Lip_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define Lip_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define Lip_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define Lip_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define Lip_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define Lip_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define Lip_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define Lip_PWMUDB_genblk1_ctrlreg__7__POS 7
#define Lip_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Lip_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB11_CTL
#define Lip_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define Lip_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB11_CTL
#define Lip_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define Lip_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define Lip_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Lip_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Lip_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB11_MSK
#define Lip_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define Lip_PWMUDB_genblk8_stsreg__0__POS 0
#define Lip_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define Lip_PWMUDB_genblk8_stsreg__1__POS 1
#define Lip_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Lip_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define Lip_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define Lip_PWMUDB_genblk8_stsreg__2__POS 2
#define Lip_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define Lip_PWMUDB_genblk8_stsreg__3__POS 3
#define Lip_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define Lip_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB11_MSK
#define Lip_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Lip_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Lip_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Lip_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB11_ST_CTL
#define Lip_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB11_ST_CTL
#define Lip_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB11_ST
#define Lip_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define Lip_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define Lip_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define Lip_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define Lip_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Lip_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define Lip_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define Lip_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define Lip_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB10_A0
#define Lip_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB10_A1
#define Lip_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define Lip_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB10_D0
#define Lip_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB10_D1
#define Lip_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Lip_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define Lip_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB10_F0
#define Lip_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB10_F1
#define Lip_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define Lip_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define Lip_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define Lip_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define Lip_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Lip_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define Lip_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define Lip_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define Lip_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB11_A0
#define Lip_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB11_A1
#define Lip_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define Lip_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB11_D0
#define Lip_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB11_D1
#define Lip_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Lip_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define Lip_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB11_F0
#define Lip_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB11_F1
#define Lip_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Lip_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL

/* Neck_PWMUDB */
#define Neck_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define Neck_PWMUDB_genblk1_ctrlreg__7__POS 7
#define Neck_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Neck_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB11_CTL
#define Neck_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define Neck_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB11_CTL
#define Neck_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define Neck_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define Neck_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Neck_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Neck_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB11_MSK
#define Neck_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define Neck_PWMUDB_genblk8_stsreg__0__POS 0
#define Neck_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define Neck_PWMUDB_genblk8_stsreg__1__POS 1
#define Neck_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define Neck_PWMUDB_genblk8_stsreg__2__POS 2
#define Neck_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define Neck_PWMUDB_genblk8_stsreg__3__POS 3
#define Neck_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define Neck_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB11_MSK
#define Neck_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Neck_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Neck_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Neck_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define Neck_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define Neck_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB11_ST
#define Neck_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define Neck_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define Neck_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define Neck_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define Neck_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Neck_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define Neck_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define Neck_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define Neck_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB10_A0
#define Neck_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB10_A1
#define Neck_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define Neck_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB10_D0
#define Neck_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB10_D1
#define Neck_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Neck_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define Neck_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB10_F0
#define Neck_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB10_F1
#define Neck_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define Neck_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB11_A0
#define Neck_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB11_A1
#define Neck_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define Neck_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB11_D0
#define Neck_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB11_D1
#define Neck_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Neck_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define Neck_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB11_F0
#define Neck_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB11_F1
#define Neck_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Neck_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x02u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x04u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x04u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x00u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x01u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x01u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x03u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x08u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x08u

/* Clock_4 */
#define Clock_4__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_4__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_4__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_4__CFG2_SRC_SEL_MASK 0x07u
#define Clock_4__INDEX 0x04u
#define Clock_4__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_4__PM_ACT_MSK 0x10u
#define Clock_4__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_4__PM_STBY_MSK 0x10u

/* Clock_5 */
#define Clock_5__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define Clock_5__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define Clock_5__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define Clock_5__CFG2_SRC_SEL_MASK 0x07u
#define Clock_5__INDEX 0x06u
#define Clock_5__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_5__PM_ACT_MSK 0x40u
#define Clock_5__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_5__PM_STBY_MSK 0x40u

/* Clock_6 */
#define Clock_6__CFG0 CYREG_CLKDIST_DCFG7_CFG0
#define Clock_6__CFG1 CYREG_CLKDIST_DCFG7_CFG1
#define Clock_6__CFG2 CYREG_CLKDIST_DCFG7_CFG2
#define Clock_6__CFG2_SRC_SEL_MASK 0x07u
#define Clock_6__INDEX 0x07u
#define Clock_6__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_6__PM_ACT_MSK 0x80u
#define Clock_6__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_6__PM_STBY_MSK 0x80u

/* Clock_7 */
#define Clock_7__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_7__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_7__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_7__CFG2_SRC_SEL_MASK 0x07u
#define Clock_7__INDEX 0x01u
#define Clock_7__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_7__PM_ACT_MSK 0x02u
#define Clock_7__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_7__PM_STBY_MSK 0x02u

/* Clock_8 */
#define Clock_8__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock_8__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock_8__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock_8__CFG2_SRC_SEL_MASK 0x07u
#define Clock_8__INDEX 0x05u
#define Clock_8__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_8__PM_ACT_MSK 0x20u
#define Clock_8__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_8__PM_STBY_MSK 0x20u

/* Base_Jaw_PWMUDB */
#define Base_Jaw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Base_Jaw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Base_Jaw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Base_Jaw_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Base_Jaw_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Base_Jaw_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define Base_Jaw_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Base_Jaw_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define Base_Jaw_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Base_Jaw_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define Base_Jaw_PWMUDB_genblk1_ctrlreg__7__POS 7
#define Base_Jaw_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Base_Jaw_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB09_CTL
#define Base_Jaw_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define Base_Jaw_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB09_CTL
#define Base_Jaw_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define Base_Jaw_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define Base_Jaw_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Base_Jaw_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Base_Jaw_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB09_MSK
#define Base_Jaw_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define Base_Jaw_PWMUDB_genblk8_stsreg__0__POS 0
#define Base_Jaw_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define Base_Jaw_PWMUDB_genblk8_stsreg__1__POS 1
#define Base_Jaw_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Base_Jaw_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define Base_Jaw_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define Base_Jaw_PWMUDB_genblk8_stsreg__2__POS 2
#define Base_Jaw_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define Base_Jaw_PWMUDB_genblk8_stsreg__3__POS 3
#define Base_Jaw_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define Base_Jaw_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB09_MSK
#define Base_Jaw_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Base_Jaw_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Base_Jaw_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Base_Jaw_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB09_ST_CTL
#define Base_Jaw_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB09_ST_CTL
#define Base_Jaw_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB09_ST
#define Base_Jaw_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define Base_Jaw_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define Base_Jaw_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define Base_Jaw_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define Base_Jaw_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Base_Jaw_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define Base_Jaw_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define Base_Jaw_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define Base_Jaw_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB08_A0
#define Base_Jaw_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB08_A1
#define Base_Jaw_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define Base_Jaw_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB08_D0
#define Base_Jaw_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB08_D1
#define Base_Jaw_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Base_Jaw_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define Base_Jaw_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB08_F0
#define Base_Jaw_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB08_F1
#define Base_Jaw_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define Base_Jaw_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define Base_Jaw_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define Base_Jaw_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define Base_Jaw_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Base_Jaw_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define Base_Jaw_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define Base_Jaw_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define Base_Jaw_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB09_A0
#define Base_Jaw_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB09_A1
#define Base_Jaw_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define Base_Jaw_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB09_D0
#define Base_Jaw_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB09_D1
#define Base_Jaw_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Base_Jaw_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define Base_Jaw_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB09_F0
#define Base_Jaw_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB09_F1
#define Base_Jaw_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Base_Jaw_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL

/* Left_Eye_Horizontal */
#define Left_Eye_Horizontal__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Left_Eye_Horizontal__0__MASK 0x20u
#define Left_Eye_Horizontal__0__PC CYREG_PRT0_PC5
#define Left_Eye_Horizontal__0__PORT 0u
#define Left_Eye_Horizontal__0__SHIFT 5u
#define Left_Eye_Horizontal__AG CYREG_PRT0_AG
#define Left_Eye_Horizontal__AMUX CYREG_PRT0_AMUX
#define Left_Eye_Horizontal__BIE CYREG_PRT0_BIE
#define Left_Eye_Horizontal__BIT_MASK CYREG_PRT0_BIT_MASK
#define Left_Eye_Horizontal__BYP CYREG_PRT0_BYP
#define Left_Eye_Horizontal__CTL CYREG_PRT0_CTL
#define Left_Eye_Horizontal__DM0 CYREG_PRT0_DM0
#define Left_Eye_Horizontal__DM1 CYREG_PRT0_DM1
#define Left_Eye_Horizontal__DM2 CYREG_PRT0_DM2
#define Left_Eye_Horizontal__DR CYREG_PRT0_DR
#define Left_Eye_Horizontal__INP_DIS CYREG_PRT0_INP_DIS
#define Left_Eye_Horizontal__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Left_Eye_Horizontal__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Left_Eye_Horizontal__LCD_EN CYREG_PRT0_LCD_EN
#define Left_Eye_Horizontal__MASK 0x20u
#define Left_Eye_Horizontal__PORT 0u
#define Left_Eye_Horizontal__PRT CYREG_PRT0_PRT
#define Left_Eye_Horizontal__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Left_Eye_Horizontal__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Left_Eye_Horizontal__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Left_Eye_Horizontal__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Left_Eye_Horizontal__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Left_Eye_Horizontal__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Left_Eye_Horizontal__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Left_Eye_Horizontal__PS CYREG_PRT0_PS
#define Left_Eye_Horizontal__SHIFT 5u
#define Left_Eye_Horizontal__SLW CYREG_PRT0_SLW

/* Left_Eye_PWMUDB */
#define Left_Eye_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Left_Eye_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Left_Eye_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Left_Eye_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Left_Eye_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Left_Eye_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define Left_Eye_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Left_Eye_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define Left_Eye_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Left_Eye_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define Left_Eye_PWMUDB_genblk1_ctrlreg__7__POS 7
#define Left_Eye_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Left_Eye_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB07_CTL
#define Left_Eye_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define Left_Eye_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB07_CTL
#define Left_Eye_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define Left_Eye_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define Left_Eye_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Left_Eye_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Left_Eye_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB07_MSK
#define Left_Eye_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define Left_Eye_PWMUDB_genblk8_stsreg__0__POS 0
#define Left_Eye_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define Left_Eye_PWMUDB_genblk8_stsreg__1__POS 1
#define Left_Eye_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Left_Eye_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define Left_Eye_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define Left_Eye_PWMUDB_genblk8_stsreg__2__POS 2
#define Left_Eye_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define Left_Eye_PWMUDB_genblk8_stsreg__3__POS 3
#define Left_Eye_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define Left_Eye_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB07_MSK
#define Left_Eye_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Left_Eye_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Left_Eye_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Left_Eye_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define Left_Eye_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define Left_Eye_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB07_ST
#define Left_Eye_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define Left_Eye_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define Left_Eye_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define Left_Eye_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define Left_Eye_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Left_Eye_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define Left_Eye_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define Left_Eye_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define Left_Eye_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB06_A0
#define Left_Eye_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB06_A1
#define Left_Eye_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define Left_Eye_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB06_D0
#define Left_Eye_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB06_D1
#define Left_Eye_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Left_Eye_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define Left_Eye_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB06_F0
#define Left_Eye_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB06_F1
#define Left_Eye_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define Left_Eye_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define Left_Eye_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define Left_Eye_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define Left_Eye_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Left_Eye_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define Left_Eye_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define Left_Eye_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define Left_Eye_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB07_A0
#define Left_Eye_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB07_A1
#define Left_Eye_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define Left_Eye_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB07_D0
#define Left_Eye_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB07_D1
#define Left_Eye_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Left_Eye_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define Left_Eye_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB07_F0
#define Left_Eye_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB07_F1
#define Left_Eye_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Left_Eye_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL

/* Left_Eye_Vertical */
#define Left_Eye_Vertical__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Left_Eye_Vertical__0__MASK 0x80u
#define Left_Eye_Vertical__0__PC CYREG_PRT0_PC7
#define Left_Eye_Vertical__0__PORT 0u
#define Left_Eye_Vertical__0__SHIFT 7u
#define Left_Eye_Vertical__AG CYREG_PRT0_AG
#define Left_Eye_Vertical__AMUX CYREG_PRT0_AMUX
#define Left_Eye_Vertical__BIE CYREG_PRT0_BIE
#define Left_Eye_Vertical__BIT_MASK CYREG_PRT0_BIT_MASK
#define Left_Eye_Vertical__BYP CYREG_PRT0_BYP
#define Left_Eye_Vertical__CTL CYREG_PRT0_CTL
#define Left_Eye_Vertical__DM0 CYREG_PRT0_DM0
#define Left_Eye_Vertical__DM1 CYREG_PRT0_DM1
#define Left_Eye_Vertical__DM2 CYREG_PRT0_DM2
#define Left_Eye_Vertical__DR CYREG_PRT0_DR
#define Left_Eye_Vertical__INP_DIS CYREG_PRT0_INP_DIS
#define Left_Eye_Vertical__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Left_Eye_Vertical__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Left_Eye_Vertical__LCD_EN CYREG_PRT0_LCD_EN
#define Left_Eye_Vertical__MASK 0x80u
#define Left_Eye_Vertical__PORT 0u
#define Left_Eye_Vertical__PRT CYREG_PRT0_PRT
#define Left_Eye_Vertical__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Left_Eye_Vertical__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Left_Eye_Vertical__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Left_Eye_Vertical__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Left_Eye_Vertical__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Left_Eye_Vertical__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Left_Eye_Vertical__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Left_Eye_Vertical__PS CYREG_PRT0_PS
#define Left_Eye_Vertical__SHIFT 7u
#define Left_Eye_Vertical__SLW CYREG_PRT0_SLW

/* Left_Lip */
#define Left_Lip__0__INTTYPE CYREG_PICU1_INTTYPE7
#define Left_Lip__0__MASK 0x80u
#define Left_Lip__0__PC CYREG_PRT1_PC7
#define Left_Lip__0__PORT 1u
#define Left_Lip__0__SHIFT 7u
#define Left_Lip__AG CYREG_PRT1_AG
#define Left_Lip__AMUX CYREG_PRT1_AMUX
#define Left_Lip__BIE CYREG_PRT1_BIE
#define Left_Lip__BIT_MASK CYREG_PRT1_BIT_MASK
#define Left_Lip__BYP CYREG_PRT1_BYP
#define Left_Lip__CTL CYREG_PRT1_CTL
#define Left_Lip__DM0 CYREG_PRT1_DM0
#define Left_Lip__DM1 CYREG_PRT1_DM1
#define Left_Lip__DM2 CYREG_PRT1_DM2
#define Left_Lip__DR CYREG_PRT1_DR
#define Left_Lip__INP_DIS CYREG_PRT1_INP_DIS
#define Left_Lip__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Left_Lip__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Left_Lip__LCD_EN CYREG_PRT1_LCD_EN
#define Left_Lip__MASK 0x80u
#define Left_Lip__PORT 1u
#define Left_Lip__PRT CYREG_PRT1_PRT
#define Left_Lip__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Left_Lip__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Left_Lip__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Left_Lip__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Left_Lip__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Left_Lip__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Left_Lip__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Left_Lip__PS CYREG_PRT1_PS
#define Left_Lip__SHIFT 7u
#define Left_Lip__SLW CYREG_PRT1_SLW

/* Left_Neck */
#define Left_Neck__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Left_Neck__0__MASK 0x01u
#define Left_Neck__0__PC CYREG_PRT2_PC0
#define Left_Neck__0__PORT 2u
#define Left_Neck__0__SHIFT 0u
#define Left_Neck__AG CYREG_PRT2_AG
#define Left_Neck__AMUX CYREG_PRT2_AMUX
#define Left_Neck__BIE CYREG_PRT2_BIE
#define Left_Neck__BIT_MASK CYREG_PRT2_BIT_MASK
#define Left_Neck__BYP CYREG_PRT2_BYP
#define Left_Neck__CTL CYREG_PRT2_CTL
#define Left_Neck__DM0 CYREG_PRT2_DM0
#define Left_Neck__DM1 CYREG_PRT2_DM1
#define Left_Neck__DM2 CYREG_PRT2_DM2
#define Left_Neck__DR CYREG_PRT2_DR
#define Left_Neck__INP_DIS CYREG_PRT2_INP_DIS
#define Left_Neck__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Left_Neck__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Left_Neck__LCD_EN CYREG_PRT2_LCD_EN
#define Left_Neck__MASK 0x01u
#define Left_Neck__PORT 2u
#define Left_Neck__PRT CYREG_PRT2_PRT
#define Left_Neck__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Left_Neck__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Left_Neck__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Left_Neck__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Left_Neck__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Left_Neck__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Left_Neck__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Left_Neck__PS CYREG_PRT2_PS
#define Left_Neck__SHIFT 0u
#define Left_Neck__SLW CYREG_PRT2_SLW

/* Right_Eye_Horizontal */
#define Right_Eye_Horizontal__0__INTTYPE CYREG_PICU0_INTTYPE4
#define Right_Eye_Horizontal__0__MASK 0x10u
#define Right_Eye_Horizontal__0__PC CYREG_PRT0_PC4
#define Right_Eye_Horizontal__0__PORT 0u
#define Right_Eye_Horizontal__0__SHIFT 4u
#define Right_Eye_Horizontal__AG CYREG_PRT0_AG
#define Right_Eye_Horizontal__AMUX CYREG_PRT0_AMUX
#define Right_Eye_Horizontal__BIE CYREG_PRT0_BIE
#define Right_Eye_Horizontal__BIT_MASK CYREG_PRT0_BIT_MASK
#define Right_Eye_Horizontal__BYP CYREG_PRT0_BYP
#define Right_Eye_Horizontal__CTL CYREG_PRT0_CTL
#define Right_Eye_Horizontal__DM0 CYREG_PRT0_DM0
#define Right_Eye_Horizontal__DM1 CYREG_PRT0_DM1
#define Right_Eye_Horizontal__DM2 CYREG_PRT0_DM2
#define Right_Eye_Horizontal__DR CYREG_PRT0_DR
#define Right_Eye_Horizontal__INP_DIS CYREG_PRT0_INP_DIS
#define Right_Eye_Horizontal__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Right_Eye_Horizontal__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Right_Eye_Horizontal__LCD_EN CYREG_PRT0_LCD_EN
#define Right_Eye_Horizontal__MASK 0x10u
#define Right_Eye_Horizontal__PORT 0u
#define Right_Eye_Horizontal__PRT CYREG_PRT0_PRT
#define Right_Eye_Horizontal__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Right_Eye_Horizontal__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Right_Eye_Horizontal__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Right_Eye_Horizontal__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Right_Eye_Horizontal__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Right_Eye_Horizontal__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Right_Eye_Horizontal__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Right_Eye_Horizontal__PS CYREG_PRT0_PS
#define Right_Eye_Horizontal__SHIFT 4u
#define Right_Eye_Horizontal__SLW CYREG_PRT0_SLW

/* Right_Eye_PWMUDB */
#define Right_Eye_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Right_Eye_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Right_Eye_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Right_Eye_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Right_Eye_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Right_Eye_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define Right_Eye_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Right_Eye_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define Right_Eye_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Right_Eye_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define Right_Eye_PWMUDB_genblk1_ctrlreg__7__POS 7
#define Right_Eye_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Right_Eye_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB05_CTL
#define Right_Eye_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define Right_Eye_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB05_CTL
#define Right_Eye_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define Right_Eye_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define Right_Eye_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Right_Eye_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Right_Eye_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB05_MSK
#define Right_Eye_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define Right_Eye_PWMUDB_genblk8_stsreg__0__POS 0
#define Right_Eye_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define Right_Eye_PWMUDB_genblk8_stsreg__1__POS 1
#define Right_Eye_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Right_Eye_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define Right_Eye_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define Right_Eye_PWMUDB_genblk8_stsreg__2__POS 2
#define Right_Eye_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define Right_Eye_PWMUDB_genblk8_stsreg__3__POS 3
#define Right_Eye_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define Right_Eye_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB05_MSK
#define Right_Eye_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Right_Eye_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Right_Eye_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Right_Eye_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define Right_Eye_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define Right_Eye_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB05_ST
#define Right_Eye_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define Right_Eye_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define Right_Eye_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define Right_Eye_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define Right_Eye_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Right_Eye_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define Right_Eye_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define Right_Eye_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define Right_Eye_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB04_A0
#define Right_Eye_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB04_A1
#define Right_Eye_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define Right_Eye_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB04_D0
#define Right_Eye_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB04_D1
#define Right_Eye_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Right_Eye_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define Right_Eye_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB04_F0
#define Right_Eye_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB04_F1
#define Right_Eye_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define Right_Eye_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define Right_Eye_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define Right_Eye_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define Right_Eye_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Right_Eye_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define Right_Eye_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define Right_Eye_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define Right_Eye_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB05_A0
#define Right_Eye_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB05_A1
#define Right_Eye_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define Right_Eye_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB05_D0
#define Right_Eye_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB05_D1
#define Right_Eye_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Right_Eye_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define Right_Eye_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB05_F0
#define Right_Eye_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB05_F1
#define Right_Eye_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Right_Eye_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL

/* Right_Eye_Vertical */
#define Right_Eye_Vertical__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Right_Eye_Vertical__0__MASK 0x40u
#define Right_Eye_Vertical__0__PC CYREG_PRT0_PC6
#define Right_Eye_Vertical__0__PORT 0u
#define Right_Eye_Vertical__0__SHIFT 6u
#define Right_Eye_Vertical__AG CYREG_PRT0_AG
#define Right_Eye_Vertical__AMUX CYREG_PRT0_AMUX
#define Right_Eye_Vertical__BIE CYREG_PRT0_BIE
#define Right_Eye_Vertical__BIT_MASK CYREG_PRT0_BIT_MASK
#define Right_Eye_Vertical__BYP CYREG_PRT0_BYP
#define Right_Eye_Vertical__CTL CYREG_PRT0_CTL
#define Right_Eye_Vertical__DM0 CYREG_PRT0_DM0
#define Right_Eye_Vertical__DM1 CYREG_PRT0_DM1
#define Right_Eye_Vertical__DM2 CYREG_PRT0_DM2
#define Right_Eye_Vertical__DR CYREG_PRT0_DR
#define Right_Eye_Vertical__INP_DIS CYREG_PRT0_INP_DIS
#define Right_Eye_Vertical__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Right_Eye_Vertical__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Right_Eye_Vertical__LCD_EN CYREG_PRT0_LCD_EN
#define Right_Eye_Vertical__MASK 0x40u
#define Right_Eye_Vertical__PORT 0u
#define Right_Eye_Vertical__PRT CYREG_PRT0_PRT
#define Right_Eye_Vertical__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Right_Eye_Vertical__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Right_Eye_Vertical__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Right_Eye_Vertical__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Right_Eye_Vertical__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Right_Eye_Vertical__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Right_Eye_Vertical__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Right_Eye_Vertical__PS CYREG_PRT0_PS
#define Right_Eye_Vertical__SHIFT 6u
#define Right_Eye_Vertical__SLW CYREG_PRT0_SLW

/* Right_Lip */
#define Right_Lip__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Right_Lip__0__MASK 0x40u
#define Right_Lip__0__PC CYREG_PRT1_PC6
#define Right_Lip__0__PORT 1u
#define Right_Lip__0__SHIFT 6u
#define Right_Lip__AG CYREG_PRT1_AG
#define Right_Lip__AMUX CYREG_PRT1_AMUX
#define Right_Lip__BIE CYREG_PRT1_BIE
#define Right_Lip__BIT_MASK CYREG_PRT1_BIT_MASK
#define Right_Lip__BYP CYREG_PRT1_BYP
#define Right_Lip__CTL CYREG_PRT1_CTL
#define Right_Lip__DM0 CYREG_PRT1_DM0
#define Right_Lip__DM1 CYREG_PRT1_DM1
#define Right_Lip__DM2 CYREG_PRT1_DM2
#define Right_Lip__DR CYREG_PRT1_DR
#define Right_Lip__INP_DIS CYREG_PRT1_INP_DIS
#define Right_Lip__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Right_Lip__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Right_Lip__LCD_EN CYREG_PRT1_LCD_EN
#define Right_Lip__MASK 0x40u
#define Right_Lip__PORT 1u
#define Right_Lip__PRT CYREG_PRT1_PRT
#define Right_Lip__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Right_Lip__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Right_Lip__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Right_Lip__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Right_Lip__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Right_Lip__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Right_Lip__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Right_Lip__PS CYREG_PRT1_PS
#define Right_Lip__SHIFT 6u
#define Right_Lip__SLW CYREG_PRT1_SLW

/* Right_Neck */
#define Right_Neck__0__INTTYPE CYREG_PICU2_INTTYPE1
#define Right_Neck__0__MASK 0x02u
#define Right_Neck__0__PC CYREG_PRT2_PC1
#define Right_Neck__0__PORT 2u
#define Right_Neck__0__SHIFT 1u
#define Right_Neck__AG CYREG_PRT2_AG
#define Right_Neck__AMUX CYREG_PRT2_AMUX
#define Right_Neck__BIE CYREG_PRT2_BIE
#define Right_Neck__BIT_MASK CYREG_PRT2_BIT_MASK
#define Right_Neck__BYP CYREG_PRT2_BYP
#define Right_Neck__CTL CYREG_PRT2_CTL
#define Right_Neck__DM0 CYREG_PRT2_DM0
#define Right_Neck__DM1 CYREG_PRT2_DM1
#define Right_Neck__DM2 CYREG_PRT2_DM2
#define Right_Neck__DR CYREG_PRT2_DR
#define Right_Neck__INP_DIS CYREG_PRT2_INP_DIS
#define Right_Neck__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Right_Neck__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Right_Neck__LCD_EN CYREG_PRT2_LCD_EN
#define Right_Neck__MASK 0x02u
#define Right_Neck__PORT 2u
#define Right_Neck__PRT CYREG_PRT2_PRT
#define Right_Neck__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Right_Neck__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Right_Neck__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Right_Neck__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Right_Neck__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Right_Neck__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Right_Neck__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Right_Neck__PS CYREG_PRT2_PS
#define Right_Neck__SHIFT 1u
#define Right_Neck__SLW CYREG_PRT2_SLW

/* Base_Rotate */
#define Base_Rotate__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Base_Rotate__0__MASK 0x04u
#define Base_Rotate__0__PC CYREG_PRT2_PC2
#define Base_Rotate__0__PORT 2u
#define Base_Rotate__0__SHIFT 2u
#define Base_Rotate__AG CYREG_PRT2_AG
#define Base_Rotate__AMUX CYREG_PRT2_AMUX
#define Base_Rotate__BIE CYREG_PRT2_BIE
#define Base_Rotate__BIT_MASK CYREG_PRT2_BIT_MASK
#define Base_Rotate__BYP CYREG_PRT2_BYP
#define Base_Rotate__CTL CYREG_PRT2_CTL
#define Base_Rotate__DM0 CYREG_PRT2_DM0
#define Base_Rotate__DM1 CYREG_PRT2_DM1
#define Base_Rotate__DM2 CYREG_PRT2_DM2
#define Base_Rotate__DR CYREG_PRT2_DR
#define Base_Rotate__INP_DIS CYREG_PRT2_INP_DIS
#define Base_Rotate__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Base_Rotate__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Base_Rotate__LCD_EN CYREG_PRT2_LCD_EN
#define Base_Rotate__MASK 0x04u
#define Base_Rotate__PORT 2u
#define Base_Rotate__PRT CYREG_PRT2_PRT
#define Base_Rotate__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Base_Rotate__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Base_Rotate__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Base_Rotate__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Base_Rotate__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Base_Rotate__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Base_Rotate__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Base_Rotate__PS CYREG_PRT2_PS
#define Base_Rotate__SHIFT 2u
#define Base_Rotate__SLW CYREG_PRT2_SLW

/* Left_Eyebrow_Horizontal */
#define Left_Eyebrow_Horizontal__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Left_Eyebrow_Horizontal__0__MASK 0x02u
#define Left_Eyebrow_Horizontal__0__PC CYREG_PRT0_PC1
#define Left_Eyebrow_Horizontal__0__PORT 0u
#define Left_Eyebrow_Horizontal__0__SHIFT 1u
#define Left_Eyebrow_Horizontal__AG CYREG_PRT0_AG
#define Left_Eyebrow_Horizontal__AMUX CYREG_PRT0_AMUX
#define Left_Eyebrow_Horizontal__BIE CYREG_PRT0_BIE
#define Left_Eyebrow_Horizontal__BIT_MASK CYREG_PRT0_BIT_MASK
#define Left_Eyebrow_Horizontal__BYP CYREG_PRT0_BYP
#define Left_Eyebrow_Horizontal__CTL CYREG_PRT0_CTL
#define Left_Eyebrow_Horizontal__DM0 CYREG_PRT0_DM0
#define Left_Eyebrow_Horizontal__DM1 CYREG_PRT0_DM1
#define Left_Eyebrow_Horizontal__DM2 CYREG_PRT0_DM2
#define Left_Eyebrow_Horizontal__DR CYREG_PRT0_DR
#define Left_Eyebrow_Horizontal__INP_DIS CYREG_PRT0_INP_DIS
#define Left_Eyebrow_Horizontal__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Left_Eyebrow_Horizontal__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Left_Eyebrow_Horizontal__LCD_EN CYREG_PRT0_LCD_EN
#define Left_Eyebrow_Horizontal__MASK 0x02u
#define Left_Eyebrow_Horizontal__PORT 0u
#define Left_Eyebrow_Horizontal__PRT CYREG_PRT0_PRT
#define Left_Eyebrow_Horizontal__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Left_Eyebrow_Horizontal__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Left_Eyebrow_Horizontal__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Left_Eyebrow_Horizontal__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Left_Eyebrow_Horizontal__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Left_Eyebrow_Horizontal__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Left_Eyebrow_Horizontal__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Left_Eyebrow_Horizontal__PS CYREG_PRT0_PS
#define Left_Eyebrow_Horizontal__SHIFT 1u
#define Left_Eyebrow_Horizontal__SLW CYREG_PRT0_SLW

/* Left_Eyebrow_PWMUDB */
#define Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define Left_Eyebrow_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define Left_Eyebrow_PWMUDB_genblk1_ctrlreg__7__POS 7
#define Left_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Left_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB07_CTL
#define Left_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define Left_Eyebrow_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB07_CTL
#define Left_Eyebrow_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define Left_Eyebrow_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define Left_Eyebrow_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Left_Eyebrow_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Left_Eyebrow_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB07_MSK
#define Left_Eyebrow_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define Left_Eyebrow_PWMUDB_genblk8_stsreg__0__POS 0
#define Left_Eyebrow_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define Left_Eyebrow_PWMUDB_genblk8_stsreg__1__POS 1
#define Left_Eyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Left_Eyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define Left_Eyebrow_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define Left_Eyebrow_PWMUDB_genblk8_stsreg__2__POS 2
#define Left_Eyebrow_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define Left_Eyebrow_PWMUDB_genblk8_stsreg__3__POS 3
#define Left_Eyebrow_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define Left_Eyebrow_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define Left_Eyebrow_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Left_Eyebrow_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Left_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Left_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define Left_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define Left_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB06_A0
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB06_A1
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB06_D0
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB06_D1
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB06_F0
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB06_F1
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB07_A0
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB07_A1
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB07_D0
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB07_D1
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB07_F0
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB07_F1
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL

/* Left_Eyebrow_Vertical */
#define Left_Eyebrow_Vertical__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Left_Eyebrow_Vertical__0__MASK 0x01u
#define Left_Eyebrow_Vertical__0__PC CYREG_PRT0_PC0
#define Left_Eyebrow_Vertical__0__PORT 0u
#define Left_Eyebrow_Vertical__0__SHIFT 0u
#define Left_Eyebrow_Vertical__AG CYREG_PRT0_AG
#define Left_Eyebrow_Vertical__AMUX CYREG_PRT0_AMUX
#define Left_Eyebrow_Vertical__BIE CYREG_PRT0_BIE
#define Left_Eyebrow_Vertical__BIT_MASK CYREG_PRT0_BIT_MASK
#define Left_Eyebrow_Vertical__BYP CYREG_PRT0_BYP
#define Left_Eyebrow_Vertical__CTL CYREG_PRT0_CTL
#define Left_Eyebrow_Vertical__DM0 CYREG_PRT0_DM0
#define Left_Eyebrow_Vertical__DM1 CYREG_PRT0_DM1
#define Left_Eyebrow_Vertical__DM2 CYREG_PRT0_DM2
#define Left_Eyebrow_Vertical__DR CYREG_PRT0_DR
#define Left_Eyebrow_Vertical__INP_DIS CYREG_PRT0_INP_DIS
#define Left_Eyebrow_Vertical__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Left_Eyebrow_Vertical__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Left_Eyebrow_Vertical__LCD_EN CYREG_PRT0_LCD_EN
#define Left_Eyebrow_Vertical__MASK 0x01u
#define Left_Eyebrow_Vertical__PORT 0u
#define Left_Eyebrow_Vertical__PRT CYREG_PRT0_PRT
#define Left_Eyebrow_Vertical__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Left_Eyebrow_Vertical__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Left_Eyebrow_Vertical__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Left_Eyebrow_Vertical__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Left_Eyebrow_Vertical__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Left_Eyebrow_Vertical__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Left_Eyebrow_Vertical__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Left_Eyebrow_Vertical__PS CYREG_PRT0_PS
#define Left_Eyebrow_Vertical__SHIFT 0u
#define Left_Eyebrow_Vertical__SLW CYREG_PRT0_SLW

/* Right_Eyebrow_Horizontal */
#define Right_Eyebrow_Horizontal__0__INTTYPE CYREG_PICU0_INTTYPE3
#define Right_Eyebrow_Horizontal__0__MASK 0x08u
#define Right_Eyebrow_Horizontal__0__PC CYREG_PRT0_PC3
#define Right_Eyebrow_Horizontal__0__PORT 0u
#define Right_Eyebrow_Horizontal__0__SHIFT 3u
#define Right_Eyebrow_Horizontal__AG CYREG_PRT0_AG
#define Right_Eyebrow_Horizontal__AMUX CYREG_PRT0_AMUX
#define Right_Eyebrow_Horizontal__BIE CYREG_PRT0_BIE
#define Right_Eyebrow_Horizontal__BIT_MASK CYREG_PRT0_BIT_MASK
#define Right_Eyebrow_Horizontal__BYP CYREG_PRT0_BYP
#define Right_Eyebrow_Horizontal__CTL CYREG_PRT0_CTL
#define Right_Eyebrow_Horizontal__DM0 CYREG_PRT0_DM0
#define Right_Eyebrow_Horizontal__DM1 CYREG_PRT0_DM1
#define Right_Eyebrow_Horizontal__DM2 CYREG_PRT0_DM2
#define Right_Eyebrow_Horizontal__DR CYREG_PRT0_DR
#define Right_Eyebrow_Horizontal__INP_DIS CYREG_PRT0_INP_DIS
#define Right_Eyebrow_Horizontal__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Right_Eyebrow_Horizontal__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Right_Eyebrow_Horizontal__LCD_EN CYREG_PRT0_LCD_EN
#define Right_Eyebrow_Horizontal__MASK 0x08u
#define Right_Eyebrow_Horizontal__PORT 0u
#define Right_Eyebrow_Horizontal__PRT CYREG_PRT0_PRT
#define Right_Eyebrow_Horizontal__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Right_Eyebrow_Horizontal__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Right_Eyebrow_Horizontal__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Right_Eyebrow_Horizontal__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Right_Eyebrow_Horizontal__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Right_Eyebrow_Horizontal__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Right_Eyebrow_Horizontal__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Right_Eyebrow_Horizontal__PS CYREG_PRT0_PS
#define Right_Eyebrow_Horizontal__SHIFT 3u
#define Right_Eyebrow_Horizontal__SLW CYREG_PRT0_SLW

/* Right_Eyebrow_PWMUDB */
#define Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Right_Eyebrow_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define Right_Eyebrow_PWMUDB_genblk1_ctrlreg__7__POS 7
#define Right_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Right_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define Right_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define Right_Eyebrow_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define Right_Eyebrow_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define Right_Eyebrow_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define Right_Eyebrow_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Right_Eyebrow_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Right_Eyebrow_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define Right_Eyebrow_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define Right_Eyebrow_PWMUDB_genblk8_stsreg__0__POS 0
#define Right_Eyebrow_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define Right_Eyebrow_PWMUDB_genblk8_stsreg__1__POS 1
#define Right_Eyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Right_Eyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define Right_Eyebrow_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define Right_Eyebrow_PWMUDB_genblk8_stsreg__2__POS 2
#define Right_Eyebrow_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define Right_Eyebrow_PWMUDB_genblk8_stsreg__3__POS 3
#define Right_Eyebrow_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define Right_Eyebrow_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB05_MSK
#define Right_Eyebrow_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Right_Eyebrow_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Right_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Right_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define Right_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define Right_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB05_ST
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB04_A0
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB04_A1
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB04_D0
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB04_D1
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB04_F0
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB04_F1
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB05_A0
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB05_A1
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB05_D0
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB05_D1
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB05_F0
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB05_F1
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL

/* Right_Eyebrow_Vertical */
#define Right_Eyebrow_Vertical__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Right_Eyebrow_Vertical__0__MASK 0x04u
#define Right_Eyebrow_Vertical__0__PC CYREG_PRT0_PC2
#define Right_Eyebrow_Vertical__0__PORT 0u
#define Right_Eyebrow_Vertical__0__SHIFT 2u
#define Right_Eyebrow_Vertical__AG CYREG_PRT0_AG
#define Right_Eyebrow_Vertical__AMUX CYREG_PRT0_AMUX
#define Right_Eyebrow_Vertical__BIE CYREG_PRT0_BIE
#define Right_Eyebrow_Vertical__BIT_MASK CYREG_PRT0_BIT_MASK
#define Right_Eyebrow_Vertical__BYP CYREG_PRT0_BYP
#define Right_Eyebrow_Vertical__CTL CYREG_PRT0_CTL
#define Right_Eyebrow_Vertical__DM0 CYREG_PRT0_DM0
#define Right_Eyebrow_Vertical__DM1 CYREG_PRT0_DM1
#define Right_Eyebrow_Vertical__DM2 CYREG_PRT0_DM2
#define Right_Eyebrow_Vertical__DR CYREG_PRT0_DR
#define Right_Eyebrow_Vertical__INP_DIS CYREG_PRT0_INP_DIS
#define Right_Eyebrow_Vertical__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Right_Eyebrow_Vertical__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Right_Eyebrow_Vertical__LCD_EN CYREG_PRT0_LCD_EN
#define Right_Eyebrow_Vertical__MASK 0x04u
#define Right_Eyebrow_Vertical__PORT 0u
#define Right_Eyebrow_Vertical__PRT CYREG_PRT0_PRT
#define Right_Eyebrow_Vertical__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Right_Eyebrow_Vertical__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Right_Eyebrow_Vertical__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Right_Eyebrow_Vertical__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Right_Eyebrow_Vertical__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Right_Eyebrow_Vertical__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Right_Eyebrow_Vertical__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Right_Eyebrow_Vertical__PS CYREG_PRT0_PS
#define Right_Eyebrow_Vertical__SHIFT 2u
#define Right_Eyebrow_Vertical__SLW CYREG_PRT0_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Design01"
#define CY_VERSION "PSoC Creator  3.3 DP1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 19u
#define CYDEV_CHIP_DIE_PSOC4A 11u
#define CYDEV_CHIP_DIE_PSOC5LP 18u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 11u
#define CYDEV_CHIP_MEMBER_4C 16u
#define CYDEV_CHIP_MEMBER_4D 7u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 12u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 10u
#define CYDEV_CHIP_MEMBER_4I 15u
#define CYDEV_CHIP_MEMBER_4J 8u
#define CYDEV_CHIP_MEMBER_4K 9u
#define CYDEV_CHIP_MEMBER_4L 14u
#define CYDEV_CHIP_MEMBER_4M 13u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 18u
#define CYDEV_CHIP_MEMBER_5B 17u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_ES 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
