<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="159" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="408" />
   <clocksource preferredWidth="407" />
   <frequency preferredWidth="390" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Project,Library,Project/Terasic Technologies Inc,Library/Terasic Technologies Inc" />
 <window width="1600" height="900" x="-1600" y="0" />
 <hdlexample language="VERILOG" />
</preferences>
