# DSD Assignment 2025 â€“ Vivado 2025.1

### Overview
This repository contains Verilog designs and testbenches for a Digital System Design (DSD) assignment using Xilinx Vivado 2025.1.  
The project demonstrates the design and simulation of:
- Basic Logic Gates
- Boolean Expressions
- Multiplexers
- Priority Encoder
- Decoder

### Tools Used
- **Vivado 2025.1**
- **Verilog HDL**
- **XSIM Simulator**

### Folder Structure
