// Seed: 3734945283
module module_0 (
    input tri id_0,
    input wor id_1,
    output tri1 id_2,
    output tri1 id_3,
    output supply0 id_4,
    output wand id_5,
    input uwire id_6,
    input supply0 id_7,
    input supply1 id_8,
    input tri1 id_9,
    output uwire id_10,
    output supply1 id_11,
    input tri1 id_12
);
  assign id_5 = -1'h0;
endmodule
module module_1 #(
    parameter id_1 = 32'd54,
    parameter id_8 = 32'd77
) (
    input tri1 id_0,
    output wor _id_1,
    output wand id_2,
    input supply0 id_3,
    input wor id_4,
    inout wire id_5[id_8 : id_1],
    output wand id_6,
    output uwire id_7,
    input wor _id_8,
    output wor id_9,
    input supply0 id_10
);
  logic id_12;
  ;
  logic id_13;
  ;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_6,
      id_9,
      id_6,
      id_5,
      id_5,
      id_5,
      id_0,
      id_5,
      id_2,
      id_7,
      id_5
  );
  assign modCall_1.id_3 = 0;
endmodule
