

================================================================
== Vitis HLS Report for 'process_phase_Pipeline_VITIS_LOOP_44_1'
================================================================
* Date:           Fri Feb 27 17:36:35 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        ml_kem_pqc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.380 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      264|      264|  0.879 us|  0.879 us|  256|  256|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_1  |      262|      262|         8|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.21>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 11 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %coeff_stream, void @empty_8, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %result_stream, void @empty_8, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mode_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mode_1" [mlkem_ip.cpp:39]   --->   Operation 14 'read' 'mode_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %i1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.body.split" [mlkem_ip.cpp:44]   --->   Operation 16 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i1_load = load i8 %i1" [mlkem_ip.cpp:44]   --->   Operation 17 'load' 'i1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.21ns)   --->   "%val = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %coeff_stream" [mlkem_ip.cpp:46]   --->   Operation 18 'read' 'val' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 19 [1/1] (0.76ns)   --->   "%i = add i8 %i1_load, i8 1" [mlkem_ip.cpp:44]   --->   Operation 19 'add' 'i' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.82ns)   --->   "%switch_ln49 = switch i32 %mode_1_read, void %if.else9, i32 0, void %if.then, i32 1, void %if.then5" [mlkem_ip.cpp:49]   --->   Operation 20 'switch' 'switch_ln49' <Predicate = true> <Delay = 0.82>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%u = shl i16 %val, i16 10" [./mlkem_types.h:51->mlkem_ip.cpp:57]   --->   Operation 21 'shl' 'u' <Predicate = (mode_1_read != 0 & mode_1_read != 1)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i16 %u" [./mlkem_types.h:52->mlkem_ip.cpp:57]   --->   Operation 22 'sext' 'sext_ln52' <Predicate = (mode_1_read != 0 & mode_1_read != 1)> <Delay = 0.00>
ST_1 : Operation 23 [3/3] (0.99ns) (grouped into DSP with root node t)   --->   "%mul_ln52 = mul i29 %sext_ln52, i29 536867583" [./mlkem_types.h:52->mlkem_ip.cpp:57]   --->   Operation 23 'mul' 'mul_ln52' <Predicate = (mode_1_read != 0 & mode_1_read != 1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (0.76ns)   --->   "%icmp_ln44 = icmp_eq  i8 %i1_load, i8 255" [mlkem_ip.cpp:44]   --->   Operation 24 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln44 = store i8 %i, i8 %i1" [mlkem_ip.cpp:44]   --->   Operation 25 'store' 'store_ln44' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.body.split, void %for.end.exitStub" [mlkem_ip.cpp:44]   --->   Operation 26 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.38>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [mlkem_ip.cpp:45]   --->   Operation 27 'specpipeline' 'specpipeline_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [mlkem_ip.cpp:44]   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [mlkem_ip.cpp:44]   --->   Operation 29 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i16 %val" [mlkem_ip.cpp:46]   --->   Operation 30 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln46_1 = sext i16 %val" [mlkem_ip.cpp:46]   --->   Operation 31 'sext' 'sext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.38ns)   --->   "%a_2 = mul i29 %sext_ln46, i29 2285" [mlkem_ip.cpp:54]   --->   Operation 32 'mul' 'a_2' <Predicate = (mode_1_read == 1)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln51_1 = trunc i29 %a_2" [./mlkem_types.h:51->mlkem_ip.cpp:54]   --->   Operation 33 'trunc' 'trunc_ln51_1' <Predicate = (mode_1_read == 1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.38ns)   --->   "%a_1 = mul i28 %sext_ln46_1, i28 1353" [mlkem_ip.cpp:51]   --->   Operation 34 'mul' 'a_1' <Predicate = (mode_1_read == 0)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i28 %a_1" [./mlkem_types.h:51->mlkem_ip.cpp:51]   --->   Operation 35 'trunc' 'trunc_ln51' <Predicate = (mode_1_read == 0)> <Delay = 0.00>
ST_2 : Operation 36 [2/3] (0.99ns) (grouped into DSP with root node t)   --->   "%mul_ln52 = mul i29 %sext_ln52, i29 536867583" [./mlkem_types.h:52->mlkem_ip.cpp:57]   --->   Operation 36 'mul' 'mul_ln52' <Predicate = (mode_1_read != 0 & mode_1_read != 1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.38>
ST_3 : Operation 37 [1/1] (2.38ns)   --->   "%u_2 = mul i16 %trunc_ln51_1, i16 62209" [./mlkem_types.h:51->mlkem_ip.cpp:54]   --->   Operation 37 'mul' 'u_2' <Predicate = (mode_1_read == 1)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (2.38ns)   --->   "%u_1 = mul i16 %trunc_ln51, i16 62209" [./mlkem_types.h:51->mlkem_ip.cpp:51]   --->   Operation 38 'mul' 'u_1' <Predicate = (mode_1_read == 0)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%a = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %val, i10 0" [mlkem_ip.cpp:57]   --->   Operation 39 'bitconcatenate' 'a' <Predicate = (mode_1_read != 0 & mode_1_read != 1)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i26 %a" [./mlkem_types.h:49->mlkem_ip.cpp:57]   --->   Operation 40 'sext' 'sext_ln49' <Predicate = (mode_1_read != 0 & mode_1_read != 1)> <Delay = 0.00>
ST_3 : Operation 41 [1/3] (0.00ns) (grouped into DSP with root node t)   --->   "%mul_ln52 = mul i29 %sext_ln52, i29 536867583" [./mlkem_types.h:52->mlkem_ip.cpp:57]   --->   Operation 41 'mul' 'mul_ln52' <Predicate = (mode_1_read != 0 & mode_1_read != 1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [2/2] (0.64ns) (root node of the DSP)   --->   "%t = add i29 %mul_ln52, i29 %sext_ln49" [./mlkem_types.h:52->mlkem_ip.cpp:57]   --->   Operation 42 'add' 't' <Predicate = (mode_1_read != 0 & mode_1_read != 1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln52_2 = sext i16 %u_2" [./mlkem_types.h:52->mlkem_ip.cpp:54]   --->   Operation 43 'sext' 'sext_ln52_2' <Predicate = (mode_1_read == 1)> <Delay = 0.00>
ST_4 : Operation 44 [3/3] (0.99ns) (grouped into DSP with root node t_2)   --->   "%mul_ln52_2 = mul i29 %sext_ln52_2, i29 536867583" [./mlkem_types.h:52->mlkem_ip.cpp:54]   --->   Operation 44 'mul' 'mul_ln52_2' <Predicate = (mode_1_read == 1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln52_1 = sext i16 %u_1" [./mlkem_types.h:52->mlkem_ip.cpp:51]   --->   Operation 45 'sext' 'sext_ln52_1' <Predicate = (mode_1_read == 0)> <Delay = 0.00>
ST_4 : Operation 46 [3/3] (0.99ns) (grouped into DSP with root node t_1)   --->   "%mul_ln52_1 = mul i29 %sext_ln52_1, i29 536867583" [./mlkem_types.h:52->mlkem_ip.cpp:51]   --->   Operation 46 'mul' 'mul_ln52_1' <Predicate = (mode_1_read == 0)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 47 [1/2] (0.64ns) (root node of the DSP)   --->   "%t = add i29 %mul_ln52, i29 %sext_ln49" [./mlkem_types.h:52->mlkem_ip.cpp:57]   --->   Operation 47 'add' 't' <Predicate = (mode_1_read != 0 & mode_1_read != 1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 48 [1/1] (0.47ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 48 'br' 'br_ln0' <Predicate = (mode_1_read != 0 & mode_1_read != 1)> <Delay = 0.47>

State 5 <SV = 4> <Delay = 0.99>
ST_5 : Operation 49 [2/3] (0.99ns) (grouped into DSP with root node t_2)   --->   "%mul_ln52_2 = mul i29 %sext_ln52_2, i29 536867583" [./mlkem_types.h:52->mlkem_ip.cpp:54]   --->   Operation 49 'mul' 'mul_ln52_2' <Predicate = (mode_1_read == 1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 50 [2/3] (0.99ns) (grouped into DSP with root node t_1)   --->   "%mul_ln52_1 = mul i29 %sext_ln52_1, i29 536867583" [./mlkem_types.h:52->mlkem_ip.cpp:51]   --->   Operation 50 'mul' 'mul_ln52_1' <Predicate = (mode_1_read == 0)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.64>
ST_6 : Operation 51 [1/3] (0.00ns) (grouped into DSP with root node t_2)   --->   "%mul_ln52_2 = mul i29 %sext_ln52_2, i29 536867583" [./mlkem_types.h:52->mlkem_ip.cpp:54]   --->   Operation 51 'mul' 'mul_ln52_2' <Predicate = (mode_1_read == 1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 52 [2/2] (0.64ns) (root node of the DSP)   --->   "%t_2 = add i29 %mul_ln52_2, i29 %a_2" [./mlkem_types.h:52->mlkem_ip.cpp:54]   --->   Operation 52 'add' 't_2' <Predicate = (mode_1_read == 1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i28 %a_1" [./mlkem_types.h:49->mlkem_ip.cpp:51]   --->   Operation 53 'sext' 'sext_ln49_1' <Predicate = (mode_1_read == 0)> <Delay = 0.00>
ST_6 : Operation 54 [1/3] (0.00ns) (grouped into DSP with root node t_1)   --->   "%mul_ln52_1 = mul i29 %sext_ln52_1, i29 536867583" [./mlkem_types.h:52->mlkem_ip.cpp:51]   --->   Operation 54 'mul' 'mul_ln52_1' <Predicate = (mode_1_read == 0)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 55 [2/2] (0.64ns) (root node of the DSP)   --->   "%t_1 = add i29 %mul_ln52_1, i29 %sext_ln49_1" [./mlkem_types.h:52->mlkem_ip.cpp:51]   --->   Operation 55 'add' 't_1' <Predicate = (mode_1_read == 0)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.64>
ST_7 : Operation 56 [1/2] (0.64ns) (root node of the DSP)   --->   "%t_2 = add i29 %mul_ln52_2, i29 %a_2" [./mlkem_types.h:52->mlkem_ip.cpp:54]   --->   Operation 56 'add' 't_2' <Predicate = (mode_1_read == 1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 57 [1/1] (0.47ns)   --->   "%br_ln55 = br void %for.inc" [mlkem_ip.cpp:55]   --->   Operation 57 'br' 'br_ln55' <Predicate = (mode_1_read == 1)> <Delay = 0.47>
ST_7 : Operation 58 [1/2] (0.64ns) (root node of the DSP)   --->   "%t_1 = add i29 %mul_ln52_1, i29 %sext_ln49_1" [./mlkem_types.h:52->mlkem_ip.cpp:51]   --->   Operation 58 'add' 't_1' <Predicate = (mode_1_read == 0)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 59 [1/1] (0.47ns)   --->   "%br_ln52 = br void %for.inc" [mlkem_ip.cpp:52]   --->   Operation 59 'br' 'br_ln52' <Predicate = (mode_1_read == 0)> <Delay = 0.47>

State 8 <SV = 7> <Delay = 1.21>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%result_1_in_in = phi i29 %t_1, void %if.then, i29 %t_2, void %if.then5, i29 %t, void %if.else9"   --->   Operation 60 'phi' 'result_1_in_in' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%result = partselect i13 @_ssdm_op_PartSelect.i13.i29.i32.i32, i29 %result_1_in_in, i32 16, i32 28" [./mlkem_types.h:53->mlkem_ip.cpp:57]   --->   Operation 61 'partselect' 'result' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i13 %result" [./mlkem_types.h:53->mlkem_ip.cpp:57]   --->   Operation 62 'sext' 'sext_ln53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (1.21ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %result_stream, i16 %sext_ln53" [mlkem_ip.cpp:59]   --->   Operation 63 'write' 'write_ln59' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_8 : Operation 64 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.42>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ coeff_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mode_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i1                     (alloca           ) [ 010000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
mode_1_read            (read             ) [ 011111111]
store_ln0              (store            ) [ 000000000]
br_ln44                (br               ) [ 000000000]
i1_load                (load             ) [ 000000000]
val                    (read             ) [ 011100000]
i                      (add              ) [ 000000000]
switch_ln49            (switch           ) [ 000000000]
u                      (shl              ) [ 000000000]
sext_ln52              (sext             ) [ 011100000]
icmp_ln44              (icmp             ) [ 011111111]
store_ln44             (store            ) [ 000000000]
br_ln44                (br               ) [ 000000000]
specpipeline_ln45      (specpipeline     ) [ 000000000]
speclooptripcount_ln44 (speclooptripcount) [ 000000000]
specloopname_ln44      (specloopname     ) [ 000000000]
sext_ln46              (sext             ) [ 000000000]
sext_ln46_1            (sext             ) [ 000000000]
a_2                    (mul              ) [ 010111110]
trunc_ln51_1           (trunc            ) [ 010100000]
a_1                    (mul              ) [ 010111100]
trunc_ln51             (trunc            ) [ 010100000]
u_2                    (mul              ) [ 010010000]
u_1                    (mul              ) [ 010010000]
a                      (bitconcatenate   ) [ 000000000]
sext_ln49              (sext             ) [ 010010000]
mul_ln52               (mul              ) [ 010010000]
sext_ln52_2            (sext             ) [ 010001100]
sext_ln52_1            (sext             ) [ 010001100]
t                      (add              ) [ 010011111]
br_ln0                 (br               ) [ 010011111]
mul_ln52_2             (mul              ) [ 010000010]
sext_ln49_1            (sext             ) [ 010000010]
mul_ln52_1             (mul              ) [ 010000010]
t_2                    (add              ) [ 010010011]
br_ln55                (br               ) [ 010010011]
t_1                    (add              ) [ 010010011]
br_ln52                (br               ) [ 010010011]
result_1_in_in         (phi              ) [ 010000001]
result                 (partselect       ) [ 000000000]
sext_ln53              (sext             ) [ 000000000]
write_ln59             (write            ) [ 000000000]
ret_ln0                (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="coeff_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mode_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="result_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="mode_1_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_1_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="val_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln59_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="0" index="2" bw="13" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/8 "/>
</bind>
</comp>

<comp id="83" class="1005" name="result_1_in_in_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="29" slack="2147483647"/>
<pin id="85" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opset="result_1_in_in (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="result_1_in_in_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="29" slack="1"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="29" slack="1"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="4" bw="29" slack="4"/>
<pin id="92" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="6" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_1_in_in/8 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln0_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="i1_load_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="8" slack="0"/>
<pin id="101" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i1_load/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="u_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="5" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="u/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sext_ln52_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln52/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln44_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln44_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="sext_ln46_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="1"/>
<pin id="131" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sext_ln46_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="1"/>
<pin id="134" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_1/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="a_2_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="0"/>
<pin id="137" dir="0" index="1" bw="13" slack="0"/>
<pin id="138" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="a_2/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="trunc_ln51_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="29" slack="0"/>
<pin id="143" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51_1/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="a_1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="0" index="1" bw="12" slack="0"/>
<pin id="148" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="a_1/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="trunc_ln51_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="28" slack="0"/>
<pin id="153" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="u_2_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="1"/>
<pin id="157" dir="0" index="1" bw="13" slack="0"/>
<pin id="158" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="u_2/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="u_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="1"/>
<pin id="162" dir="0" index="1" bw="13" slack="0"/>
<pin id="163" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="u_1/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="a_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="26" slack="0"/>
<pin id="167" dir="0" index="1" bw="16" slack="2"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="a/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sext_ln49_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="26" slack="0"/>
<pin id="174" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sext_ln52_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="1"/>
<pin id="178" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln52_2/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="sext_ln52_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="1"/>
<pin id="181" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln52_1/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="sext_ln49_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="28" slack="4"/>
<pin id="184" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49_1/6 "/>
</bind>
</comp>

<comp id="185" class="1004" name="result_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="13" slack="0"/>
<pin id="187" dir="0" index="1" bw="29" slack="0"/>
<pin id="188" dir="0" index="2" bw="6" slack="0"/>
<pin id="189" dir="0" index="3" bw="6" slack="0"/>
<pin id="190" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result/8 "/>
</bind>
</comp>

<comp id="195" class="1004" name="sext_ln53_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="13" slack="0"/>
<pin id="197" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53/8 "/>
</bind>
</comp>

<comp id="200" class="1007" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="13" slack="0"/>
<pin id="203" dir="0" index="2" bw="26" slack="0"/>
<pin id="204" dir="1" index="3" bw="29" slack="4"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln52/1 t/3 "/>
</bind>
</comp>

<comp id="208" class="1007" name="grp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="13" slack="0"/>
<pin id="211" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln52_2/4 t_2/6 "/>
</bind>
</comp>

<comp id="215" class="1007" name="grp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="0"/>
<pin id="217" dir="0" index="1" bw="13" slack="0"/>
<pin id="218" dir="0" index="2" bw="28" slack="0"/>
<pin id="219" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln52_1/4 t_1/6 "/>
</bind>
</comp>

<comp id="223" class="1005" name="i1_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="230" class="1005" name="mode_1_read_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="mode_1_read "/>
</bind>
</comp>

<comp id="234" class="1005" name="val_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="1"/>
<pin id="236" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="241" class="1005" name="sext_ln52_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="29" slack="1"/>
<pin id="243" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln52 "/>
</bind>
</comp>

<comp id="246" class="1005" name="icmp_ln44_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="7"/>
<pin id="248" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln44 "/>
</bind>
</comp>

<comp id="250" class="1005" name="a_2_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="29" slack="4"/>
<pin id="252" dir="1" index="1" bw="29" slack="4"/>
</pin_list>
<bind>
<opset="a_2 "/>
</bind>
</comp>

<comp id="255" class="1005" name="trunc_ln51_1_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="1"/>
<pin id="257" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln51_1 "/>
</bind>
</comp>

<comp id="260" class="1005" name="a_1_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="28" slack="4"/>
<pin id="262" dir="1" index="1" bw="28" slack="4"/>
</pin_list>
<bind>
<opset="a_1 "/>
</bind>
</comp>

<comp id="265" class="1005" name="trunc_ln51_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="1"/>
<pin id="267" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln51 "/>
</bind>
</comp>

<comp id="270" class="1005" name="u_2_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="1"/>
<pin id="272" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="u_2 "/>
</bind>
</comp>

<comp id="275" class="1005" name="u_1_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="1"/>
<pin id="277" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="u_1 "/>
</bind>
</comp>

<comp id="280" class="1005" name="sext_ln49_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="29" slack="1"/>
<pin id="282" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln49 "/>
</bind>
</comp>

<comp id="285" class="1005" name="sext_ln52_2_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="29" slack="1"/>
<pin id="287" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln52_2 "/>
</bind>
</comp>

<comp id="290" class="1005" name="sext_ln52_1_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="29" slack="1"/>
<pin id="292" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln52_1 "/>
</bind>
</comp>

<comp id="295" class="1005" name="t_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="29" slack="4"/>
<pin id="297" dir="1" index="1" bw="29" slack="4"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="300" class="1005" name="sext_ln49_1_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="29" slack="1"/>
<pin id="302" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln49_1 "/>
</bind>
</comp>

<comp id="305" class="1005" name="t_2_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="29" slack="1"/>
<pin id="307" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="t_2 "/>
</bind>
</comp>

<comp id="310" class="1005" name="t_1_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="29" slack="1"/>
<pin id="312" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="t_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="22" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="58" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="99" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="70" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="108" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="99" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="30" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="102" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="42" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="135" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="132" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="44" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="145" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="46" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="46" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="48" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="50" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="175"><net_src comp="165" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="191"><net_src comp="52" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="86" pin="6"/><net_sink comp="185" pin=1"/></net>

<net id="193"><net_src comp="54" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="194"><net_src comp="56" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="198"><net_src comp="185" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="205"><net_src comp="114" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="28" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="172" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="213"><net_src comp="176" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="28" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="179" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="28" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="182" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="226"><net_src comp="60" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="229"><net_src comp="223" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="233"><net_src comp="64" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="70" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="240"><net_src comp="234" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="244"><net_src comp="114" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="249"><net_src comp="118" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="135" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="258"><net_src comp="141" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="263"><net_src comp="145" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="268"><net_src comp="151" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="273"><net_src comp="155" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="278"><net_src comp="160" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="283"><net_src comp="172" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="288"><net_src comp="176" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="293"><net_src comp="179" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="298"><net_src comp="200" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="86" pin=4"/></net>

<net id="303"><net_src comp="182" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="308"><net_src comp="208" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="313"><net_src comp="215" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="86" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_stream | {8 }
 - Input state : 
	Port: process_phase_Pipeline_VITIS_LOOP_44_1 : coeff_stream | {1 }
	Port: process_phase_Pipeline_VITIS_LOOP_44_1 : mode_1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i1_load : 1
		i : 2
		mul_ln52 : 1
		icmp_ln44 : 2
		store_ln44 : 3
		br_ln44 : 3
	State 2
		a_2 : 1
		trunc_ln51_1 : 2
		a_1 : 1
		trunc_ln51 : 2
	State 3
		sext_ln49 : 1
		t : 2
	State 4
		mul_ln52_2 : 1
		mul_ln52_1 : 1
	State 5
	State 6
		t_2 : 1
		t_1 : 1
	State 7
	State 8
		result : 1
		sext_ln53 : 2
		write_ln59 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |       a_2_fu_135       |    1    |    0    |    5    |
|    mul   |       a_1_fu_145       |    1    |    0    |    5    |
|          |       u_2_fu_155       |    1    |    0    |    5    |
|          |       u_1_fu_160       |    1    |    0    |    5    |
|----------|------------------------|---------|---------|---------|
|    add   |        i_fu_102        |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln44_fu_118    |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_200       |    1    |    0    |    0    |
|  muladd  |       grp_fu_208       |    1    |    0    |    0    |
|          |       grp_fu_215       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   read   | mode_1_read_read_fu_64 |    0    |    0    |    0    |
|          |     val_read_fu_70     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln59_write_fu_76 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|    shl   |        u_fu_108        |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln52_fu_114    |    0    |    0    |    0    |
|          |    sext_ln46_fu_129    |    0    |    0    |    0    |
|          |   sext_ln46_1_fu_132   |    0    |    0    |    0    |
|   sext   |    sext_ln49_fu_172    |    0    |    0    |    0    |
|          |   sext_ln52_2_fu_176   |    0    |    0    |    0    |
|          |   sext_ln52_1_fu_179   |    0    |    0    |    0    |
|          |   sext_ln49_1_fu_182   |    0    |    0    |    0    |
|          |    sext_ln53_fu_195    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |   trunc_ln51_1_fu_141  |    0    |    0    |    0    |
|          |    trunc_ln51_fu_151   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|        a_fu_165        |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|      result_fu_185     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    7    |    0    |    50   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     a_1_reg_260     |   28   |
|     a_2_reg_250     |   29   |
|      i1_reg_223     |    8   |
|  icmp_ln44_reg_246  |    1   |
| mode_1_read_reg_230 |   32   |
|result_1_in_in_reg_83|   29   |
| sext_ln49_1_reg_300 |   29   |
|  sext_ln49_reg_280  |   29   |
| sext_ln52_1_reg_290 |   29   |
| sext_ln52_2_reg_285 |   29   |
|  sext_ln52_reg_241  |   29   |
|     t_1_reg_310     |   29   |
|     t_2_reg_305     |   29   |
|      t_reg_295      |   29   |
| trunc_ln51_1_reg_255|   16   |
|  trunc_ln51_reg_265 |   16   |
|     u_1_reg_275     |   16   |
|     u_2_reg_270     |   16   |
|     val_reg_234     |   16   |
+---------------------+--------+
|        Total        |   439  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_200 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
| grp_fu_200 |  p1  |   2  |  13  |   26   ||    0    ||    9    |
| grp_fu_208 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
| grp_fu_208 |  p1  |   2  |  13  |   26   ||    0    ||    9    |
| grp_fu_215 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
| grp_fu_215 |  p1  |   2  |  13  |   26   ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   174  ||  2.562  ||    0    ||    54   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    -   |    0   |   50   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    0   |   54   |
|  Register |    -   |    -   |   439  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |    2   |   439  |   104  |
+-----------+--------+--------+--------+--------+
