{
    "line_num": [
        [
            127,
            127
        ],
        [
            124,
            124
        ],
        [
            118,
            120
        ],
        [
            114,
            117
        ],
        [
            110,
            113
        ],
        [
            106,
            107
        ],
        [
            105,
            105
        ]
    ],
    "blocks": [
        "  assign pd_out = pd_out_r;",
        "  always @(posedge clk) pd_out_r <= #TCQ pos_edge_samp;",
        "    always @(posedge clk) begin\n      pos_edge_samp <= q1_delayed;\n    end",
        "    always @(posedge clk) begin\n      rising_clk_seen = 1'b1;\n      if (rising_clk_seen) q1_delayed <= q1;\n    end",
        "    always @(posedge mmcm_ps_clk) begin\n      rising_clk_seen <= 1'b0;\n      q1_delayed <= 1'bx;\n    end",
        "    always @(posedge clk) pos_edge_samp <= #TCQ q1;\n  end else begin : eXes",
        "  generate if (SIM_CAL_OPTION == \"NONE\" || POC_USE_METASTABLE_SAMP == \"TRUE\") begin : no_eXes"
    ]
}