{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1412872844281 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1412872844281 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 09 11:40:44 2014 " "Processing started: Thu Oct 09 11:40:44 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1412872844281 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1412872844281 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ExternalRam -c DE2_115_TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off ExternalRam -c DE2_115_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1412872844282 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1412872845072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_7segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_7segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_7segment-behavioral " "Found design unit 1: Display_7segment-behavioral" {  } { { "Display_7segment.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/FPGA-Labs/Lab 2/Q5/PART4/Display_7segment.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412872845622 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_7segment " "Found entity 1: Display_7segment" {  } { { "Display_7segment.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/FPGA-Labs/Lab 2/Q5/PART4/Display_7segment.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412872845622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412872845622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debounce-Behavioral " "Found design unit 1: Debounce-Behavioral" {  } { { "Debounce.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/FPGA-Labs/Lab 2/Q5/PART4/Debounce.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412872845627 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/FPGA-Labs/Lab 2/Q5/PART4/Debounce.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412872845627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412872845627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_8-behavioral " "Found design unit 1: Reg_8-behavioral" {  } { { "Reg_8.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/FPGA-Labs/Lab 2/Q5/PART4/Reg_8.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412872845632 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_8 " "Found entity 1: Reg_8" {  } { { "Reg_8.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/FPGA-Labs/Lab 2/Q5/PART4/Reg_8.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412872845632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412872845632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_115_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_115_TOP-structural " "Found design unit 1: DE2_115_TOP-structural" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412872845637 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_TOP " "Found entity 1: DE2_115_TOP" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412872845637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412872845637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_5-behavioral " "Found design unit 1: Reg_5-behavioral" {  } { { "Reg_5.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/FPGA-Labs/Lab 2/Q5/PART4/Reg_5.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412872845642 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_5 " "Found entity 1: Reg_5" {  } { { "Reg_5.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/FPGA-Labs/Lab 2/Q5/PART4/Reg_5.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412872845642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412872845642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_1-behavioral " "Found design unit 1: Reg_1-behavioral" {  } { { "Reg_1.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/FPGA-Labs/Lab 2/Q5/PART4/Reg_1.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412872845646 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_1 " "Found entity 1: Reg_1" {  } { { "Reg_1.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/FPGA-Labs/Lab 2/Q5/PART4/Reg_1.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412872845646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412872845646 ""}
{ "Error" "EVRFX_VHDL_ERROR_TYPE_CONVERSION_MISMATCH_WITH_TARGET_TYPE" "UNSIGNED std_logic_vector DE2_115_TOP.vhd(130) " "VHDL Type Conversion error at DE2_115_TOP.vhd(130): converted type of object near text or symbol \"UNSIGNED\" must match std_logic_vector type of target object" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/FPGA-Labs/Lab 2/Q5/PART4/DE2_115_TOP.vhd" 130 0 0 } }  } 0 10409 "VHDL Type Conversion error at %3!s!: converted type of object near text or symbol \"%1!s!\" must match %2!s! type of target object" 0 0 "Quartus II" 0 -1 1412872845647 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1412872845807 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 09 11:40:45 2014 " "Processing ended: Thu Oct 09 11:40:45 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1412872845807 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1412872845807 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1412872845807 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1412872845807 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1412872846450 ""}
