// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "flat.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic flat::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic flat::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<5> flat::ap_ST_fsm_state1 = "1";
const sc_lv<5> flat::ap_ST_fsm_state2 = "10";
const sc_lv<5> flat::ap_ST_fsm_state3 = "100";
const sc_lv<5> flat::ap_ST_fsm_state4 = "1000";
const sc_lv<5> flat::ap_ST_fsm_state5 = "10000";
const sc_lv<32> flat::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> flat::ap_const_lv32_1 = "1";
const sc_lv<1> flat::ap_const_lv1_0 = "0";
const sc_lv<32> flat::ap_const_lv32_2 = "10";
const sc_lv<32> flat::ap_const_lv32_3 = "11";
const sc_lv<32> flat::ap_const_lv32_4 = "100";
const sc_lv<9> flat::ap_const_lv9_0 = "000000000";
const sc_lv<1> flat::ap_const_lv1_1 = "1";
const sc_lv<3> flat::ap_const_lv3_0 = "000";
const sc_lv<5> flat::ap_const_lv5_0 = "00000";
const sc_lv<3> flat::ap_const_lv3_5 = "101";
const sc_lv<3> flat::ap_const_lv3_1 = "1";
const sc_lv<9> flat::ap_const_lv9_50 = "1010000";
const sc_lv<2> flat::ap_const_lv2_0 = "00";
const sc_lv<9> flat::ap_const_lv9_10 = "10000";
const sc_lv<5> flat::ap_const_lv5_10 = "10000";
const sc_lv<5> flat::ap_const_lv5_1 = "1";
const sc_lv<9> flat::ap_const_lv9_1 = "1";
const bool flat::ap_const_boolean_1 = true;

flat::flat(sc_module_name name) : sc_module(name), mVcdFile(0) {
    cnn_mux_255_14_1_1_U263 = new cnn_mux_255_14_1_1<1,1,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,5,14>("cnn_mux_255_14_1_1_U263");
    cnn_mux_255_14_1_1_U263->din0(max_pool_out_0_0_V_q0);
    cnn_mux_255_14_1_1_U263->din1(max_pool_out_0_1_V_q0);
    cnn_mux_255_14_1_1_U263->din2(max_pool_out_0_2_V_q0);
    cnn_mux_255_14_1_1_U263->din3(max_pool_out_0_3_V_q0);
    cnn_mux_255_14_1_1_U263->din4(max_pool_out_0_4_V_q0);
    cnn_mux_255_14_1_1_U263->din5(max_pool_out_1_0_V_q0);
    cnn_mux_255_14_1_1_U263->din6(max_pool_out_1_1_V_q0);
    cnn_mux_255_14_1_1_U263->din7(max_pool_out_1_2_V_q0);
    cnn_mux_255_14_1_1_U263->din8(max_pool_out_1_3_V_q0);
    cnn_mux_255_14_1_1_U263->din9(max_pool_out_1_4_V_q0);
    cnn_mux_255_14_1_1_U263->din10(max_pool_out_2_0_V_q0);
    cnn_mux_255_14_1_1_U263->din11(max_pool_out_2_1_V_q0);
    cnn_mux_255_14_1_1_U263->din12(max_pool_out_2_2_V_q0);
    cnn_mux_255_14_1_1_U263->din13(max_pool_out_2_3_V_q0);
    cnn_mux_255_14_1_1_U263->din14(max_pool_out_2_4_V_q0);
    cnn_mux_255_14_1_1_U263->din15(max_pool_out_3_0_V_q0);
    cnn_mux_255_14_1_1_U263->din16(max_pool_out_3_1_V_q0);
    cnn_mux_255_14_1_1_U263->din17(max_pool_out_3_2_V_q0);
    cnn_mux_255_14_1_1_U263->din18(max_pool_out_3_3_V_q0);
    cnn_mux_255_14_1_1_U263->din19(max_pool_out_3_4_V_q0);
    cnn_mux_255_14_1_1_U263->din20(max_pool_out_4_0_V_q0);
    cnn_mux_255_14_1_1_U263->din21(max_pool_out_4_1_V_q0);
    cnn_mux_255_14_1_1_U263->din22(max_pool_out_4_2_V_q0);
    cnn_mux_255_14_1_1_U263->din23(max_pool_out_4_3_V_q0);
    cnn_mux_255_14_1_1_U263->din24(max_pool_out_4_4_V_q0);
    cnn_mux_255_14_1_1_U263->din25(add_ln203_reg_713);
    cnn_mux_255_14_1_1_U263->dout(tmp_1_fu_615_p27);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln15_1_fu_671_p2);
    sensitive << ( i_2_reg_481 );

    SC_METHOD(thread_add_ln15_fu_545_p2);
    sensitive << ( i_1_reg_459 );

    SC_METHOD(thread_add_ln203_1_fu_555_p2);
    sensitive << ( zext_ln203_reg_690 );
    sensitive << ( zext_ln203_1_fu_551_p1 );

    SC_METHOD(thread_add_ln203_fu_564_p2);
    sensitive << ( shl_ln_reg_695 );
    sensitive << ( zext_ln203_2_fu_560_p1 );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln6_fu_503_p2 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln6_fu_503_p2 );

    SC_METHOD(thread_c_fu_539_p2);
    sensitive << ( c_0_reg_470 );

    SC_METHOD(thread_f_fu_575_p2);
    sensitive << ( f_0_reg_492 );

    SC_METHOD(thread_flat_array_V_address0);
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( zext_ln14_fu_610_p1 );

    SC_METHOD(thread_flat_array_V_ce0);
    sensitive << ( ap_CS_fsm_state5 );

    SC_METHOD(thread_flat_array_V_d0);
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( tmp_1_fu_615_p27 );

    SC_METHOD(thread_flat_array_V_we0);
    sensitive << ( ap_CS_fsm_state5 );

    SC_METHOD(thread_i_fu_515_p2);
    sensitive << ( i_0_reg_436 );

    SC_METHOD(thread_icmp_ln12_fu_569_p2);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( f_0_reg_492 );

    SC_METHOD(thread_icmp_ln6_fu_503_p2);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( r_0_reg_448 );

    SC_METHOD(thread_icmp_ln9_fu_533_p2);
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( c_0_reg_470 );

    SC_METHOD(thread_max_pool_out_0_0_V_address0);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( zext_ln14_1_fu_581_p1 );

    SC_METHOD(thread_max_pool_out_0_0_V_ce0);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_max_pool_out_0_1_V_address0);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( zext_ln14_1_fu_581_p1 );

    SC_METHOD(thread_max_pool_out_0_1_V_ce0);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_max_pool_out_0_2_V_address0);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( zext_ln14_1_fu_581_p1 );

    SC_METHOD(thread_max_pool_out_0_2_V_ce0);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_max_pool_out_0_3_V_address0);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( zext_ln14_1_fu_581_p1 );

    SC_METHOD(thread_max_pool_out_0_3_V_ce0);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_max_pool_out_0_4_V_address0);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( zext_ln14_1_fu_581_p1 );

    SC_METHOD(thread_max_pool_out_0_4_V_ce0);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_max_pool_out_1_0_V_address0);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( zext_ln14_1_fu_581_p1 );

    SC_METHOD(thread_max_pool_out_1_0_V_ce0);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_max_pool_out_1_1_V_address0);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( zext_ln14_1_fu_581_p1 );

    SC_METHOD(thread_max_pool_out_1_1_V_ce0);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_max_pool_out_1_2_V_address0);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( zext_ln14_1_fu_581_p1 );

    SC_METHOD(thread_max_pool_out_1_2_V_ce0);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_max_pool_out_1_3_V_address0);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( zext_ln14_1_fu_581_p1 );

    SC_METHOD(thread_max_pool_out_1_3_V_ce0);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_max_pool_out_1_4_V_address0);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( zext_ln14_1_fu_581_p1 );

    SC_METHOD(thread_max_pool_out_1_4_V_ce0);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_max_pool_out_2_0_V_address0);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( zext_ln14_1_fu_581_p1 );

    SC_METHOD(thread_max_pool_out_2_0_V_ce0);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_max_pool_out_2_1_V_address0);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( zext_ln14_1_fu_581_p1 );

    SC_METHOD(thread_max_pool_out_2_1_V_ce0);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_max_pool_out_2_2_V_address0);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( zext_ln14_1_fu_581_p1 );

    SC_METHOD(thread_max_pool_out_2_2_V_ce0);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_max_pool_out_2_3_V_address0);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( zext_ln14_1_fu_581_p1 );

    SC_METHOD(thread_max_pool_out_2_3_V_ce0);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_max_pool_out_2_4_V_address0);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( zext_ln14_1_fu_581_p1 );

    SC_METHOD(thread_max_pool_out_2_4_V_ce0);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_max_pool_out_3_0_V_address0);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( zext_ln14_1_fu_581_p1 );

    SC_METHOD(thread_max_pool_out_3_0_V_ce0);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_max_pool_out_3_1_V_address0);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( zext_ln14_1_fu_581_p1 );

    SC_METHOD(thread_max_pool_out_3_1_V_ce0);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_max_pool_out_3_2_V_address0);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( zext_ln14_1_fu_581_p1 );

    SC_METHOD(thread_max_pool_out_3_2_V_ce0);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_max_pool_out_3_3_V_address0);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( zext_ln14_1_fu_581_p1 );

    SC_METHOD(thread_max_pool_out_3_3_V_ce0);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_max_pool_out_3_4_V_address0);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( zext_ln14_1_fu_581_p1 );

    SC_METHOD(thread_max_pool_out_3_4_V_ce0);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_max_pool_out_4_0_V_address0);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( zext_ln14_1_fu_581_p1 );

    SC_METHOD(thread_max_pool_out_4_0_V_ce0);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_max_pool_out_4_1_V_address0);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( zext_ln14_1_fu_581_p1 );

    SC_METHOD(thread_max_pool_out_4_1_V_ce0);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_max_pool_out_4_2_V_address0);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( zext_ln14_1_fu_581_p1 );

    SC_METHOD(thread_max_pool_out_4_2_V_ce0);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_max_pool_out_4_3_V_address0);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( zext_ln14_1_fu_581_p1 );

    SC_METHOD(thread_max_pool_out_4_3_V_ce0);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_max_pool_out_4_4_V_address0);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( zext_ln14_1_fu_581_p1 );

    SC_METHOD(thread_max_pool_out_4_4_V_ce0);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_r_fu_509_p2);
    sensitive << ( r_0_reg_448 );

    SC_METHOD(thread_shl_ln_fu_525_p3);
    sensitive << ( r_0_reg_448 );

    SC_METHOD(thread_zext_ln14_1_fu_581_p1);
    sensitive << ( f_0_reg_492 );

    SC_METHOD(thread_zext_ln14_fu_610_p1);
    sensitive << ( i_2_reg_481 );

    SC_METHOD(thread_zext_ln203_1_fu_551_p1);
    sensitive << ( c_0_reg_470 );

    SC_METHOD(thread_zext_ln203_2_fu_560_p1);
    sensitive << ( add_ln203_1_fu_555_p2 );

    SC_METHOD(thread_zext_ln203_fu_521_p1);
    sensitive << ( r_0_reg_448 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln6_fu_503_p2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( icmp_ln9_fu_533_p2 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( icmp_ln12_fu_569_p2 );

    ap_CS_fsm = "00001";
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "flat_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, max_pool_out_0_0_V_address0, "(port)max_pool_out_0_0_V_address0");
    sc_trace(mVcdFile, max_pool_out_0_0_V_ce0, "(port)max_pool_out_0_0_V_ce0");
    sc_trace(mVcdFile, max_pool_out_0_0_V_q0, "(port)max_pool_out_0_0_V_q0");
    sc_trace(mVcdFile, max_pool_out_0_1_V_address0, "(port)max_pool_out_0_1_V_address0");
    sc_trace(mVcdFile, max_pool_out_0_1_V_ce0, "(port)max_pool_out_0_1_V_ce0");
    sc_trace(mVcdFile, max_pool_out_0_1_V_q0, "(port)max_pool_out_0_1_V_q0");
    sc_trace(mVcdFile, max_pool_out_0_2_V_address0, "(port)max_pool_out_0_2_V_address0");
    sc_trace(mVcdFile, max_pool_out_0_2_V_ce0, "(port)max_pool_out_0_2_V_ce0");
    sc_trace(mVcdFile, max_pool_out_0_2_V_q0, "(port)max_pool_out_0_2_V_q0");
    sc_trace(mVcdFile, max_pool_out_0_3_V_address0, "(port)max_pool_out_0_3_V_address0");
    sc_trace(mVcdFile, max_pool_out_0_3_V_ce0, "(port)max_pool_out_0_3_V_ce0");
    sc_trace(mVcdFile, max_pool_out_0_3_V_q0, "(port)max_pool_out_0_3_V_q0");
    sc_trace(mVcdFile, max_pool_out_0_4_V_address0, "(port)max_pool_out_0_4_V_address0");
    sc_trace(mVcdFile, max_pool_out_0_4_V_ce0, "(port)max_pool_out_0_4_V_ce0");
    sc_trace(mVcdFile, max_pool_out_0_4_V_q0, "(port)max_pool_out_0_4_V_q0");
    sc_trace(mVcdFile, max_pool_out_1_0_V_address0, "(port)max_pool_out_1_0_V_address0");
    sc_trace(mVcdFile, max_pool_out_1_0_V_ce0, "(port)max_pool_out_1_0_V_ce0");
    sc_trace(mVcdFile, max_pool_out_1_0_V_q0, "(port)max_pool_out_1_0_V_q0");
    sc_trace(mVcdFile, max_pool_out_1_1_V_address0, "(port)max_pool_out_1_1_V_address0");
    sc_trace(mVcdFile, max_pool_out_1_1_V_ce0, "(port)max_pool_out_1_1_V_ce0");
    sc_trace(mVcdFile, max_pool_out_1_1_V_q0, "(port)max_pool_out_1_1_V_q0");
    sc_trace(mVcdFile, max_pool_out_1_2_V_address0, "(port)max_pool_out_1_2_V_address0");
    sc_trace(mVcdFile, max_pool_out_1_2_V_ce0, "(port)max_pool_out_1_2_V_ce0");
    sc_trace(mVcdFile, max_pool_out_1_2_V_q0, "(port)max_pool_out_1_2_V_q0");
    sc_trace(mVcdFile, max_pool_out_1_3_V_address0, "(port)max_pool_out_1_3_V_address0");
    sc_trace(mVcdFile, max_pool_out_1_3_V_ce0, "(port)max_pool_out_1_3_V_ce0");
    sc_trace(mVcdFile, max_pool_out_1_3_V_q0, "(port)max_pool_out_1_3_V_q0");
    sc_trace(mVcdFile, max_pool_out_1_4_V_address0, "(port)max_pool_out_1_4_V_address0");
    sc_trace(mVcdFile, max_pool_out_1_4_V_ce0, "(port)max_pool_out_1_4_V_ce0");
    sc_trace(mVcdFile, max_pool_out_1_4_V_q0, "(port)max_pool_out_1_4_V_q0");
    sc_trace(mVcdFile, max_pool_out_2_0_V_address0, "(port)max_pool_out_2_0_V_address0");
    sc_trace(mVcdFile, max_pool_out_2_0_V_ce0, "(port)max_pool_out_2_0_V_ce0");
    sc_trace(mVcdFile, max_pool_out_2_0_V_q0, "(port)max_pool_out_2_0_V_q0");
    sc_trace(mVcdFile, max_pool_out_2_1_V_address0, "(port)max_pool_out_2_1_V_address0");
    sc_trace(mVcdFile, max_pool_out_2_1_V_ce0, "(port)max_pool_out_2_1_V_ce0");
    sc_trace(mVcdFile, max_pool_out_2_1_V_q0, "(port)max_pool_out_2_1_V_q0");
    sc_trace(mVcdFile, max_pool_out_2_2_V_address0, "(port)max_pool_out_2_2_V_address0");
    sc_trace(mVcdFile, max_pool_out_2_2_V_ce0, "(port)max_pool_out_2_2_V_ce0");
    sc_trace(mVcdFile, max_pool_out_2_2_V_q0, "(port)max_pool_out_2_2_V_q0");
    sc_trace(mVcdFile, max_pool_out_2_3_V_address0, "(port)max_pool_out_2_3_V_address0");
    sc_trace(mVcdFile, max_pool_out_2_3_V_ce0, "(port)max_pool_out_2_3_V_ce0");
    sc_trace(mVcdFile, max_pool_out_2_3_V_q0, "(port)max_pool_out_2_3_V_q0");
    sc_trace(mVcdFile, max_pool_out_2_4_V_address0, "(port)max_pool_out_2_4_V_address0");
    sc_trace(mVcdFile, max_pool_out_2_4_V_ce0, "(port)max_pool_out_2_4_V_ce0");
    sc_trace(mVcdFile, max_pool_out_2_4_V_q0, "(port)max_pool_out_2_4_V_q0");
    sc_trace(mVcdFile, max_pool_out_3_0_V_address0, "(port)max_pool_out_3_0_V_address0");
    sc_trace(mVcdFile, max_pool_out_3_0_V_ce0, "(port)max_pool_out_3_0_V_ce0");
    sc_trace(mVcdFile, max_pool_out_3_0_V_q0, "(port)max_pool_out_3_0_V_q0");
    sc_trace(mVcdFile, max_pool_out_3_1_V_address0, "(port)max_pool_out_3_1_V_address0");
    sc_trace(mVcdFile, max_pool_out_3_1_V_ce0, "(port)max_pool_out_3_1_V_ce0");
    sc_trace(mVcdFile, max_pool_out_3_1_V_q0, "(port)max_pool_out_3_1_V_q0");
    sc_trace(mVcdFile, max_pool_out_3_2_V_address0, "(port)max_pool_out_3_2_V_address0");
    sc_trace(mVcdFile, max_pool_out_3_2_V_ce0, "(port)max_pool_out_3_2_V_ce0");
    sc_trace(mVcdFile, max_pool_out_3_2_V_q0, "(port)max_pool_out_3_2_V_q0");
    sc_trace(mVcdFile, max_pool_out_3_3_V_address0, "(port)max_pool_out_3_3_V_address0");
    sc_trace(mVcdFile, max_pool_out_3_3_V_ce0, "(port)max_pool_out_3_3_V_ce0");
    sc_trace(mVcdFile, max_pool_out_3_3_V_q0, "(port)max_pool_out_3_3_V_q0");
    sc_trace(mVcdFile, max_pool_out_3_4_V_address0, "(port)max_pool_out_3_4_V_address0");
    sc_trace(mVcdFile, max_pool_out_3_4_V_ce0, "(port)max_pool_out_3_4_V_ce0");
    sc_trace(mVcdFile, max_pool_out_3_4_V_q0, "(port)max_pool_out_3_4_V_q0");
    sc_trace(mVcdFile, max_pool_out_4_0_V_address0, "(port)max_pool_out_4_0_V_address0");
    sc_trace(mVcdFile, max_pool_out_4_0_V_ce0, "(port)max_pool_out_4_0_V_ce0");
    sc_trace(mVcdFile, max_pool_out_4_0_V_q0, "(port)max_pool_out_4_0_V_q0");
    sc_trace(mVcdFile, max_pool_out_4_1_V_address0, "(port)max_pool_out_4_1_V_address0");
    sc_trace(mVcdFile, max_pool_out_4_1_V_ce0, "(port)max_pool_out_4_1_V_ce0");
    sc_trace(mVcdFile, max_pool_out_4_1_V_q0, "(port)max_pool_out_4_1_V_q0");
    sc_trace(mVcdFile, max_pool_out_4_2_V_address0, "(port)max_pool_out_4_2_V_address0");
    sc_trace(mVcdFile, max_pool_out_4_2_V_ce0, "(port)max_pool_out_4_2_V_ce0");
    sc_trace(mVcdFile, max_pool_out_4_2_V_q0, "(port)max_pool_out_4_2_V_q0");
    sc_trace(mVcdFile, max_pool_out_4_3_V_address0, "(port)max_pool_out_4_3_V_address0");
    sc_trace(mVcdFile, max_pool_out_4_3_V_ce0, "(port)max_pool_out_4_3_V_ce0");
    sc_trace(mVcdFile, max_pool_out_4_3_V_q0, "(port)max_pool_out_4_3_V_q0");
    sc_trace(mVcdFile, max_pool_out_4_4_V_address0, "(port)max_pool_out_4_4_V_address0");
    sc_trace(mVcdFile, max_pool_out_4_4_V_ce0, "(port)max_pool_out_4_4_V_ce0");
    sc_trace(mVcdFile, max_pool_out_4_4_V_q0, "(port)max_pool_out_4_4_V_q0");
    sc_trace(mVcdFile, flat_array_V_address0, "(port)flat_array_V_address0");
    sc_trace(mVcdFile, flat_array_V_ce0, "(port)flat_array_V_ce0");
    sc_trace(mVcdFile, flat_array_V_we0, "(port)flat_array_V_we0");
    sc_trace(mVcdFile, flat_array_V_d0, "(port)flat_array_V_d0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, r_fu_509_p2, "r_fu_509_p2");
    sc_trace(mVcdFile, r_reg_680, "r_reg_680");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, i_fu_515_p2, "i_fu_515_p2");
    sc_trace(mVcdFile, i_reg_685, "i_reg_685");
    sc_trace(mVcdFile, icmp_ln6_fu_503_p2, "icmp_ln6_fu_503_p2");
    sc_trace(mVcdFile, zext_ln203_fu_521_p1, "zext_ln203_fu_521_p1");
    sc_trace(mVcdFile, zext_ln203_reg_690, "zext_ln203_reg_690");
    sc_trace(mVcdFile, shl_ln_fu_525_p3, "shl_ln_fu_525_p3");
    sc_trace(mVcdFile, shl_ln_reg_695, "shl_ln_reg_695");
    sc_trace(mVcdFile, c_fu_539_p2, "c_fu_539_p2");
    sc_trace(mVcdFile, c_reg_703, "c_reg_703");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, add_ln15_fu_545_p2, "add_ln15_fu_545_p2");
    sc_trace(mVcdFile, add_ln15_reg_708, "add_ln15_reg_708");
    sc_trace(mVcdFile, icmp_ln9_fu_533_p2, "icmp_ln9_fu_533_p2");
    sc_trace(mVcdFile, add_ln203_fu_564_p2, "add_ln203_fu_564_p2");
    sc_trace(mVcdFile, add_ln203_reg_713, "add_ln203_reg_713");
    sc_trace(mVcdFile, f_fu_575_p2, "f_fu_575_p2");
    sc_trace(mVcdFile, f_reg_721, "f_reg_721");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, icmp_ln12_fu_569_p2, "icmp_ln12_fu_569_p2");
    sc_trace(mVcdFile, add_ln15_1_fu_671_p2, "add_ln15_1_fu_671_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state5, "ap_CS_fsm_state5");
    sc_trace(mVcdFile, i_0_reg_436, "i_0_reg_436");
    sc_trace(mVcdFile, r_0_reg_448, "r_0_reg_448");
    sc_trace(mVcdFile, i_1_reg_459, "i_1_reg_459");
    sc_trace(mVcdFile, c_0_reg_470, "c_0_reg_470");
    sc_trace(mVcdFile, i_2_reg_481, "i_2_reg_481");
    sc_trace(mVcdFile, f_0_reg_492, "f_0_reg_492");
    sc_trace(mVcdFile, zext_ln14_1_fu_581_p1, "zext_ln14_1_fu_581_p1");
    sc_trace(mVcdFile, zext_ln14_fu_610_p1, "zext_ln14_fu_610_p1");
    sc_trace(mVcdFile, tmp_1_fu_615_p27, "tmp_1_fu_615_p27");
    sc_trace(mVcdFile, zext_ln203_1_fu_551_p1, "zext_ln203_1_fu_551_p1");
    sc_trace(mVcdFile, add_ln203_1_fu_555_p2, "add_ln203_1_fu_555_p2");
    sc_trace(mVcdFile, zext_ln203_2_fu_560_p1, "zext_ln203_2_fu_560_p1");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
#endif

    }
}

flat::~flat() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete cnn_mux_255_14_1_1_U263;
}

void flat::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
         esl_seteq<1,1,1>(icmp_ln12_fu_569_p2.read(), ap_const_lv1_1))) {
        c_0_reg_470 = c_reg_703.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                esl_seteq<1,1,1>(icmp_ln6_fu_503_p2.read(), ap_const_lv1_0))) {
        c_0_reg_470 = ap_const_lv3_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        f_0_reg_492 = f_reg_721.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln9_fu_533_p2.read()))) {
        f_0_reg_492 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(icmp_ln9_fu_533_p2.read(), ap_const_lv1_1))) {
        i_0_reg_436 = i_reg_685.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        i_0_reg_436 = ap_const_lv9_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
         esl_seteq<1,1,1>(icmp_ln12_fu_569_p2.read(), ap_const_lv1_1))) {
        i_1_reg_459 = add_ln15_reg_708.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                esl_seteq<1,1,1>(icmp_ln6_fu_503_p2.read(), ap_const_lv1_0))) {
        i_1_reg_459 = i_0_reg_436.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        i_2_reg_481 = add_ln15_1_fu_671_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln9_fu_533_p2.read()))) {
        i_2_reg_481 = i_1_reg_459.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(icmp_ln9_fu_533_p2.read(), ap_const_lv1_1))) {
        r_0_reg_448 = r_reg_680.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        r_0_reg_448 = ap_const_lv3_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln9_fu_533_p2.read()))) {
        add_ln15_reg_708 = add_ln15_fu_545_p2.read();
        add_ln203_reg_713 = add_ln203_fu_564_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        c_reg_703 = c_fu_539_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        f_reg_721 = f_fu_575_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln6_fu_503_p2.read(), ap_const_lv1_0))) {
        i_reg_685 = i_fu_515_p2.read();
        shl_ln_reg_695 = shl_ln_fu_525_p3.read();
        zext_ln203_reg_690 = zext_ln203_fu_521_p1.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        r_reg_680 = r_fu_509_p2.read();
    }
}

void flat::thread_add_ln15_1_fu_671_p2() {
    add_ln15_1_fu_671_p2 = (!i_2_reg_481.read().is_01() || !ap_const_lv9_1.is_01())? sc_lv<9>(): (sc_biguint<9>(i_2_reg_481.read()) + sc_biguint<9>(ap_const_lv9_1));
}

void flat::thread_add_ln15_fu_545_p2() {
    add_ln15_fu_545_p2 = (!i_1_reg_459.read().is_01() || !ap_const_lv9_10.is_01())? sc_lv<9>(): (sc_biguint<9>(i_1_reg_459.read()) + sc_biguint<9>(ap_const_lv9_10));
}

void flat::thread_add_ln203_1_fu_555_p2() {
    add_ln203_1_fu_555_p2 = (!zext_ln203_reg_690.read().is_01() || !zext_ln203_1_fu_551_p1.read().is_01())? sc_lv<4>(): (sc_biguint<4>(zext_ln203_reg_690.read()) + sc_biguint<4>(zext_ln203_1_fu_551_p1.read()));
}

void flat::thread_add_ln203_fu_564_p2() {
    add_ln203_fu_564_p2 = (!zext_ln203_2_fu_560_p1.read().is_01() || !shl_ln_reg_695.read().is_01())? sc_lv<5>(): (sc_biguint<5>(zext_ln203_2_fu_560_p1.read()) + sc_biguint<5>(shl_ln_reg_695.read()));
}

void flat::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void flat::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void flat::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void flat::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[3];
}

void flat::thread_ap_CS_fsm_state5() {
    ap_CS_fsm_state5 = ap_CS_fsm.read()[4];
}

void flat::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(icmp_ln6_fu_503_p2.read(), ap_const_lv1_1)))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void flat::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void flat::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln6_fu_503_p2.read(), ap_const_lv1_1))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void flat::thread_c_fu_539_p2() {
    c_fu_539_p2 = (!c_0_reg_470.read().is_01() || !ap_const_lv3_1.is_01())? sc_lv<3>(): (sc_biguint<3>(c_0_reg_470.read()) + sc_biguint<3>(ap_const_lv3_1));
}

void flat::thread_f_fu_575_p2() {
    f_fu_575_p2 = (!f_0_reg_492.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(f_0_reg_492.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void flat::thread_flat_array_V_address0() {
    flat_array_V_address0 =  (sc_lv<9>) (zext_ln14_fu_610_p1.read());
}

void flat::thread_flat_array_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        flat_array_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_V_d0() {
    flat_array_V_d0 = tmp_1_fu_615_p27.read();
}

void flat::thread_flat_array_V_we0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        flat_array_V_we0 = ap_const_logic_1;
    } else {
        flat_array_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_i_fu_515_p2() {
    i_fu_515_p2 = (!i_0_reg_436.read().is_01() || !ap_const_lv9_50.is_01())? sc_lv<9>(): (sc_biguint<9>(i_0_reg_436.read()) + sc_biguint<9>(ap_const_lv9_50));
}

void flat::thread_icmp_ln12_fu_569_p2() {
    icmp_ln12_fu_569_p2 = (!f_0_reg_492.read().is_01() || !ap_const_lv5_10.is_01())? sc_lv<1>(): sc_lv<1>(f_0_reg_492.read() == ap_const_lv5_10);
}

void flat::thread_icmp_ln6_fu_503_p2() {
    icmp_ln6_fu_503_p2 = (!r_0_reg_448.read().is_01() || !ap_const_lv3_5.is_01())? sc_lv<1>(): sc_lv<1>(r_0_reg_448.read() == ap_const_lv3_5);
}

void flat::thread_icmp_ln9_fu_533_p2() {
    icmp_ln9_fu_533_p2 = (!c_0_reg_470.read().is_01() || !ap_const_lv3_5.is_01())? sc_lv<1>(): sc_lv<1>(c_0_reg_470.read() == ap_const_lv3_5);
}

void flat::thread_max_pool_out_0_0_V_address0() {
    max_pool_out_0_0_V_address0 =  (sc_lv<4>) (zext_ln14_1_fu_581_p1.read());
}

void flat::thread_max_pool_out_0_0_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        max_pool_out_0_0_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_0_0_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_max_pool_out_0_1_V_address0() {
    max_pool_out_0_1_V_address0 =  (sc_lv<4>) (zext_ln14_1_fu_581_p1.read());
}

void flat::thread_max_pool_out_0_1_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        max_pool_out_0_1_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_0_1_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_max_pool_out_0_2_V_address0() {
    max_pool_out_0_2_V_address0 =  (sc_lv<4>) (zext_ln14_1_fu_581_p1.read());
}

void flat::thread_max_pool_out_0_2_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        max_pool_out_0_2_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_0_2_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_max_pool_out_0_3_V_address0() {
    max_pool_out_0_3_V_address0 =  (sc_lv<4>) (zext_ln14_1_fu_581_p1.read());
}

void flat::thread_max_pool_out_0_3_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        max_pool_out_0_3_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_0_3_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_max_pool_out_0_4_V_address0() {
    max_pool_out_0_4_V_address0 =  (sc_lv<4>) (zext_ln14_1_fu_581_p1.read());
}

void flat::thread_max_pool_out_0_4_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        max_pool_out_0_4_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_0_4_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_max_pool_out_1_0_V_address0() {
    max_pool_out_1_0_V_address0 =  (sc_lv<4>) (zext_ln14_1_fu_581_p1.read());
}

void flat::thread_max_pool_out_1_0_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        max_pool_out_1_0_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_1_0_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_max_pool_out_1_1_V_address0() {
    max_pool_out_1_1_V_address0 =  (sc_lv<4>) (zext_ln14_1_fu_581_p1.read());
}

void flat::thread_max_pool_out_1_1_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        max_pool_out_1_1_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_1_1_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_max_pool_out_1_2_V_address0() {
    max_pool_out_1_2_V_address0 =  (sc_lv<4>) (zext_ln14_1_fu_581_p1.read());
}

void flat::thread_max_pool_out_1_2_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        max_pool_out_1_2_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_1_2_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_max_pool_out_1_3_V_address0() {
    max_pool_out_1_3_V_address0 =  (sc_lv<4>) (zext_ln14_1_fu_581_p1.read());
}

void flat::thread_max_pool_out_1_3_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        max_pool_out_1_3_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_1_3_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_max_pool_out_1_4_V_address0() {
    max_pool_out_1_4_V_address0 =  (sc_lv<4>) (zext_ln14_1_fu_581_p1.read());
}

void flat::thread_max_pool_out_1_4_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        max_pool_out_1_4_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_1_4_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_max_pool_out_2_0_V_address0() {
    max_pool_out_2_0_V_address0 =  (sc_lv<4>) (zext_ln14_1_fu_581_p1.read());
}

void flat::thread_max_pool_out_2_0_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        max_pool_out_2_0_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_2_0_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_max_pool_out_2_1_V_address0() {
    max_pool_out_2_1_V_address0 =  (sc_lv<4>) (zext_ln14_1_fu_581_p1.read());
}

void flat::thread_max_pool_out_2_1_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        max_pool_out_2_1_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_2_1_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_max_pool_out_2_2_V_address0() {
    max_pool_out_2_2_V_address0 =  (sc_lv<4>) (zext_ln14_1_fu_581_p1.read());
}

void flat::thread_max_pool_out_2_2_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        max_pool_out_2_2_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_2_2_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_max_pool_out_2_3_V_address0() {
    max_pool_out_2_3_V_address0 =  (sc_lv<4>) (zext_ln14_1_fu_581_p1.read());
}

void flat::thread_max_pool_out_2_3_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        max_pool_out_2_3_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_2_3_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_max_pool_out_2_4_V_address0() {
    max_pool_out_2_4_V_address0 =  (sc_lv<4>) (zext_ln14_1_fu_581_p1.read());
}

void flat::thread_max_pool_out_2_4_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        max_pool_out_2_4_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_2_4_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_max_pool_out_3_0_V_address0() {
    max_pool_out_3_0_V_address0 =  (sc_lv<4>) (zext_ln14_1_fu_581_p1.read());
}

void flat::thread_max_pool_out_3_0_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        max_pool_out_3_0_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_3_0_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_max_pool_out_3_1_V_address0() {
    max_pool_out_3_1_V_address0 =  (sc_lv<4>) (zext_ln14_1_fu_581_p1.read());
}

void flat::thread_max_pool_out_3_1_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        max_pool_out_3_1_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_3_1_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_max_pool_out_3_2_V_address0() {
    max_pool_out_3_2_V_address0 =  (sc_lv<4>) (zext_ln14_1_fu_581_p1.read());
}

void flat::thread_max_pool_out_3_2_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        max_pool_out_3_2_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_3_2_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_max_pool_out_3_3_V_address0() {
    max_pool_out_3_3_V_address0 =  (sc_lv<4>) (zext_ln14_1_fu_581_p1.read());
}

void flat::thread_max_pool_out_3_3_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        max_pool_out_3_3_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_3_3_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_max_pool_out_3_4_V_address0() {
    max_pool_out_3_4_V_address0 =  (sc_lv<4>) (zext_ln14_1_fu_581_p1.read());
}

void flat::thread_max_pool_out_3_4_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        max_pool_out_3_4_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_3_4_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_max_pool_out_4_0_V_address0() {
    max_pool_out_4_0_V_address0 =  (sc_lv<4>) (zext_ln14_1_fu_581_p1.read());
}

void flat::thread_max_pool_out_4_0_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        max_pool_out_4_0_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_4_0_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_max_pool_out_4_1_V_address0() {
    max_pool_out_4_1_V_address0 =  (sc_lv<4>) (zext_ln14_1_fu_581_p1.read());
}

void flat::thread_max_pool_out_4_1_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        max_pool_out_4_1_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_4_1_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_max_pool_out_4_2_V_address0() {
    max_pool_out_4_2_V_address0 =  (sc_lv<4>) (zext_ln14_1_fu_581_p1.read());
}

void flat::thread_max_pool_out_4_2_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        max_pool_out_4_2_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_4_2_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_max_pool_out_4_3_V_address0() {
    max_pool_out_4_3_V_address0 =  (sc_lv<4>) (zext_ln14_1_fu_581_p1.read());
}

void flat::thread_max_pool_out_4_3_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        max_pool_out_4_3_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_4_3_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_max_pool_out_4_4_V_address0() {
    max_pool_out_4_4_V_address0 =  (sc_lv<4>) (zext_ln14_1_fu_581_p1.read());
}

void flat::thread_max_pool_out_4_4_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        max_pool_out_4_4_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_4_4_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_r_fu_509_p2() {
    r_fu_509_p2 = (!r_0_reg_448.read().is_01() || !ap_const_lv3_1.is_01())? sc_lv<3>(): (sc_biguint<3>(r_0_reg_448.read()) + sc_biguint<3>(ap_const_lv3_1));
}

void flat::thread_shl_ln_fu_525_p3() {
    shl_ln_fu_525_p3 = esl_concat<3,2>(r_0_reg_448.read(), ap_const_lv2_0);
}

void flat::thread_zext_ln14_1_fu_581_p1() {
    zext_ln14_1_fu_581_p1 = esl_zext<64,5>(f_0_reg_492.read());
}

void flat::thread_zext_ln14_fu_610_p1() {
    zext_ln14_fu_610_p1 = esl_zext<64,9>(i_2_reg_481.read());
}

void flat::thread_zext_ln203_1_fu_551_p1() {
    zext_ln203_1_fu_551_p1 = esl_zext<4,3>(c_0_reg_470.read());
}

void flat::thread_zext_ln203_2_fu_560_p1() {
    zext_ln203_2_fu_560_p1 = esl_zext<5,4>(add_ln203_1_fu_555_p2.read());
}

void flat::thread_zext_ln203_fu_521_p1() {
    zext_ln203_fu_521_p1 = esl_zext<4,3>(r_0_reg_448.read());
}

void flat::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln6_fu_503_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_state3;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(icmp_ln9_fu_533_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state4;
            }
            break;
        case 8 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && esl_seteq<1,1,1>(icmp_ln12_fu_569_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state3;
            } else {
                ap_NS_fsm = ap_ST_fsm_state5;
            }
            break;
        case 16 : 
            ap_NS_fsm = ap_ST_fsm_state4;
            break;
        default : 
            ap_NS_fsm = "XXXXX";
            break;
    }
}

}

