<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>hls_real2xfft</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.150</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1549</Best-caseLatency>
            <Average-caseLatency>1549</Average-caseLatency>
            <Worst-caseLatency>1552</Worst-caseLatency>
            <Best-caseRealTimeLatency>6.196 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>6.196 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>6.208 us</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>512</DataflowPipelineThroughput>
            <Interval-min>512</Interval-min>
            <Interval-max>512</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>10</BRAM_18K>
            <DSP>2</DSP>
            <FF>1589</FF>
            <LUT>1098</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>hls_real2xfft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_deadlock</name>
            <Object>hls_real2xfft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>hls_real2xfft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>hls_real2xfft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>hls_real2xfft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>hls_real2xfft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>hls_real2xfft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>hls_real2xfft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>din_TDATA</name>
            <Object>din</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_TVALID</name>
            <Object>din</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_TREADY</name>
            <Object>din</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_TDATA</name>
            <Object>dout</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>48</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_TVALID</name>
            <Object>dout</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_TREADY</name>
            <Object>dout</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>hls_real2xfft</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>Loop_sliding_win_delay_proc1_U0</InstName>
                    <ModuleName>Loop_sliding_win_delay_proc1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>92</ID>
                    <BindInstances>i_fu_106_p2 delay_line_Array_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Loop_sliding_win_output_proc2_U0</InstName>
                    <ModuleName>Loop_sliding_win_output_proc2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>104</ID>
                    <BindInstances>i_fu_148_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0</InstName>
                    <ModuleName>window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>114</ID>
                    <BindInstances>mul_mul_16s_15ns_31_4_1_U14 mul_mul_16s_15ns_31_4_1_U15 i_fu_164_p2 coeff_tab_0_U coeff_tab_1_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Loop_real2xfft_output_proc3_U0</InstName>
                    <ModuleName>Loop_real2xfft_output_proc3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>126</ID>
                    <BindInstances>i_fu_123_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>nodelay_V_U nodelay_V_1_U delayed_V_U delayed_V_1_U data2window_V_U data2window_V_2_U windowed_V_U windowed_V_1_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Loop_sliding_win_delay_proc1</Name>
            <Loops>
                <sliding_win_delay/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.823</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>512</Best-caseLatency>
                    <Average-caseLatency>512</Average-caseLatency>
                    <Worst-caseLatency>513</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.048 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.048 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.052 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>512</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sliding_win_delay>
                        <Name>sliding_win_delay</Name>
                        <TripCount>512</TripCount>
                        <Latency>512</Latency>
                        <AbsoluteTimeLatency>2.048 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </sliding_win_delay>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>121</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>178</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sliding_win_delay" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_106_p2" SOURCE="./sliding_win.h:75" URAM="0" VARIABLE="i"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="delay_line_Array_U" SOURCE="" URAM="0" VARIABLE="delay_line_Array"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_sliding_win_output_proc2</Name>
            <Loops>
                <sliding_win_output/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.731</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>514</Best-caseLatency>
                    <Average-caseLatency>514</Average-caseLatency>
                    <Worst-caseLatency>515</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.056 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.056 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.060 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>512</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sliding_win_output>
                        <Name>sliding_win_output</Name>
                        <TripCount>512</TripCount>
                        <Latency>514</Latency>
                        <AbsoluteTimeLatency>2.056 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </sliding_win_output>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>373</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>246</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sliding_win_output" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_148_p2" SOURCE="./sliding_win.h:83" URAM="0" VARIABLE="i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_s</Name>
            <Loops>
                <apply_win_fn/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.150</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>518</Best-caseLatency>
                    <Average-caseLatency>518</Average-caseLatency>
                    <Worst-caseLatency>519</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.072 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.072 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.076 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>512</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=1 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <apply_win_fn>
                        <Name>apply_win_fn</Name>
                        <TripCount>512</TripCount>
                        <Latency>518</Latency>
                        <AbsoluteTimeLatency>2.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </apply_win_fn>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>293</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>155</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_win_fn" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_15ns_31_4_1_U14" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_win_fn" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_15ns_31_4_1_U15" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_win_fn" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_164_p2" SOURCE="./window_fn.h:55" URAM="0" VARIABLE="i"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="coeff_tab_0_U" SOURCE="" URAM="0" VARIABLE="coeff_tab_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="coeff_tab_1_U" SOURCE="" URAM="0" VARIABLE="coeff_tab_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_real2xfft_output_proc3</Name>
            <Loops>
                <real2xfft_output/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.770</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>514</Best-caseLatency>
                    <Average-caseLatency>514</Average-caseLatency>
                    <Worst-caseLatency>515</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.056 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.056 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.060 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>512</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=1 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <real2xfft_output>
                        <Name>real2xfft_output</Name>
                        <TripCount>512</TripCount>
                        <Latency>514</Latency>
                        <AbsoluteTimeLatency>2.056 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </real2xfft_output>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>94</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>149</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="real2xfft_output" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_123_p2" SOURCE="real2xfft.cpp:76" URAM="0" VARIABLE="i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hls_real2xfft</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.150</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1549</Best-caseLatency>
                    <Average-caseLatency>1549</Average-caseLatency>
                    <Worst-caseLatency>1552</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.196 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.196 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.208 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>512</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>512</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>10</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1589</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1102</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="nodelay_V_U" SOURCE="./sliding_win.h:66" URAM="0" VARIABLE="nodelay_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="nodelay_V_1_U" SOURCE="./sliding_win.h:66" URAM="0" VARIABLE="nodelay_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="delayed_V_U" SOURCE="./sliding_win.h:66" URAM="0" VARIABLE="delayed_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="delayed_V_1_U" SOURCE="./sliding_win.h:66" URAM="0" VARIABLE="delayed_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="data2window_V_U" SOURCE="real2xfft.cpp:65" URAM="0" VARIABLE="data2window_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="data2window_V_2_U" SOURCE="real2xfft.cpp:65" URAM="0" VARIABLE="data2window_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="windowed_V_U" SOURCE="real2xfft.cpp:65" URAM="0" VARIABLE="windowed_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="windowed_V_1_U" SOURCE="real2xfft.cpp:65" URAM="0" VARIABLE="windowed_V_1"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>delayed_V_U</Name>
            <ParentInst/>
            <StaticDepth>256</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>nodelay_V_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>nodelay_V_1_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>delayed_V_1_U</Name>
            <ParentInst/>
            <StaticDepth>256</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="din" index="0" direction="in" srcType="stream&lt;ap_fixed&lt;16, 1, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="din" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dout" index="1" direction="out" srcType="stream&lt;xfft_axis_t&lt;ap_fixed&lt;16, 1, AP_TRN, AP_WRAP, 0&gt; &gt;, 0&gt;&amp;" srcSize="48">
            <hwRefs>
                <hwRef type="interface" interface="dout" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">din:dout</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="din" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="16" portPrefix="din_">
            <ports>
                <port>din_TDATA</port>
                <port>din_TREADY</port>
                <port>din_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="din"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dout" type="axi4stream" busTypeName="axis" mode="master" dataWidth="48" portPrefix="dout_">
            <ports>
                <port>dout_TDATA</port>
                <port>dout_TREADY</port>
                <port>dout_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="dout"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="5">Interface, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="din">both, 16, 1, 1</column>
                    <column name="dout">both, 48, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="din">in, stream&lt;ap_fixed&lt;16 1 AP_TRN AP_WRAP 0&gt; 0&gt;&amp;</column>
                    <column name="dout">out, stream&lt;xfft_axis_t&lt;ap_fixed&lt;16 1 AP_TRN AP_WRAP 0&gt; &gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="din">din, interface</column>
                    <column name="dout">dout, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="array_partition" location="./sliding_win.h:67" status="valid" parentFunction="sliding_win_1in2out" variable="nodelay,delayed" isDirective="0" options="variable=nodelay,delayed cyclic factor=2"/>
        <Pragma type="stream" location="./sliding_win.h:68" status="valid" parentFunction="sliding_win_1in2out" variable="nodelay" isDirective="0" options="depth=DELAY_LEN variable=nodelay"/>
        <Pragma type="stream" location="./sliding_win.h:69" status="valid" parentFunction="sliding_win_1in2out" variable="delayed" isDirective="0" options="depth=DELAY_FIFO_DEPTH variable=delayed"/>
        <Pragma type="inline" location="./sliding_win.h:70" status="valid" parentFunction="sliding_win_1in2out" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./sliding_win.h:71" status="valid" parentFunction="sliding_win_1in2out" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./sliding_win.h:76" status="valid" parentFunction="sliding_win_1in2out" variable="" isDirective="0" options="rewind"/>
        <Pragma type="unroll" location="./sliding_win.h:84" status="valid" parentFunction="sliding_win_1in2out" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="pipeline" location="./sliding_win.h:85" status="valid" parentFunction="sliding_win_1in2out" variable="" isDirective="0" options="rewind"/>
        <Pragma type="array_partition" location="./window_fn.h:52" status="valid" parentFunction="window_fn" variable="coeff_tab" isDirective="0" options="variable=coeff_tab cyclic factor=UF"/>
        <Pragma type="unroll" location="./window_fn.h:56" status="valid" parentFunction="window_fn" variable="" isDirective="0" options="factor=UF"/>
        <Pragma type="pipeline" location="./window_fn.h:57" status="valid" parentFunction="window_fn" variable="" isDirective="0" options="rewind"/>
        <Pragma type="interface" location="real2xfft.cpp:63" status="valid" parentFunction="hls_real2xfft" variable="dout" isDirective="0" options="axis port=dout"/>
        <Pragma type="interface" location="real2xfft.cpp:64" status="valid" parentFunction="hls_real2xfft" variable="din" isDirective="0" options="axis port=din"/>
        <Pragma type="array_partition" location="real2xfft.cpp:66" status="valid" parentFunction="hls_real2xfft" variable="data2window" isDirective="0" options="variable=data2window cyclic factor=2"/>
        <Pragma type="array_partition" location="real2xfft.cpp:67" status="valid" parentFunction="hls_real2xfft" variable="windowed" isDirective="0" options="variable=windowed cyclic factor=2"/>
        <Pragma type="array_stream" location="real2xfft.cpp:68" status="invalid" parentFunction="hls_real2xfft" variable="" isDirective="0" options="variable">
            <Msg msg_id="207-5566" msg_severity="WARNING" msg_body="unknown HLS pragma ignored"/>
        </Pragma>
        <Pragma type="dataflow" location="real2xfft.cpp:69" status="valid" parentFunction="hls_real2xfft" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="real2xfft.cpp:77" status="valid" parentFunction="hls_real2xfft" variable="" isDirective="0" options="rewind"/>
    </PragmaReport>
</profile>

