# Periphery Primitives Parameters and Properties (P4)
#
# This file contains the list of Verilog parameters and SDC properties that are
# allowed for periphery primitives.
#
# See https://rapidsilicon.atlassian.net/wiki/spaces/RS/pages/214368265/Periphery+Primitive+Parameters+and+Properties+Definitions+P4DEF for more details
#
# The name needs to match the filename root
# name: <primitive name>
# desc: <optional description>
#
# ports:
#   <portname>:
#       dir: <input, output, inout>
#       desc: <optional description>
#   <portname>:
#       dir: <input, output, inout>
#       desc: <optional description>
#
# # set as Verilog parameter
# parameters:
#    <parameter_name>:
#        desc: <description>
#        values:
#          - <enum_name>
#          - <enum_name>
#    <parameter_name>:
#        desc: <description>
#        values:
#          - <enum_name>
#          - <enum_name>  
#
# # set in SDC or by synthesis attribute
# properties:
#    <property_name>:
#        desc: <description>
#        values: 
#          - <enum_name>
#          - <enum_name>
#    <property_name>:
#        desc: <description>
#          - <enum_name>
#          - <enum_name>
#
# primitive name should match the filename root.
name: PLL
desc: Phase locked loop
category: periphery
timescale: 1ps/10fs

ports:
   PLL_EN:
     dir: input
     desc: PLL Enable
   CLK_IN:
     dir: input
     desc: Clock input
     bb_attributes: clkbuf_sink
   CLK_OUT:
     dir: output
     desc: Output clock, frequency is (CLK_IN/PLL_DIV)*(PLL_MULT/(PLL_POST_DIV0*PLL_POST_DIV1))
     default: 1'b0
   CLK_OUT_DIV2:
     dir: output
     desc: CLK_OUT divided by 2 output
     default: 1'b0
   CLK_OUT_DIV3:
     dir: output
     desc: CLK_OUT divided by 3 output
     default: 1'b0
   CLK_OUT_DIV4:
     dir: output
     desc: CLK_OUT divided by 4 output
     default: 1'b0
   FAST_CLK:
     dir: output
     desc: VCO clock output, frequency is (CLK_IN/PLL_DIV)*(PLL_MULT)
     default: 1'b0
   LOCK:
     dir: output
     desc: PLL lock signal
     default: 1'b0

# set as Verilog parameter in netlist    
parameters:
    DEV_FAMILY:
      desc: Device Family
      default: "VIRGO"
      values:
        - "VIRGO"
    DIVIDE_CLK_IN_BY_2:
      desc: Enable input divider (TRUE/FALSE)
      default: "FALSE"
      values:
        - "TRUE"
        - "FALSE"
    PLL_MULT:
      desc: VCO clock multiplier value (16-640)
      type: integer
      default: 16
      range: 16 .. 640
    PLL_DIV:
      desc: VCO clock divider value (1-63)
      type: integer
      default: 1
      range: 1 .. 63
    PLL_MULT_FRAC:
      desc: Fraction mode not supported
      type: integer
      default: 0
      values:
        - 0
    PLL_POST_DIV:
      desc: VCO clock post-divider value (17,18,19,20,21,22,23,34,35,36,37,38,39,51,52,53,54,55,68,69,70,71,85,86,87,102,103,119)
      type: integer
      default: 17
      values:
        - 17
        - 18
        - 19
        - 20
        - 21
        - 22
        - 23
        - 34
        - 35
        - 36
        - 37
        - 38
        - 39
        - 51
        - 52
        - 53
        - 54
        - 55
        - 68
        - 69
        - 70
        - 71
        - 85
        - 86
        - 87
        - 102
        - 103
        - 119
