Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,23
design__inferred_latch__count,0
design__instance__count,2933
design__instance__area,40279.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__die__bbox,0.0 0.0 107.52 430.08
design__core__bbox,5.76 3.78 101.76 423.36
design__io,551
design__die__area,46242.2
design__core__area,40279.7
design__instance__count__stdcell,1450
design__instance__area__stdcell,29400.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.72991
design__instance__utilization__stdcell,0.72991
design__rows,111
design__rows:CoreSite,111
design__sites,22200
design__sites:CoreSite,22200
design__instance__count__class:buffer,254
design__instance__area__class:buffer,1843.43
design__instance__count__class:inverter,28
design__instance__area__class:inverter,152.41
design__instance__count__class:sequential_cell,504
design__instance__area__class:sequential_cell,15545.8
design__instance__count__class:multi_input_combinational_cell,527
design__instance__area__class:multi_input_combinational_cell,11058.8
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,107903
design__violations,0
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,70.7616
global_route__vias,12614
global_route__wirelength,152901
antenna__violating__nets,11
antenna__violating__pins,20
route__antenna_violation__count,11
antenna_diodes_count,134
design__instance__count__class:antenna_cell,134
design__instance__area__class:antenna_cell,729.389
route__net,1593
route__net__special,2
route__drc_errors__iter:0,1060
route__wirelength__iter:0,125019
route__drc_errors__iter:1,431
route__wirelength__iter:1,124621
route__drc_errors__iter:2,350
route__wirelength__iter:2,124434
route__drc_errors__iter:3,19
route__wirelength__iter:3,124316
route__drc_errors__iter:4,0
route__wirelength__iter:4,124314
route__drc_errors,0
route__wirelength,124314
route__vias,12251
route__vias__singlecut,12251
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,1023.93
design__instance__count__class:fill_cell,1483
design__instance__area__class:fill_cell,10879.1
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.1999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19996
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000959032
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000106007
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000396251
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000106007
design_powergrid__voltage__worst,0.000106007
design_powergrid__voltage__worst__net:VPWR,1.1999
design_powergrid__drop__worst,0.000106007
design_powergrid__drop__worst__net:VPWR,0.0000959032
design_powergrid__voltage__worst__net:VGND,0.000106007
design_powergrid__drop__worst__net:VGND,0.000106007
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000039600000000000000325607596440846691621118225157260894775390625
ir__drop__worst,0.000095900000000000000001387778780781445675529539585113525390625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
