
nascerr.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000032d4  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000120  08003494  08003494  00004494  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080035b4  080035b4  00005068  2**0
                  CONTENTS
  4 .ARM          00000008  080035b4  080035b4  000045b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080035bc  080035bc  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080035bc  080035bc  000045bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080035c0  080035c0  000045c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080035c4  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c4  20000068  0800362c  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000022c  0800362c  0000522c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007f30  00000000  00000000  00005098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a3b  00000000  00000000  0000cfc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000820  00000000  00000000  0000ea08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005ee  00000000  00000000  0000f228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029d8c  00000000  00000000  0000f816  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000091fb  00000000  00000000  000395a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fac22  00000000  00000000  0004279d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013d3bf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002808  00000000  00000000  0013d404  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  0013fc0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000068 	.word	0x20000068
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800347c 	.word	0x0800347c

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	2000006c 	.word	0x2000006c
 80001fc:	0800347c 	.word	0x0800347c

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <writeSRAM>:
 *  @param       : length - A 32-bit value specifying the size of the block to
 *                          be written in bytes. It should be an even number.
 *  @retval      : None
 * ******************************************************************************
 */
void writeSRAM(SRAM_HandleTypeDef *hsram, uint32_t offset, uint8_t data, uint32_t length){
 80002a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80002a4:	b08d      	sub	sp, #52	@ 0x34
 80002a6:	af00      	add	r7, sp, #0
 80002a8:	60f8      	str	r0, [r7, #12]
 80002aa:	60b9      	str	r1, [r7, #8]
 80002ac:	603b      	str	r3, [r7, #0]
 80002ae:	4613      	mov	r3, r2
 80002b0:	71fb      	strb	r3, [r7, #7]
 80002b2:	466b      	mov	r3, sp
 80002b4:	461e      	mov	r6, r3
	uint16_t buffer[length/2]; // Buffer que guarda o dado a ser armazenado na memória.
 80002b6:	683b      	ldr	r3, [r7, #0]
 80002b8:	0859      	lsrs	r1, r3, #1
 80002ba:	460b      	mov	r3, r1
 80002bc:	3b01      	subs	r3, #1
 80002be:	61bb      	str	r3, [r7, #24]
 80002c0:	2300      	movs	r3, #0
 80002c2:	4688      	mov	r8, r1
 80002c4:	4699      	mov	r9, r3
 80002c6:	f04f 0200 	mov.w	r2, #0
 80002ca:	f04f 0300 	mov.w	r3, #0
 80002ce:	ea4f 1309 	mov.w	r3, r9, lsl #4
 80002d2:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 80002d6:	ea4f 1208 	mov.w	r2, r8, lsl #4
 80002da:	2300      	movs	r3, #0
 80002dc:	460c      	mov	r4, r1
 80002de:	461d      	mov	r5, r3
 80002e0:	f04f 0200 	mov.w	r2, #0
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	012b      	lsls	r3, r5, #4
 80002ea:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80002ee:	0122      	lsls	r2, r4, #4
 80002f0:	004b      	lsls	r3, r1, #1
 80002f2:	3307      	adds	r3, #7
 80002f4:	08db      	lsrs	r3, r3, #3
 80002f6:	00db      	lsls	r3, r3, #3
 80002f8:	ebad 0d03 	sub.w	sp, sp, r3
 80002fc:	466b      	mov	r3, sp
 80002fe:	3301      	adds	r3, #1
 8000300:	085b      	lsrs	r3, r3, #1
 8000302:	005b      	lsls	r3, r3, #1
 8000304:	617b      	str	r3, [r7, #20]
	uint16_t data_cell; // Guarda o tipo de palavra a ser armazenada.

	switch(data){
 8000306:	79fb      	ldrb	r3, [r7, #7]
 8000308:	2b04      	cmp	r3, #4
 800030a:	d876      	bhi.n	80003fa <writeSRAM+0x15a>
 800030c:	a201      	add	r2, pc, #4	@ (adr r2, 8000314 <writeSRAM+0x74>)
 800030e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000312:	bf00      	nop
 8000314:	08000329 	.word	0x08000329
 8000318:	0800034f 	.word	0x0800034f
 800031c:	08000377 	.word	0x08000377
 8000320:	0800039f 	.word	0x0800039f
 8000324:	080003c7 	.word	0x080003c7
	// Preenche o buffer com zeros.
	case 0:
		data_cell = 0x0000;
 8000328:	2300      	movs	r3, #0
 800032a:	827b      	strh	r3, [r7, #18]
		for(uint32_t i = 0; i<(length/2); i++){
 800032c:	2300      	movs	r3, #0
 800032e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000330:	e007      	b.n	8000342 <writeSRAM+0xa2>
			buffer[i] = data_cell;
 8000332:	697b      	ldr	r3, [r7, #20]
 8000334:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000336:	8a79      	ldrh	r1, [r7, #18]
 8000338:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		for(uint32_t i = 0; i<(length/2); i++){
 800033c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800033e:	3301      	adds	r3, #1
 8000340:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000342:	683b      	ldr	r3, [r7, #0]
 8000344:	085b      	lsrs	r3, r3, #1
 8000346:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000348:	429a      	cmp	r2, r3
 800034a:	d3f2      	bcc.n	8000332 <writeSRAM+0x92>
		}
		break;
 800034c:	e055      	b.n	80003fa <writeSRAM+0x15a>

	// Preenche o buffer com 0xFFFF.
	case 1:
		data_cell = 0xFFFF;
 800034e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000352:	827b      	strh	r3, [r7, #18]
		for(uint32_t i = 0; i<(length/2); i++){
 8000354:	2300      	movs	r3, #0
 8000356:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000358:	e007      	b.n	800036a <writeSRAM+0xca>
			buffer[i] = data_cell;
 800035a:	697b      	ldr	r3, [r7, #20]
 800035c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800035e:	8a79      	ldrh	r1, [r7, #18]
 8000360:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		for(uint32_t i = 0; i<(length/2); i++){
 8000364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000366:	3301      	adds	r3, #1
 8000368:	62bb      	str	r3, [r7, #40]	@ 0x28
 800036a:	683b      	ldr	r3, [r7, #0]
 800036c:	085b      	lsrs	r3, r3, #1
 800036e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000370:	429a      	cmp	r2, r3
 8000372:	d3f2      	bcc.n	800035a <writeSRAM+0xba>
		}
		break;
 8000374:	e041      	b.n	80003fa <writeSRAM+0x15a>

	// Preenche o buffer com 0x5555.
	case 2:
		data_cell = 0x5555;
 8000376:	f245 5355 	movw	r3, #21845	@ 0x5555
 800037a:	827b      	strh	r3, [r7, #18]
		for(uint32_t i = 0; i<(length/2); i++){
 800037c:	2300      	movs	r3, #0
 800037e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000380:	e007      	b.n	8000392 <writeSRAM+0xf2>
			buffer[i] = data_cell;
 8000382:	697b      	ldr	r3, [r7, #20]
 8000384:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000386:	8a79      	ldrh	r1, [r7, #18]
 8000388:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		for(uint32_t i = 0; i<(length/2); i++){
 800038c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800038e:	3301      	adds	r3, #1
 8000390:	627b      	str	r3, [r7, #36]	@ 0x24
 8000392:	683b      	ldr	r3, [r7, #0]
 8000394:	085b      	lsrs	r3, r3, #1
 8000396:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000398:	429a      	cmp	r2, r3
 800039a:	d3f2      	bcc.n	8000382 <writeSRAM+0xe2>
		}
		break;
 800039c:	e02d      	b.n	80003fa <writeSRAM+0x15a>

	// Preenche o buffer com 0xAAAA.
	case 3:
		data_cell = 0xAAAA;
 800039e:	f64a 23aa 	movw	r3, #43690	@ 0xaaaa
 80003a2:	827b      	strh	r3, [r7, #18]
		for(uint32_t i = 0; i<(length/2); i++){
 80003a4:	2300      	movs	r3, #0
 80003a6:	623b      	str	r3, [r7, #32]
 80003a8:	e007      	b.n	80003ba <writeSRAM+0x11a>
			buffer[i] = data_cell;
 80003aa:	697b      	ldr	r3, [r7, #20]
 80003ac:	6a3a      	ldr	r2, [r7, #32]
 80003ae:	8a79      	ldrh	r1, [r7, #18]
 80003b0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		for(uint32_t i = 0; i<(length/2); i++){
 80003b4:	6a3b      	ldr	r3, [r7, #32]
 80003b6:	3301      	adds	r3, #1
 80003b8:	623b      	str	r3, [r7, #32]
 80003ba:	683b      	ldr	r3, [r7, #0]
 80003bc:	085b      	lsrs	r3, r3, #1
 80003be:	6a3a      	ldr	r2, [r7, #32]
 80003c0:	429a      	cmp	r2, r3
 80003c2:	d3f2      	bcc.n	80003aa <writeSRAM+0x10a>
		}
		break;
 80003c4:	e019      	b.n	80003fa <writeSRAM+0x15a>

	// Preenche o buffer com dados aleatórios.
	case 4:
		for(uint32_t i = 0; i<(length/2); i++){
 80003c6:	2300      	movs	r3, #0
 80003c8:	61fb      	str	r3, [r7, #28]
 80003ca:	e010      	b.n	80003ee <writeSRAM+0x14e>
			data_cell = (rand() % 65536); // Escolhe um número aleatório entre 0 e 65535 (16 bits) para colocar no buffer.
 80003cc:	f002 f878 	bl	80024c0 <rand>
 80003d0:	4603      	mov	r3, r0
 80003d2:	425a      	negs	r2, r3
 80003d4:	b29b      	uxth	r3, r3
 80003d6:	b292      	uxth	r2, r2
 80003d8:	bf58      	it	pl
 80003da:	4253      	negpl	r3, r2
 80003dc:	827b      	strh	r3, [r7, #18]
			buffer[i] = data_cell;
 80003de:	697b      	ldr	r3, [r7, #20]
 80003e0:	69fa      	ldr	r2, [r7, #28]
 80003e2:	8a79      	ldrh	r1, [r7, #18]
 80003e4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		for(uint32_t i = 0; i<(length/2); i++){
 80003e8:	69fb      	ldr	r3, [r7, #28]
 80003ea:	3301      	adds	r3, #1
 80003ec:	61fb      	str	r3, [r7, #28]
 80003ee:	683b      	ldr	r3, [r7, #0]
 80003f0:	085b      	lsrs	r3, r3, #1
 80003f2:	69fa      	ldr	r2, [r7, #28]
 80003f4:	429a      	cmp	r2, r3
 80003f6:	d3e9      	bcc.n	80003cc <writeSRAM+0x12c>
		}
		break;
 80003f8:	bf00      	nop
	}

	HAL_SRAM_Write_16b(hsram, (uint32_t*)offset, buffer, length);  // Escreve na memória usando a função da HAL.
 80003fa:	68b9      	ldr	r1, [r7, #8]
 80003fc:	683b      	ldr	r3, [r7, #0]
 80003fe:	697a      	ldr	r2, [r7, #20]
 8000400:	68f8      	ldr	r0, [r7, #12]
 8000402:	f001 fed7 	bl	80021b4 <HAL_SRAM_Write_16b>
 8000406:	46b5      	mov	sp, r6
}
 8000408:	bf00      	nop
 800040a:	3734      	adds	r7, #52	@ 0x34
 800040c:	46bd      	mov	sp, r7
 800040e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000412:	bf00      	nop

08000414 <readSRAM>:
 *  @param       : length - A 32-bit value specifying the size of the block to
 *                          be read in bytes. It should be an even number.
 *  @retval      : None
 * ******************************************************************************
 */
void readSRAM(SRAM_HandleTypeDef *hsram, uint32_t offset, uint16_t* buffer, uint32_t length){
 8000414:	b580      	push	{r7, lr}
 8000416:	b084      	sub	sp, #16
 8000418:	af00      	add	r7, sp, #0
 800041a:	60f8      	str	r0, [r7, #12]
 800041c:	60b9      	str	r1, [r7, #8]
 800041e:	607a      	str	r2, [r7, #4]
 8000420:	603b      	str	r3, [r7, #0]
	HAL_SRAM_Read_16b(hsram, (uint32_t*)offset, buffer, length); // Lê da memória SRAM para o buffer passado como argumnto.
 8000422:	68b9      	ldr	r1, [r7, #8]
 8000424:	683b      	ldr	r3, [r7, #0]
 8000426:	687a      	ldr	r2, [r7, #4]
 8000428:	68f8      	ldr	r0, [r7, #12]
 800042a:	f001 fe63 	bl	80020f4 <HAL_SRAM_Read_16b>
}
 800042e:	bf00      	nop
 8000430:	3710      	adds	r7, #16
 8000432:	46bd      	mov	sp, r7
 8000434:	bd80      	pop	{r7, pc}
	...

08000438 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	b090      	sub	sp, #64	@ 0x40
 800043c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800043e:	f000 fb98 	bl	8000b72 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000442:	f000 f815 	bl	8000470 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000446:	f000 f8bf 	bl	80005c8 <MX_GPIO_Init>
  MX_FMC_Init();
 800044a:	f000 f859 	bl	8000500 <MX_FMC_Init>
  /* USER CODE BEGIN 2 */
  uint16_t read_from_sram[32];
  writeSRAM(&hsram1, 0, 1, 32);
 800044e:	2320      	movs	r3, #32
 8000450:	2201      	movs	r2, #1
 8000452:	2100      	movs	r1, #0
 8000454:	4805      	ldr	r0, [pc, #20]	@ (800046c <main+0x34>)
 8000456:	f7ff ff23 	bl	80002a0 <writeSRAM>
  readSRAM(&hsram1, 0, read_from_sram, 32);
 800045a:	463a      	mov	r2, r7
 800045c:	2320      	movs	r3, #32
 800045e:	2100      	movs	r1, #0
 8000460:	4802      	ldr	r0, [pc, #8]	@ (800046c <main+0x34>)
 8000462:	f7ff ffd7 	bl	8000414 <readSRAM>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000466:	bf00      	nop
 8000468:	e7fd      	b.n	8000466 <main+0x2e>
 800046a:	bf00      	nop
 800046c:	20000084 	.word	0x20000084

08000470 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	b096      	sub	sp, #88	@ 0x58
 8000474:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000476:	f107 0314 	add.w	r3, r7, #20
 800047a:	2244      	movs	r2, #68	@ 0x44
 800047c:	2100      	movs	r1, #0
 800047e:	4618      	mov	r0, r3
 8000480:	f002 f961 	bl	8002746 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000484:	463b      	mov	r3, r7
 8000486:	2200      	movs	r2, #0
 8000488:	601a      	str	r2, [r3, #0]
 800048a:	605a      	str	r2, [r3, #4]
 800048c:	609a      	str	r2, [r3, #8]
 800048e:	60da      	str	r2, [r3, #12]
 8000490:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000492:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000496:	f000 fe91 	bl	80011bc <HAL_PWREx_ControlVoltageScaling>
 800049a:	4603      	mov	r3, r0
 800049c:	2b00      	cmp	r3, #0
 800049e:	d001      	beq.n	80004a4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80004a0:	f000 f994 	bl	80007cc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80004a4:	2310      	movs	r3, #16
 80004a6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80004a8:	2301      	movs	r3, #1
 80004aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80004ac:	2300      	movs	r3, #0
 80004ae:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80004b0:	2360      	movs	r3, #96	@ 0x60
 80004b2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80004b4:	2300      	movs	r3, #0
 80004b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004b8:	f107 0314 	add.w	r3, r7, #20
 80004bc:	4618      	mov	r0, r3
 80004be:	f000 ff31 	bl	8001324 <HAL_RCC_OscConfig>
 80004c2:	4603      	mov	r3, r0
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d001      	beq.n	80004cc <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80004c8:	f000 f980 	bl	80007cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004cc:	230f      	movs	r3, #15
 80004ce:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80004d0:	2300      	movs	r3, #0
 80004d2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004d4:	2300      	movs	r3, #0
 80004d6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80004d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80004dc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004de:	2300      	movs	r3, #0
 80004e0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80004e2:	463b      	mov	r3, r7
 80004e4:	2100      	movs	r1, #0
 80004e6:	4618      	mov	r0, r3
 80004e8:	f001 fb36 	bl	8001b58 <HAL_RCC_ClockConfig>
 80004ec:	4603      	mov	r3, r0
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d001      	beq.n	80004f6 <SystemClock_Config+0x86>
  {
    Error_Handler();
 80004f2:	f000 f96b 	bl	80007cc <Error_Handler>
  }
}
 80004f6:	bf00      	nop
 80004f8:	3758      	adds	r7, #88	@ 0x58
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bd80      	pop	{r7, pc}
	...

08000500 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b088      	sub	sp, #32
 8000504:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 8000506:	463b      	mov	r3, r7
 8000508:	2220      	movs	r2, #32
 800050a:	2100      	movs	r1, #0
 800050c:	4618      	mov	r0, r3
 800050e:	f002 f91a 	bl	8002746 <memset>

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 8000512:	4b2b      	ldr	r3, [pc, #172]	@ (80005c0 <MX_FMC_Init+0xc0>)
 8000514:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 8000518:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 800051a:	4b29      	ldr	r3, [pc, #164]	@ (80005c0 <MX_FMC_Init+0xc0>)
 800051c:	4a29      	ldr	r2, [pc, #164]	@ (80005c4 <MX_FMC_Init+0xc4>)
 800051e:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
 8000520:	4b27      	ldr	r3, [pc, #156]	@ (80005c0 <MX_FMC_Init+0xc0>)
 8000522:	2200      	movs	r2, #0
 8000524:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 8000526:	4b26      	ldr	r3, [pc, #152]	@ (80005c0 <MX_FMC_Init+0xc0>)
 8000528:	2200      	movs	r2, #0
 800052a:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 800052c:	4b24      	ldr	r3, [pc, #144]	@ (80005c0 <MX_FMC_Init+0xc0>)
 800052e:	2200      	movs	r2, #0
 8000530:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000532:	4b23      	ldr	r3, [pc, #140]	@ (80005c0 <MX_FMC_Init+0xc0>)
 8000534:	2210      	movs	r2, #16
 8000536:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 8000538:	4b21      	ldr	r3, [pc, #132]	@ (80005c0 <MX_FMC_Init+0xc0>)
 800053a:	2200      	movs	r2, #0
 800053c:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 800053e:	4b20      	ldr	r3, [pc, #128]	@ (80005c0 <MX_FMC_Init+0xc0>)
 8000540:	2200      	movs	r2, #0
 8000542:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 8000544:	4b1e      	ldr	r3, [pc, #120]	@ (80005c0 <MX_FMC_Init+0xc0>)
 8000546:	2200      	movs	r2, #0
 8000548:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_DISABLE;
 800054a:	4b1d      	ldr	r3, [pc, #116]	@ (80005c0 <MX_FMC_Init+0xc0>)
 800054c:	2200      	movs	r2, #0
 800054e:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 8000550:	4b1b      	ldr	r3, [pc, #108]	@ (80005c0 <MX_FMC_Init+0xc0>)
 8000552:	2200      	movs	r2, #0
 8000554:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 8000556:	4b1a      	ldr	r3, [pc, #104]	@ (80005c0 <MX_FMC_Init+0xc0>)
 8000558:	2200      	movs	r2, #0
 800055a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 800055c:	4b18      	ldr	r3, [pc, #96]	@ (80005c0 <MX_FMC_Init+0xc0>)
 800055e:	2200      	movs	r2, #0
 8000560:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 8000562:	4b17      	ldr	r3, [pc, #92]	@ (80005c0 <MX_FMC_Init+0xc0>)
 8000564:	2200      	movs	r2, #0
 8000566:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8000568:	4b15      	ldr	r3, [pc, #84]	@ (80005c0 <MX_FMC_Init+0xc0>)
 800056a:	2200      	movs	r2, #0
 800056c:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 800056e:	4b14      	ldr	r3, [pc, #80]	@ (80005c0 <MX_FMC_Init+0xc0>)
 8000570:	2200      	movs	r2, #0
 8000572:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsram1.Init.NBLSetupTime = 0;
 8000574:	4b12      	ldr	r3, [pc, #72]	@ (80005c0 <MX_FMC_Init+0xc0>)
 8000576:	2200      	movs	r2, #0
 8000578:	645a      	str	r2, [r3, #68]	@ 0x44
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 800057a:	4b11      	ldr	r3, [pc, #68]	@ (80005c0 <MX_FMC_Init+0xc0>)
 800057c:	2200      	movs	r2, #0
 800057e:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Timing */
  Timing.AddressSetupTime = 15;
 8000580:	230f      	movs	r3, #15
 8000582:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 8000584:	230f      	movs	r3, #15
 8000586:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 255;
 8000588:	23ff      	movs	r3, #255	@ 0xff
 800058a:	60bb      	str	r3, [r7, #8]
  Timing.DataHoldTime = 0;
 800058c:	2300      	movs	r3, #0
 800058e:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8000590:	230f      	movs	r3, #15
 8000592:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8000594:	2310      	movs	r3, #16
 8000596:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8000598:	2311      	movs	r3, #17
 800059a:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 800059c:	2300      	movs	r3, #0
 800059e:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 80005a0:	463b      	mov	r3, r7
 80005a2:	2200      	movs	r2, #0
 80005a4:	4619      	mov	r1, r3
 80005a6:	4806      	ldr	r0, [pc, #24]	@ (80005c0 <MX_FMC_Init+0xc0>)
 80005a8:	f001 fd5c 	bl	8002064 <HAL_SRAM_Init>
 80005ac:	4603      	mov	r3, r0
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d001      	beq.n	80005b6 <MX_FMC_Init+0xb6>
  {
    Error_Handler( );
 80005b2:	f000 f90b 	bl	80007cc <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 80005b6:	bf00      	nop
 80005b8:	3720      	adds	r7, #32
 80005ba:	46bd      	mov	sp, r7
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	bf00      	nop
 80005c0:	20000084 	.word	0x20000084
 80005c4:	a0000104 	.word	0xa0000104

080005c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b08e      	sub	sp, #56	@ 0x38
 80005cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80005d2:	2200      	movs	r2, #0
 80005d4:	601a      	str	r2, [r3, #0]
 80005d6:	605a      	str	r2, [r3, #4]
 80005d8:	609a      	str	r2, [r3, #8]
 80005da:	60da      	str	r2, [r3, #12]
 80005dc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005de:	4b77      	ldr	r3, [pc, #476]	@ (80007bc <MX_GPIO_Init+0x1f4>)
 80005e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005e2:	4a76      	ldr	r2, [pc, #472]	@ (80007bc <MX_GPIO_Init+0x1f4>)
 80005e4:	f043 0304 	orr.w	r3, r3, #4
 80005e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005ea:	4b74      	ldr	r3, [pc, #464]	@ (80007bc <MX_GPIO_Init+0x1f4>)
 80005ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005ee:	f003 0304 	and.w	r3, r3, #4
 80005f2:	623b      	str	r3, [r7, #32]
 80005f4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80005f6:	4b71      	ldr	r3, [pc, #452]	@ (80007bc <MX_GPIO_Init+0x1f4>)
 80005f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005fa:	4a70      	ldr	r2, [pc, #448]	@ (80007bc <MX_GPIO_Init+0x1f4>)
 80005fc:	f043 0320 	orr.w	r3, r3, #32
 8000600:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000602:	4b6e      	ldr	r3, [pc, #440]	@ (80007bc <MX_GPIO_Init+0x1f4>)
 8000604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000606:	f003 0320 	and.w	r3, r3, #32
 800060a:	61fb      	str	r3, [r7, #28]
 800060c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800060e:	4b6b      	ldr	r3, [pc, #428]	@ (80007bc <MX_GPIO_Init+0x1f4>)
 8000610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000612:	4a6a      	ldr	r2, [pc, #424]	@ (80007bc <MX_GPIO_Init+0x1f4>)
 8000614:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000618:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800061a:	4b68      	ldr	r3, [pc, #416]	@ (80007bc <MX_GPIO_Init+0x1f4>)
 800061c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800061e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000622:	61bb      	str	r3, [r7, #24]
 8000624:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000626:	4b65      	ldr	r3, [pc, #404]	@ (80007bc <MX_GPIO_Init+0x1f4>)
 8000628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800062a:	4a64      	ldr	r2, [pc, #400]	@ (80007bc <MX_GPIO_Init+0x1f4>)
 800062c:	f043 0301 	orr.w	r3, r3, #1
 8000630:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000632:	4b62      	ldr	r3, [pc, #392]	@ (80007bc <MX_GPIO_Init+0x1f4>)
 8000634:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000636:	f003 0301 	and.w	r3, r3, #1
 800063a:	617b      	str	r3, [r7, #20]
 800063c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800063e:	4b5f      	ldr	r3, [pc, #380]	@ (80007bc <MX_GPIO_Init+0x1f4>)
 8000640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000642:	4a5e      	ldr	r2, [pc, #376]	@ (80007bc <MX_GPIO_Init+0x1f4>)
 8000644:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000648:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800064a:	4b5c      	ldr	r3, [pc, #368]	@ (80007bc <MX_GPIO_Init+0x1f4>)
 800064c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800064e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000652:	613b      	str	r3, [r7, #16]
 8000654:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000656:	4b59      	ldr	r3, [pc, #356]	@ (80007bc <MX_GPIO_Init+0x1f4>)
 8000658:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800065a:	4a58      	ldr	r2, [pc, #352]	@ (80007bc <MX_GPIO_Init+0x1f4>)
 800065c:	f043 0310 	orr.w	r3, r3, #16
 8000660:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000662:	4b56      	ldr	r3, [pc, #344]	@ (80007bc <MX_GPIO_Init+0x1f4>)
 8000664:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000666:	f003 0310 	and.w	r3, r3, #16
 800066a:	60fb      	str	r3, [r7, #12]
 800066c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800066e:	4b53      	ldr	r3, [pc, #332]	@ (80007bc <MX_GPIO_Init+0x1f4>)
 8000670:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000672:	4a52      	ldr	r2, [pc, #328]	@ (80007bc <MX_GPIO_Init+0x1f4>)
 8000674:	f043 0302 	orr.w	r3, r3, #2
 8000678:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800067a:	4b50      	ldr	r3, [pc, #320]	@ (80007bc <MX_GPIO_Init+0x1f4>)
 800067c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800067e:	f003 0302 	and.w	r3, r3, #2
 8000682:	60bb      	str	r3, [r7, #8]
 8000684:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000686:	4b4d      	ldr	r3, [pc, #308]	@ (80007bc <MX_GPIO_Init+0x1f4>)
 8000688:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800068a:	4a4c      	ldr	r2, [pc, #304]	@ (80007bc <MX_GPIO_Init+0x1f4>)
 800068c:	f043 0308 	orr.w	r3, r3, #8
 8000690:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000692:	4b4a      	ldr	r3, [pc, #296]	@ (80007bc <MX_GPIO_Init+0x1f4>)
 8000694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000696:	f003 0308 	and.w	r3, r3, #8
 800069a:	607b      	str	r3, [r7, #4]
 800069c:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 800069e:	f000 fe31 	bl	8001304 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ECC_SEL_0_Pin|ECC_SEL_1_Pin, GPIO_PIN_RESET);
 80006a2:	2200      	movs	r2, #0
 80006a4:	2103      	movs	r1, #3
 80006a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006aa:	f000 fd4f 	bl	800114c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80006ae:	2200      	movs	r2, #0
 80006b0:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 80006b4:	4842      	ldr	r0, [pc, #264]	@ (80007c0 <MX_GPIO_Init+0x1f8>)
 80006b6:	f000 fd49 	bl	800114c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80006ba:	2200      	movs	r2, #0
 80006bc:	2140      	movs	r1, #64	@ 0x40
 80006be:	4841      	ldr	r0, [pc, #260]	@ (80007c4 <MX_GPIO_Init+0x1fc>)
 80006c0:	f000 fd44 	bl	800114c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006c4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80006c8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80006ca:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80006ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d0:	2300      	movs	r3, #0
 80006d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006d8:	4619      	mov	r1, r3
 80006da:	483b      	ldr	r0, [pc, #236]	@ (80007c8 <MX_GPIO_Init+0x200>)
 80006dc:	f000 fba4 	bl	8000e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : ECC_SEL_0_Pin ECC_SEL_1_Pin */
  GPIO_InitStruct.Pin = ECC_SEL_0_Pin|ECC_SEL_1_Pin;
 80006e0:	2303      	movs	r3, #3
 80006e2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006e4:	2301      	movs	r3, #1
 80006e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e8:	2300      	movs	r3, #0
 80006ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ec:	2300      	movs	r3, #0
 80006ee:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006f4:	4619      	mov	r1, r3
 80006f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006fa:	f000 fb95 	bl	8000e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 80006fe:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8000702:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000704:	2301      	movs	r3, #1
 8000706:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000708:	2300      	movs	r3, #0
 800070a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800070c:	2300      	movs	r3, #0
 800070e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000710:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000714:	4619      	mov	r1, r3
 8000716:	482a      	ldr	r0, [pc, #168]	@ (80007c0 <MX_GPIO_Init+0x1f8>)
 8000718:	f000 fb86 	bl	8000e28 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800071c:	2320      	movs	r3, #32
 800071e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000720:	2300      	movs	r3, #0
 8000722:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000724:	2300      	movs	r3, #0
 8000726:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000728:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800072c:	4619      	mov	r1, r3
 800072e:	4825      	ldr	r0, [pc, #148]	@ (80007c4 <MX_GPIO_Init+0x1fc>)
 8000730:	f000 fb7a 	bl	8000e28 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000734:	2340      	movs	r3, #64	@ 0x40
 8000736:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000738:	2301      	movs	r3, #1
 800073a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800073c:	2300      	movs	r3, #0
 800073e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000740:	2300      	movs	r3, #0
 8000742:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000744:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000748:	4619      	mov	r1, r3
 800074a:	481e      	ldr	r0, [pc, #120]	@ (80007c4 <MX_GPIO_Init+0x1fc>)
 800074c:	f000 fb6c 	bl	8000e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : STLINK_TX_Pin STLINK_RX_Pin */
  GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 8000750:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000754:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000756:	2302      	movs	r3, #2
 8000758:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075a:	2300      	movs	r3, #0
 800075c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800075e:	2303      	movs	r3, #3
 8000760:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000762:	2308      	movs	r3, #8
 8000764:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000766:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800076a:	4619      	mov	r1, r3
 800076c:	4815      	ldr	r0, [pc, #84]	@ (80007c4 <MX_GPIO_Init+0x1fc>)
 800076e:	f000 fb5b 	bl	8000e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000772:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8000776:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000778:	2302      	movs	r3, #2
 800077a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077c:	2300      	movs	r3, #0
 800077e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000780:	2303      	movs	r3, #3
 8000782:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000784:	230a      	movs	r3, #10
 8000786:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000788:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800078c:	4619      	mov	r1, r3
 800078e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000792:	f000 fb49 	bl	8000e28 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000796:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800079a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800079c:	2300      	movs	r3, #0
 800079e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a0:	2300      	movs	r3, #0
 80007a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80007a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007a8:	4619      	mov	r1, r3
 80007aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007ae:	f000 fb3b 	bl	8000e28 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007b2:	bf00      	nop
 80007b4:	3738      	adds	r7, #56	@ 0x38
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	40021000 	.word	0x40021000
 80007c0:	48000400 	.word	0x48000400
 80007c4:	48001800 	.word	0x48001800
 80007c8:	48000800 	.word	0x48000800

080007cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007d0:	b672      	cpsid	i
}
 80007d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007d4:	bf00      	nop
 80007d6:	e7fd      	b.n	80007d4 <Error_Handler+0x8>

080007d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	b083      	sub	sp, #12
 80007dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007de:	4b0f      	ldr	r3, [pc, #60]	@ (800081c <HAL_MspInit+0x44>)
 80007e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80007e2:	4a0e      	ldr	r2, [pc, #56]	@ (800081c <HAL_MspInit+0x44>)
 80007e4:	f043 0301 	orr.w	r3, r3, #1
 80007e8:	6613      	str	r3, [r2, #96]	@ 0x60
 80007ea:	4b0c      	ldr	r3, [pc, #48]	@ (800081c <HAL_MspInit+0x44>)
 80007ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80007ee:	f003 0301 	and.w	r3, r3, #1
 80007f2:	607b      	str	r3, [r7, #4]
 80007f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007f6:	4b09      	ldr	r3, [pc, #36]	@ (800081c <HAL_MspInit+0x44>)
 80007f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007fa:	4a08      	ldr	r2, [pc, #32]	@ (800081c <HAL_MspInit+0x44>)
 80007fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000800:	6593      	str	r3, [r2, #88]	@ 0x58
 8000802:	4b06      	ldr	r3, [pc, #24]	@ (800081c <HAL_MspInit+0x44>)
 8000804:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000806:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800080a:	603b      	str	r3, [r7, #0]
 800080c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800080e:	bf00      	nop
 8000810:	370c      	adds	r7, #12
 8000812:	46bd      	mov	sp, r7
 8000814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000818:	4770      	bx	lr
 800081a:	bf00      	nop
 800081c:	40021000 	.word	0x40021000

08000820 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8000820:	b580      	push	{r7, lr}
 8000822:	b086      	sub	sp, #24
 8000824:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8000826:	1d3b      	adds	r3, r7, #4
 8000828:	2200      	movs	r2, #0
 800082a:	601a      	str	r2, [r3, #0]
 800082c:	605a      	str	r2, [r3, #4]
 800082e:	609a      	str	r2, [r3, #8]
 8000830:	60da      	str	r2, [r3, #12]
 8000832:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8000834:	4b2b      	ldr	r3, [pc, #172]	@ (80008e4 <HAL_FMC_MspInit+0xc4>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	2b00      	cmp	r3, #0
 800083a:	d14e      	bne.n	80008da <HAL_FMC_MspInit+0xba>
    return;
  }
  FMC_Initialized = 1;
 800083c:	4b29      	ldr	r3, [pc, #164]	@ (80008e4 <HAL_FMC_MspInit+0xc4>)
 800083e:	2201      	movs	r2, #1
 8000840:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8000842:	4b29      	ldr	r3, [pc, #164]	@ (80008e8 <HAL_FMC_MspInit+0xc8>)
 8000844:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000846:	4a28      	ldr	r2, [pc, #160]	@ (80008e8 <HAL_FMC_MspInit+0xc8>)
 8000848:	f043 0301 	orr.w	r3, r3, #1
 800084c:	6513      	str	r3, [r2, #80]	@ 0x50
 800084e:	4b26      	ldr	r3, [pc, #152]	@ (80008e8 <HAL_FMC_MspInit+0xc8>)
 8000850:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000852:	f003 0301 	and.w	r3, r3, #1
 8000856:	603b      	str	r3, [r7, #0]
 8000858:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FMC_D3
  PD4   ------> FMC_NOE
  PD5   ------> FMC_NWE
  PD7   ------> FMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800085a:	f24f 033f 	movw	r3, #61503	@ 0xf03f
 800085e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000860:	2302      	movs	r3, #2
 8000862:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000864:	2300      	movs	r3, #0
 8000866:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000868:	2303      	movs	r3, #3
 800086a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800086c:	230c      	movs	r3, #12
 800086e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000870:	1d3b      	adds	r3, r7, #4
 8000872:	4619      	mov	r1, r3
 8000874:	481d      	ldr	r0, [pc, #116]	@ (80008ec <HAL_FMC_MspInit+0xcc>)
 8000876:	f000 fad7 	bl	8000e28 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800087a:	2301      	movs	r3, #1
 800087c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800087e:	2302      	movs	r3, #2
 8000880:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000882:	2300      	movs	r3, #0
 8000884:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000886:	2303      	movs	r3, #3
 8000888:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800088a:	230c      	movs	r3, #12
 800088c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800088e:	1d3b      	adds	r3, r7, #4
 8000890:	4619      	mov	r1, r3
 8000892:	4817      	ldr	r0, [pc, #92]	@ (80008f0 <HAL_FMC_MspInit+0xd0>)
 8000894:	f000 fac8 	bl	8000e28 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8000898:	f64f 7380 	movw	r3, #65408	@ 0xff80
 800089c:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800089e:	2302      	movs	r3, #2
 80008a0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a2:	2300      	movs	r3, #0
 80008a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008a6:	2303      	movs	r3, #3
 80008a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80008aa:	230c      	movs	r3, #12
 80008ac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80008ae:	1d3b      	adds	r3, r7, #4
 80008b0:	4619      	mov	r1, r3
 80008b2:	4810      	ldr	r0, [pc, #64]	@ (80008f4 <HAL_FMC_MspInit+0xd4>)
 80008b4:	f000 fab8 	bl	8000e28 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80008b8:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
 80008bc:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008be:	2302      	movs	r3, #2
 80008c0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c2:	2300      	movs	r3, #0
 80008c4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008c6:	2303      	movs	r3, #3
 80008c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80008ca:	230c      	movs	r3, #12
 80008cc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008ce:	1d3b      	adds	r3, r7, #4
 80008d0:	4619      	mov	r1, r3
 80008d2:	4809      	ldr	r0, [pc, #36]	@ (80008f8 <HAL_FMC_MspInit+0xd8>)
 80008d4:	f000 faa8 	bl	8000e28 <HAL_GPIO_Init>
 80008d8:	e000      	b.n	80008dc <HAL_FMC_MspInit+0xbc>
    return;
 80008da:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80008dc:	3718      	adds	r7, #24
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	200000d4 	.word	0x200000d4
 80008e8:	40021000 	.word	0x40021000
 80008ec:	48001400 	.word	0x48001400
 80008f0:	48001800 	.word	0x48001800
 80008f4:	48001000 	.word	0x48001000
 80008f8:	48000c00 	.word	0x48000c00

080008fc <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b082      	sub	sp, #8
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8000904:	f7ff ff8c 	bl	8000820 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8000908:	bf00      	nop
 800090a:	3708      	adds	r7, #8
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}

08000910 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000914:	bf00      	nop
 8000916:	e7fd      	b.n	8000914 <NMI_Handler+0x4>

08000918 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800091c:	bf00      	nop
 800091e:	e7fd      	b.n	800091c <HardFault_Handler+0x4>

08000920 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000924:	bf00      	nop
 8000926:	e7fd      	b.n	8000924 <MemManage_Handler+0x4>

08000928 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800092c:	bf00      	nop
 800092e:	e7fd      	b.n	800092c <BusFault_Handler+0x4>

08000930 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000930:	b480      	push	{r7}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000934:	bf00      	nop
 8000936:	e7fd      	b.n	8000934 <UsageFault_Handler+0x4>

08000938 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000938:	b480      	push	{r7}
 800093a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800093c:	bf00      	nop
 800093e:	46bd      	mov	sp, r7
 8000940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000944:	4770      	bx	lr

08000946 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000946:	b480      	push	{r7}
 8000948:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800094a:	bf00      	nop
 800094c:	46bd      	mov	sp, r7
 800094e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000952:	4770      	bx	lr

08000954 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000958:	bf00      	nop
 800095a:	46bd      	mov	sp, r7
 800095c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000960:	4770      	bx	lr

08000962 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000962:	b580      	push	{r7, lr}
 8000964:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000966:	f000 f959 	bl	8000c1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800096a:	bf00      	nop
 800096c:	bd80      	pop	{r7, pc}

0800096e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800096e:	b480      	push	{r7}
 8000970:	af00      	add	r7, sp, #0
  return 1;
 8000972:	2301      	movs	r3, #1
}
 8000974:	4618      	mov	r0, r3
 8000976:	46bd      	mov	sp, r7
 8000978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097c:	4770      	bx	lr

0800097e <_kill>:

int _kill(int pid, int sig)
{
 800097e:	b580      	push	{r7, lr}
 8000980:	b082      	sub	sp, #8
 8000982:	af00      	add	r7, sp, #0
 8000984:	6078      	str	r0, [r7, #4]
 8000986:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000988:	f001 ff2c 	bl	80027e4 <__errno>
 800098c:	4603      	mov	r3, r0
 800098e:	2216      	movs	r2, #22
 8000990:	601a      	str	r2, [r3, #0]
  return -1;
 8000992:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000996:	4618      	mov	r0, r3
 8000998:	3708      	adds	r7, #8
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}

0800099e <_exit>:

void _exit (int status)
{
 800099e:	b580      	push	{r7, lr}
 80009a0:	b082      	sub	sp, #8
 80009a2:	af00      	add	r7, sp, #0
 80009a4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80009a6:	f04f 31ff 	mov.w	r1, #4294967295
 80009aa:	6878      	ldr	r0, [r7, #4]
 80009ac:	f7ff ffe7 	bl	800097e <_kill>
  while (1) {}    /* Make sure we hang here */
 80009b0:	bf00      	nop
 80009b2:	e7fd      	b.n	80009b0 <_exit+0x12>

080009b4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b086      	sub	sp, #24
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	60f8      	str	r0, [r7, #12]
 80009bc:	60b9      	str	r1, [r7, #8]
 80009be:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009c0:	2300      	movs	r3, #0
 80009c2:	617b      	str	r3, [r7, #20]
 80009c4:	e00a      	b.n	80009dc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80009c6:	f3af 8000 	nop.w
 80009ca:	4601      	mov	r1, r0
 80009cc:	68bb      	ldr	r3, [r7, #8]
 80009ce:	1c5a      	adds	r2, r3, #1
 80009d0:	60ba      	str	r2, [r7, #8]
 80009d2:	b2ca      	uxtb	r2, r1
 80009d4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009d6:	697b      	ldr	r3, [r7, #20]
 80009d8:	3301      	adds	r3, #1
 80009da:	617b      	str	r3, [r7, #20]
 80009dc:	697a      	ldr	r2, [r7, #20]
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	429a      	cmp	r2, r3
 80009e2:	dbf0      	blt.n	80009c6 <_read+0x12>
  }

  return len;
 80009e4:	687b      	ldr	r3, [r7, #4]
}
 80009e6:	4618      	mov	r0, r3
 80009e8:	3718      	adds	r7, #24
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}

080009ee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80009ee:	b580      	push	{r7, lr}
 80009f0:	b086      	sub	sp, #24
 80009f2:	af00      	add	r7, sp, #0
 80009f4:	60f8      	str	r0, [r7, #12]
 80009f6:	60b9      	str	r1, [r7, #8]
 80009f8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009fa:	2300      	movs	r3, #0
 80009fc:	617b      	str	r3, [r7, #20]
 80009fe:	e009      	b.n	8000a14 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000a00:	68bb      	ldr	r3, [r7, #8]
 8000a02:	1c5a      	adds	r2, r3, #1
 8000a04:	60ba      	str	r2, [r7, #8]
 8000a06:	781b      	ldrb	r3, [r3, #0]
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	3301      	adds	r3, #1
 8000a12:	617b      	str	r3, [r7, #20]
 8000a14:	697a      	ldr	r2, [r7, #20]
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	429a      	cmp	r2, r3
 8000a1a:	dbf1      	blt.n	8000a00 <_write+0x12>
  }
  return len;
 8000a1c:	687b      	ldr	r3, [r7, #4]
}
 8000a1e:	4618      	mov	r0, r3
 8000a20:	3718      	adds	r7, #24
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}

08000a26 <_close>:

int _close(int file)
{
 8000a26:	b480      	push	{r7}
 8000a28:	b083      	sub	sp, #12
 8000a2a:	af00      	add	r7, sp, #0
 8000a2c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a2e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a32:	4618      	mov	r0, r3
 8000a34:	370c      	adds	r7, #12
 8000a36:	46bd      	mov	sp, r7
 8000a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3c:	4770      	bx	lr

08000a3e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a3e:	b480      	push	{r7}
 8000a40:	b083      	sub	sp, #12
 8000a42:	af00      	add	r7, sp, #0
 8000a44:	6078      	str	r0, [r7, #4]
 8000a46:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a4e:	605a      	str	r2, [r3, #4]
  return 0;
 8000a50:	2300      	movs	r3, #0
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	370c      	adds	r7, #12
 8000a56:	46bd      	mov	sp, r7
 8000a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5c:	4770      	bx	lr

08000a5e <_isatty>:

int _isatty(int file)
{
 8000a5e:	b480      	push	{r7}
 8000a60:	b083      	sub	sp, #12
 8000a62:	af00      	add	r7, sp, #0
 8000a64:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a66:	2301      	movs	r3, #1
}
 8000a68:	4618      	mov	r0, r3
 8000a6a:	370c      	adds	r7, #12
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a72:	4770      	bx	lr

08000a74 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a74:	b480      	push	{r7}
 8000a76:	b085      	sub	sp, #20
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	60f8      	str	r0, [r7, #12]
 8000a7c:	60b9      	str	r1, [r7, #8]
 8000a7e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a80:	2300      	movs	r3, #0
}
 8000a82:	4618      	mov	r0, r3
 8000a84:	3714      	adds	r7, #20
 8000a86:	46bd      	mov	sp, r7
 8000a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8c:	4770      	bx	lr
	...

08000a90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b086      	sub	sp, #24
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a98:	4a14      	ldr	r2, [pc, #80]	@ (8000aec <_sbrk+0x5c>)
 8000a9a:	4b15      	ldr	r3, [pc, #84]	@ (8000af0 <_sbrk+0x60>)
 8000a9c:	1ad3      	subs	r3, r2, r3
 8000a9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000aa0:	697b      	ldr	r3, [r7, #20]
 8000aa2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000aa4:	4b13      	ldr	r3, [pc, #76]	@ (8000af4 <_sbrk+0x64>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d102      	bne.n	8000ab2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000aac:	4b11      	ldr	r3, [pc, #68]	@ (8000af4 <_sbrk+0x64>)
 8000aae:	4a12      	ldr	r2, [pc, #72]	@ (8000af8 <_sbrk+0x68>)
 8000ab0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ab2:	4b10      	ldr	r3, [pc, #64]	@ (8000af4 <_sbrk+0x64>)
 8000ab4:	681a      	ldr	r2, [r3, #0]
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	4413      	add	r3, r2
 8000aba:	693a      	ldr	r2, [r7, #16]
 8000abc:	429a      	cmp	r2, r3
 8000abe:	d207      	bcs.n	8000ad0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ac0:	f001 fe90 	bl	80027e4 <__errno>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	220c      	movs	r2, #12
 8000ac8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000aca:	f04f 33ff 	mov.w	r3, #4294967295
 8000ace:	e009      	b.n	8000ae4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ad0:	4b08      	ldr	r3, [pc, #32]	@ (8000af4 <_sbrk+0x64>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ad6:	4b07      	ldr	r3, [pc, #28]	@ (8000af4 <_sbrk+0x64>)
 8000ad8:	681a      	ldr	r2, [r3, #0]
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	4413      	add	r3, r2
 8000ade:	4a05      	ldr	r2, [pc, #20]	@ (8000af4 <_sbrk+0x64>)
 8000ae0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ae2:	68fb      	ldr	r3, [r7, #12]
}
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	3718      	adds	r7, #24
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	200a0000 	.word	0x200a0000
 8000af0:	00000400 	.word	0x00000400
 8000af4:	200000d8 	.word	0x200000d8
 8000af8:	20000230 	.word	0x20000230

08000afc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000b00:	4b06      	ldr	r3, [pc, #24]	@ (8000b1c <SystemInit+0x20>)
 8000b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b06:	4a05      	ldr	r2, [pc, #20]	@ (8000b1c <SystemInit+0x20>)
 8000b08:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b0c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000b10:	bf00      	nop
 8000b12:	46bd      	mov	sp, r7
 8000b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop
 8000b1c:	e000ed00 	.word	0xe000ed00

08000b20 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000b20:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b58 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b24:	f7ff ffea 	bl	8000afc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b28:	480c      	ldr	r0, [pc, #48]	@ (8000b5c <LoopForever+0x6>)
  ldr r1, =_edata
 8000b2a:	490d      	ldr	r1, [pc, #52]	@ (8000b60 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b2c:	4a0d      	ldr	r2, [pc, #52]	@ (8000b64 <LoopForever+0xe>)
  movs r3, #0
 8000b2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b30:	e002      	b.n	8000b38 <LoopCopyDataInit>

08000b32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b36:	3304      	adds	r3, #4

08000b38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b3c:	d3f9      	bcc.n	8000b32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b3e:	4a0a      	ldr	r2, [pc, #40]	@ (8000b68 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b40:	4c0a      	ldr	r4, [pc, #40]	@ (8000b6c <LoopForever+0x16>)
  movs r3, #0
 8000b42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b44:	e001      	b.n	8000b4a <LoopFillZerobss>

08000b46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b48:	3204      	adds	r2, #4

08000b4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b4c:	d3fb      	bcc.n	8000b46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b4e:	f001 fe4f 	bl	80027f0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b52:	f7ff fc71 	bl	8000438 <main>

08000b56 <LoopForever>:

LoopForever:
    b LoopForever
 8000b56:	e7fe      	b.n	8000b56 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000b58:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8000b5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b60:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000b64:	080035c4 	.word	0x080035c4
  ldr r2, =_sbss
 8000b68:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000b6c:	2000022c 	.word	0x2000022c

08000b70 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b70:	e7fe      	b.n	8000b70 <ADC1_IRQHandler>

08000b72 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b72:	b580      	push	{r7, lr}
 8000b74:	b082      	sub	sp, #8
 8000b76:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b7c:	2003      	movs	r0, #3
 8000b7e:	f000 f91f 	bl	8000dc0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b82:	2000      	movs	r0, #0
 8000b84:	f000 f80e 	bl	8000ba4 <HAL_InitTick>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d002      	beq.n	8000b94 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000b8e:	2301      	movs	r3, #1
 8000b90:	71fb      	strb	r3, [r7, #7]
 8000b92:	e001      	b.n	8000b98 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b94:	f7ff fe20 	bl	80007d8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b98:	79fb      	ldrb	r3, [r7, #7]
}
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	3708      	adds	r7, #8
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
	...

08000ba4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b084      	sub	sp, #16
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000bac:	2300      	movs	r3, #0
 8000bae:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000bb0:	4b17      	ldr	r3, [pc, #92]	@ (8000c10 <HAL_InitTick+0x6c>)
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d023      	beq.n	8000c00 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000bb8:	4b16      	ldr	r3, [pc, #88]	@ (8000c14 <HAL_InitTick+0x70>)
 8000bba:	681a      	ldr	r2, [r3, #0]
 8000bbc:	4b14      	ldr	r3, [pc, #80]	@ (8000c10 <HAL_InitTick+0x6c>)
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bc6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bca:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f000 f91d 	bl	8000e0e <HAL_SYSTICK_Config>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d10f      	bne.n	8000bfa <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	2b0f      	cmp	r3, #15
 8000bde:	d809      	bhi.n	8000bf4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000be0:	2200      	movs	r2, #0
 8000be2:	6879      	ldr	r1, [r7, #4]
 8000be4:	f04f 30ff 	mov.w	r0, #4294967295
 8000be8:	f000 f8f5 	bl	8000dd6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000bec:	4a0a      	ldr	r2, [pc, #40]	@ (8000c18 <HAL_InitTick+0x74>)
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	6013      	str	r3, [r2, #0]
 8000bf2:	e007      	b.n	8000c04 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000bf4:	2301      	movs	r3, #1
 8000bf6:	73fb      	strb	r3, [r7, #15]
 8000bf8:	e004      	b.n	8000c04 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000bfa:	2301      	movs	r3, #1
 8000bfc:	73fb      	strb	r3, [r7, #15]
 8000bfe:	e001      	b.n	8000c04 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000c00:	2301      	movs	r3, #1
 8000c02:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000c04:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c06:	4618      	mov	r0, r3
 8000c08:	3710      	adds	r7, #16
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	20000008 	.word	0x20000008
 8000c14:	20000000 	.word	0x20000000
 8000c18:	20000004 	.word	0x20000004

08000c1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c20:	4b06      	ldr	r3, [pc, #24]	@ (8000c3c <HAL_IncTick+0x20>)
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	461a      	mov	r2, r3
 8000c26:	4b06      	ldr	r3, [pc, #24]	@ (8000c40 <HAL_IncTick+0x24>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	4413      	add	r3, r2
 8000c2c:	4a04      	ldr	r2, [pc, #16]	@ (8000c40 <HAL_IncTick+0x24>)
 8000c2e:	6013      	str	r3, [r2, #0]
}
 8000c30:	bf00      	nop
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop
 8000c3c:	20000008 	.word	0x20000008
 8000c40:	200000dc 	.word	0x200000dc

08000c44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
  return uwTick;
 8000c48:	4b03      	ldr	r3, [pc, #12]	@ (8000c58 <HAL_GetTick+0x14>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
}
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop
 8000c58:	200000dc 	.word	0x200000dc

08000c5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b085      	sub	sp, #20
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	f003 0307 	and.w	r3, r3, #7
 8000c6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c6c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ca0 <__NVIC_SetPriorityGrouping+0x44>)
 8000c6e:	68db      	ldr	r3, [r3, #12]
 8000c70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c72:	68ba      	ldr	r2, [r7, #8]
 8000c74:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c78:	4013      	ands	r3, r2
 8000c7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c80:	68bb      	ldr	r3, [r7, #8]
 8000c82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c84:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c8e:	4a04      	ldr	r2, [pc, #16]	@ (8000ca0 <__NVIC_SetPriorityGrouping+0x44>)
 8000c90:	68bb      	ldr	r3, [r7, #8]
 8000c92:	60d3      	str	r3, [r2, #12]
}
 8000c94:	bf00      	nop
 8000c96:	3714      	adds	r7, #20
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9e:	4770      	bx	lr
 8000ca0:	e000ed00 	.word	0xe000ed00

08000ca4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ca8:	4b04      	ldr	r3, [pc, #16]	@ (8000cbc <__NVIC_GetPriorityGrouping+0x18>)
 8000caa:	68db      	ldr	r3, [r3, #12]
 8000cac:	0a1b      	lsrs	r3, r3, #8
 8000cae:	f003 0307 	and.w	r3, r3, #7
}
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cba:	4770      	bx	lr
 8000cbc:	e000ed00 	.word	0xe000ed00

08000cc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	b083      	sub	sp, #12
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	6039      	str	r1, [r7, #0]
 8000cca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ccc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	db0a      	blt.n	8000cea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	b2da      	uxtb	r2, r3
 8000cd8:	490c      	ldr	r1, [pc, #48]	@ (8000d0c <__NVIC_SetPriority+0x4c>)
 8000cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cde:	0112      	lsls	r2, r2, #4
 8000ce0:	b2d2      	uxtb	r2, r2
 8000ce2:	440b      	add	r3, r1
 8000ce4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ce8:	e00a      	b.n	8000d00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	b2da      	uxtb	r2, r3
 8000cee:	4908      	ldr	r1, [pc, #32]	@ (8000d10 <__NVIC_SetPriority+0x50>)
 8000cf0:	79fb      	ldrb	r3, [r7, #7]
 8000cf2:	f003 030f 	and.w	r3, r3, #15
 8000cf6:	3b04      	subs	r3, #4
 8000cf8:	0112      	lsls	r2, r2, #4
 8000cfa:	b2d2      	uxtb	r2, r2
 8000cfc:	440b      	add	r3, r1
 8000cfe:	761a      	strb	r2, [r3, #24]
}
 8000d00:	bf00      	nop
 8000d02:	370c      	adds	r7, #12
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr
 8000d0c:	e000e100 	.word	0xe000e100
 8000d10:	e000ed00 	.word	0xe000ed00

08000d14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d14:	b480      	push	{r7}
 8000d16:	b089      	sub	sp, #36	@ 0x24
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	60f8      	str	r0, [r7, #12]
 8000d1c:	60b9      	str	r1, [r7, #8]
 8000d1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	f003 0307 	and.w	r3, r3, #7
 8000d26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d28:	69fb      	ldr	r3, [r7, #28]
 8000d2a:	f1c3 0307 	rsb	r3, r3, #7
 8000d2e:	2b04      	cmp	r3, #4
 8000d30:	bf28      	it	cs
 8000d32:	2304      	movcs	r3, #4
 8000d34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d36:	69fb      	ldr	r3, [r7, #28]
 8000d38:	3304      	adds	r3, #4
 8000d3a:	2b06      	cmp	r3, #6
 8000d3c:	d902      	bls.n	8000d44 <NVIC_EncodePriority+0x30>
 8000d3e:	69fb      	ldr	r3, [r7, #28]
 8000d40:	3b03      	subs	r3, #3
 8000d42:	e000      	b.n	8000d46 <NVIC_EncodePriority+0x32>
 8000d44:	2300      	movs	r3, #0
 8000d46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d48:	f04f 32ff 	mov.w	r2, #4294967295
 8000d4c:	69bb      	ldr	r3, [r7, #24]
 8000d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d52:	43da      	mvns	r2, r3
 8000d54:	68bb      	ldr	r3, [r7, #8]
 8000d56:	401a      	ands	r2, r3
 8000d58:	697b      	ldr	r3, [r7, #20]
 8000d5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d5c:	f04f 31ff 	mov.w	r1, #4294967295
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	fa01 f303 	lsl.w	r3, r1, r3
 8000d66:	43d9      	mvns	r1, r3
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d6c:	4313      	orrs	r3, r2
         );
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	3724      	adds	r7, #36	@ 0x24
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr
	...

08000d7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	3b01      	subs	r3, #1
 8000d88:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d8c:	d301      	bcc.n	8000d92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d8e:	2301      	movs	r3, #1
 8000d90:	e00f      	b.n	8000db2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d92:	4a0a      	ldr	r2, [pc, #40]	@ (8000dbc <SysTick_Config+0x40>)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	3b01      	subs	r3, #1
 8000d98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d9a:	210f      	movs	r1, #15
 8000d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000da0:	f7ff ff8e 	bl	8000cc0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000da4:	4b05      	ldr	r3, [pc, #20]	@ (8000dbc <SysTick_Config+0x40>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000daa:	4b04      	ldr	r3, [pc, #16]	@ (8000dbc <SysTick_Config+0x40>)
 8000dac:	2207      	movs	r2, #7
 8000dae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000db0:	2300      	movs	r3, #0
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	3708      	adds	r7, #8
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	e000e010 	.word	0xe000e010

08000dc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dc8:	6878      	ldr	r0, [r7, #4]
 8000dca:	f7ff ff47 	bl	8000c5c <__NVIC_SetPriorityGrouping>
}
 8000dce:	bf00      	nop
 8000dd0:	3708      	adds	r7, #8
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}

08000dd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dd6:	b580      	push	{r7, lr}
 8000dd8:	b086      	sub	sp, #24
 8000dda:	af00      	add	r7, sp, #0
 8000ddc:	4603      	mov	r3, r0
 8000dde:	60b9      	str	r1, [r7, #8]
 8000de0:	607a      	str	r2, [r7, #4]
 8000de2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000de4:	2300      	movs	r3, #0
 8000de6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000de8:	f7ff ff5c 	bl	8000ca4 <__NVIC_GetPriorityGrouping>
 8000dec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dee:	687a      	ldr	r2, [r7, #4]
 8000df0:	68b9      	ldr	r1, [r7, #8]
 8000df2:	6978      	ldr	r0, [r7, #20]
 8000df4:	f7ff ff8e 	bl	8000d14 <NVIC_EncodePriority>
 8000df8:	4602      	mov	r2, r0
 8000dfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dfe:	4611      	mov	r1, r2
 8000e00:	4618      	mov	r0, r3
 8000e02:	f7ff ff5d 	bl	8000cc0 <__NVIC_SetPriority>
}
 8000e06:	bf00      	nop
 8000e08:	3718      	adds	r7, #24
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}

08000e0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e0e:	b580      	push	{r7, lr}
 8000e10:	b082      	sub	sp, #8
 8000e12:	af00      	add	r7, sp, #0
 8000e14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e16:	6878      	ldr	r0, [r7, #4]
 8000e18:	f7ff ffb0 	bl	8000d7c <SysTick_Config>
 8000e1c:	4603      	mov	r3, r0
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	3708      	adds	r7, #8
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
	...

08000e28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b087      	sub	sp, #28
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
 8000e30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e32:	2300      	movs	r3, #0
 8000e34:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e36:	e166      	b.n	8001106 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	681a      	ldr	r2, [r3, #0]
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	697b      	ldr	r3, [r7, #20]
 8000e40:	fa01 f303 	lsl.w	r3, r1, r3
 8000e44:	4013      	ands	r3, r2
 8000e46:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	f000 8158 	beq.w	8001100 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	685b      	ldr	r3, [r3, #4]
 8000e54:	f003 0303 	and.w	r3, r3, #3
 8000e58:	2b01      	cmp	r3, #1
 8000e5a:	d005      	beq.n	8000e68 <HAL_GPIO_Init+0x40>
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	f003 0303 	and.w	r3, r3, #3
 8000e64:	2b02      	cmp	r3, #2
 8000e66:	d130      	bne.n	8000eca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	689b      	ldr	r3, [r3, #8]
 8000e6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000e6e:	697b      	ldr	r3, [r7, #20]
 8000e70:	005b      	lsls	r3, r3, #1
 8000e72:	2203      	movs	r2, #3
 8000e74:	fa02 f303 	lsl.w	r3, r2, r3
 8000e78:	43db      	mvns	r3, r3
 8000e7a:	693a      	ldr	r2, [r7, #16]
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	68da      	ldr	r2, [r3, #12]
 8000e84:	697b      	ldr	r3, [r7, #20]
 8000e86:	005b      	lsls	r3, r3, #1
 8000e88:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8c:	693a      	ldr	r2, [r7, #16]
 8000e8e:	4313      	orrs	r3, r2
 8000e90:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	693a      	ldr	r2, [r7, #16]
 8000e96:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e9e:	2201      	movs	r2, #1
 8000ea0:	697b      	ldr	r3, [r7, #20]
 8000ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea6:	43db      	mvns	r3, r3
 8000ea8:	693a      	ldr	r2, [r7, #16]
 8000eaa:	4013      	ands	r3, r2
 8000eac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	685b      	ldr	r3, [r3, #4]
 8000eb2:	091b      	lsrs	r3, r3, #4
 8000eb4:	f003 0201 	and.w	r2, r3, #1
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	fa02 f303 	lsl.w	r3, r2, r3
 8000ebe:	693a      	ldr	r2, [r7, #16]
 8000ec0:	4313      	orrs	r3, r2
 8000ec2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	693a      	ldr	r2, [r7, #16]
 8000ec8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	f003 0303 	and.w	r3, r3, #3
 8000ed2:	2b03      	cmp	r3, #3
 8000ed4:	d017      	beq.n	8000f06 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	68db      	ldr	r3, [r3, #12]
 8000eda:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	005b      	lsls	r3, r3, #1
 8000ee0:	2203      	movs	r2, #3
 8000ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee6:	43db      	mvns	r3, r3
 8000ee8:	693a      	ldr	r2, [r7, #16]
 8000eea:	4013      	ands	r3, r2
 8000eec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	689a      	ldr	r2, [r3, #8]
 8000ef2:	697b      	ldr	r3, [r7, #20]
 8000ef4:	005b      	lsls	r3, r3, #1
 8000ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8000efa:	693a      	ldr	r2, [r7, #16]
 8000efc:	4313      	orrs	r3, r2
 8000efe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	693a      	ldr	r2, [r7, #16]
 8000f04:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	685b      	ldr	r3, [r3, #4]
 8000f0a:	f003 0303 	and.w	r3, r3, #3
 8000f0e:	2b02      	cmp	r3, #2
 8000f10:	d123      	bne.n	8000f5a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000f12:	697b      	ldr	r3, [r7, #20]
 8000f14:	08da      	lsrs	r2, r3, #3
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	3208      	adds	r2, #8
 8000f1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f1e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	f003 0307 	and.w	r3, r3, #7
 8000f26:	009b      	lsls	r3, r3, #2
 8000f28:	220f      	movs	r2, #15
 8000f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f2e:	43db      	mvns	r3, r3
 8000f30:	693a      	ldr	r2, [r7, #16]
 8000f32:	4013      	ands	r3, r2
 8000f34:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	691a      	ldr	r2, [r3, #16]
 8000f3a:	697b      	ldr	r3, [r7, #20]
 8000f3c:	f003 0307 	and.w	r3, r3, #7
 8000f40:	009b      	lsls	r3, r3, #2
 8000f42:	fa02 f303 	lsl.w	r3, r2, r3
 8000f46:	693a      	ldr	r2, [r7, #16]
 8000f48:	4313      	orrs	r3, r2
 8000f4a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f4c:	697b      	ldr	r3, [r7, #20]
 8000f4e:	08da      	lsrs	r2, r3, #3
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	3208      	adds	r2, #8
 8000f54:	6939      	ldr	r1, [r7, #16]
 8000f56:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	005b      	lsls	r3, r3, #1
 8000f64:	2203      	movs	r2, #3
 8000f66:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6a:	43db      	mvns	r3, r3
 8000f6c:	693a      	ldr	r2, [r7, #16]
 8000f6e:	4013      	ands	r3, r2
 8000f70:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	f003 0203 	and.w	r2, r3, #3
 8000f7a:	697b      	ldr	r3, [r7, #20]
 8000f7c:	005b      	lsls	r3, r3, #1
 8000f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f82:	693a      	ldr	r2, [r7, #16]
 8000f84:	4313      	orrs	r3, r2
 8000f86:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	693a      	ldr	r2, [r7, #16]
 8000f8c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	f000 80b2 	beq.w	8001100 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f9c:	4b61      	ldr	r3, [pc, #388]	@ (8001124 <HAL_GPIO_Init+0x2fc>)
 8000f9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fa0:	4a60      	ldr	r2, [pc, #384]	@ (8001124 <HAL_GPIO_Init+0x2fc>)
 8000fa2:	f043 0301 	orr.w	r3, r3, #1
 8000fa6:	6613      	str	r3, [r2, #96]	@ 0x60
 8000fa8:	4b5e      	ldr	r3, [pc, #376]	@ (8001124 <HAL_GPIO_Init+0x2fc>)
 8000faa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fac:	f003 0301 	and.w	r3, r3, #1
 8000fb0:	60bb      	str	r3, [r7, #8]
 8000fb2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000fb4:	4a5c      	ldr	r2, [pc, #368]	@ (8001128 <HAL_GPIO_Init+0x300>)
 8000fb6:	697b      	ldr	r3, [r7, #20]
 8000fb8:	089b      	lsrs	r3, r3, #2
 8000fba:	3302      	adds	r3, #2
 8000fbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fc0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000fc2:	697b      	ldr	r3, [r7, #20]
 8000fc4:	f003 0303 	and.w	r3, r3, #3
 8000fc8:	009b      	lsls	r3, r3, #2
 8000fca:	220f      	movs	r2, #15
 8000fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd0:	43db      	mvns	r3, r3
 8000fd2:	693a      	ldr	r2, [r7, #16]
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000fde:	d02b      	beq.n	8001038 <HAL_GPIO_Init+0x210>
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	4a52      	ldr	r2, [pc, #328]	@ (800112c <HAL_GPIO_Init+0x304>)
 8000fe4:	4293      	cmp	r3, r2
 8000fe6:	d025      	beq.n	8001034 <HAL_GPIO_Init+0x20c>
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	4a51      	ldr	r2, [pc, #324]	@ (8001130 <HAL_GPIO_Init+0x308>)
 8000fec:	4293      	cmp	r3, r2
 8000fee:	d01f      	beq.n	8001030 <HAL_GPIO_Init+0x208>
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	4a50      	ldr	r2, [pc, #320]	@ (8001134 <HAL_GPIO_Init+0x30c>)
 8000ff4:	4293      	cmp	r3, r2
 8000ff6:	d019      	beq.n	800102c <HAL_GPIO_Init+0x204>
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	4a4f      	ldr	r2, [pc, #316]	@ (8001138 <HAL_GPIO_Init+0x310>)
 8000ffc:	4293      	cmp	r3, r2
 8000ffe:	d013      	beq.n	8001028 <HAL_GPIO_Init+0x200>
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	4a4e      	ldr	r2, [pc, #312]	@ (800113c <HAL_GPIO_Init+0x314>)
 8001004:	4293      	cmp	r3, r2
 8001006:	d00d      	beq.n	8001024 <HAL_GPIO_Init+0x1fc>
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	4a4d      	ldr	r2, [pc, #308]	@ (8001140 <HAL_GPIO_Init+0x318>)
 800100c:	4293      	cmp	r3, r2
 800100e:	d007      	beq.n	8001020 <HAL_GPIO_Init+0x1f8>
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	4a4c      	ldr	r2, [pc, #304]	@ (8001144 <HAL_GPIO_Init+0x31c>)
 8001014:	4293      	cmp	r3, r2
 8001016:	d101      	bne.n	800101c <HAL_GPIO_Init+0x1f4>
 8001018:	2307      	movs	r3, #7
 800101a:	e00e      	b.n	800103a <HAL_GPIO_Init+0x212>
 800101c:	2308      	movs	r3, #8
 800101e:	e00c      	b.n	800103a <HAL_GPIO_Init+0x212>
 8001020:	2306      	movs	r3, #6
 8001022:	e00a      	b.n	800103a <HAL_GPIO_Init+0x212>
 8001024:	2305      	movs	r3, #5
 8001026:	e008      	b.n	800103a <HAL_GPIO_Init+0x212>
 8001028:	2304      	movs	r3, #4
 800102a:	e006      	b.n	800103a <HAL_GPIO_Init+0x212>
 800102c:	2303      	movs	r3, #3
 800102e:	e004      	b.n	800103a <HAL_GPIO_Init+0x212>
 8001030:	2302      	movs	r3, #2
 8001032:	e002      	b.n	800103a <HAL_GPIO_Init+0x212>
 8001034:	2301      	movs	r3, #1
 8001036:	e000      	b.n	800103a <HAL_GPIO_Init+0x212>
 8001038:	2300      	movs	r3, #0
 800103a:	697a      	ldr	r2, [r7, #20]
 800103c:	f002 0203 	and.w	r2, r2, #3
 8001040:	0092      	lsls	r2, r2, #2
 8001042:	4093      	lsls	r3, r2
 8001044:	693a      	ldr	r2, [r7, #16]
 8001046:	4313      	orrs	r3, r2
 8001048:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800104a:	4937      	ldr	r1, [pc, #220]	@ (8001128 <HAL_GPIO_Init+0x300>)
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	089b      	lsrs	r3, r3, #2
 8001050:	3302      	adds	r3, #2
 8001052:	693a      	ldr	r2, [r7, #16]
 8001054:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001058:	4b3b      	ldr	r3, [pc, #236]	@ (8001148 <HAL_GPIO_Init+0x320>)
 800105a:	689b      	ldr	r3, [r3, #8]
 800105c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	43db      	mvns	r3, r3
 8001062:	693a      	ldr	r2, [r7, #16]
 8001064:	4013      	ands	r3, r2
 8001066:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001070:	2b00      	cmp	r3, #0
 8001072:	d003      	beq.n	800107c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001074:	693a      	ldr	r2, [r7, #16]
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	4313      	orrs	r3, r2
 800107a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800107c:	4a32      	ldr	r2, [pc, #200]	@ (8001148 <HAL_GPIO_Init+0x320>)
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001082:	4b31      	ldr	r3, [pc, #196]	@ (8001148 <HAL_GPIO_Init+0x320>)
 8001084:	68db      	ldr	r3, [r3, #12]
 8001086:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	43db      	mvns	r3, r3
 800108c:	693a      	ldr	r2, [r7, #16]
 800108e:	4013      	ands	r3, r2
 8001090:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	685b      	ldr	r3, [r3, #4]
 8001096:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800109a:	2b00      	cmp	r3, #0
 800109c:	d003      	beq.n	80010a6 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800109e:	693a      	ldr	r2, [r7, #16]
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	4313      	orrs	r3, r2
 80010a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80010a6:	4a28      	ldr	r2, [pc, #160]	@ (8001148 <HAL_GPIO_Init+0x320>)
 80010a8:	693b      	ldr	r3, [r7, #16]
 80010aa:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80010ac:	4b26      	ldr	r3, [pc, #152]	@ (8001148 <HAL_GPIO_Init+0x320>)
 80010ae:	685b      	ldr	r3, [r3, #4]
 80010b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	43db      	mvns	r3, r3
 80010b6:	693a      	ldr	r2, [r7, #16]
 80010b8:	4013      	ands	r3, r2
 80010ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d003      	beq.n	80010d0 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80010c8:	693a      	ldr	r2, [r7, #16]
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	4313      	orrs	r3, r2
 80010ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80010d0:	4a1d      	ldr	r2, [pc, #116]	@ (8001148 <HAL_GPIO_Init+0x320>)
 80010d2:	693b      	ldr	r3, [r7, #16]
 80010d4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80010d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001148 <HAL_GPIO_Init+0x320>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	43db      	mvns	r3, r3
 80010e0:	693a      	ldr	r2, [r7, #16]
 80010e2:	4013      	ands	r3, r2
 80010e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d003      	beq.n	80010fa <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80010f2:	693a      	ldr	r2, [r7, #16]
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	4313      	orrs	r3, r2
 80010f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80010fa:	4a13      	ldr	r2, [pc, #76]	@ (8001148 <HAL_GPIO_Init+0x320>)
 80010fc:	693b      	ldr	r3, [r7, #16]
 80010fe:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	3301      	adds	r3, #1
 8001104:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	681a      	ldr	r2, [r3, #0]
 800110a:	697b      	ldr	r3, [r7, #20]
 800110c:	fa22 f303 	lsr.w	r3, r2, r3
 8001110:	2b00      	cmp	r3, #0
 8001112:	f47f ae91 	bne.w	8000e38 <HAL_GPIO_Init+0x10>
  }
}
 8001116:	bf00      	nop
 8001118:	bf00      	nop
 800111a:	371c      	adds	r7, #28
 800111c:	46bd      	mov	sp, r7
 800111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001122:	4770      	bx	lr
 8001124:	40021000 	.word	0x40021000
 8001128:	40010000 	.word	0x40010000
 800112c:	48000400 	.word	0x48000400
 8001130:	48000800 	.word	0x48000800
 8001134:	48000c00 	.word	0x48000c00
 8001138:	48001000 	.word	0x48001000
 800113c:	48001400 	.word	0x48001400
 8001140:	48001800 	.word	0x48001800
 8001144:	48001c00 	.word	0x48001c00
 8001148:	40010400 	.word	0x40010400

0800114c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800114c:	b480      	push	{r7}
 800114e:	b083      	sub	sp, #12
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
 8001154:	460b      	mov	r3, r1
 8001156:	807b      	strh	r3, [r7, #2]
 8001158:	4613      	mov	r3, r2
 800115a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800115c:	787b      	ldrb	r3, [r7, #1]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d003      	beq.n	800116a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001162:	887a      	ldrh	r2, [r7, #2]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001168:	e002      	b.n	8001170 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800116a:	887a      	ldrh	r2, [r7, #2]
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001170:	bf00      	nop
 8001172:	370c      	adds	r7, #12
 8001174:	46bd      	mov	sp, r7
 8001176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117a:	4770      	bx	lr

0800117c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001180:	4b0d      	ldr	r3, [pc, #52]	@ (80011b8 <HAL_PWREx_GetVoltageRange+0x3c>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001188:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800118c:	d102      	bne.n	8001194 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800118e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001192:	e00b      	b.n	80011ac <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8001194:	4b08      	ldr	r3, [pc, #32]	@ (80011b8 <HAL_PWREx_GetVoltageRange+0x3c>)
 8001196:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800119a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800119e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80011a2:	d102      	bne.n	80011aa <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80011a4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80011a8:	e000      	b.n	80011ac <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80011aa:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80011ac:	4618      	mov	r0, r3
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr
 80011b6:	bf00      	nop
 80011b8:	40007000 	.word	0x40007000

080011bc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80011bc:	b480      	push	{r7}
 80011be:	b085      	sub	sp, #20
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d141      	bne.n	800124e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80011ca:	4b4b      	ldr	r3, [pc, #300]	@ (80012f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80011d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80011d6:	d131      	bne.n	800123c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80011d8:	4b47      	ldr	r3, [pc, #284]	@ (80012f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80011de:	4a46      	ldr	r2, [pc, #280]	@ (80012f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80011e4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80011e8:	4b43      	ldr	r3, [pc, #268]	@ (80012f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80011f0:	4a41      	ldr	r2, [pc, #260]	@ (80012f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80011f6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80011f8:	4b40      	ldr	r3, [pc, #256]	@ (80012fc <HAL_PWREx_ControlVoltageScaling+0x140>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	2232      	movs	r2, #50	@ 0x32
 80011fe:	fb02 f303 	mul.w	r3, r2, r3
 8001202:	4a3f      	ldr	r2, [pc, #252]	@ (8001300 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001204:	fba2 2303 	umull	r2, r3, r2, r3
 8001208:	0c9b      	lsrs	r3, r3, #18
 800120a:	3301      	adds	r3, #1
 800120c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800120e:	e002      	b.n	8001216 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	3b01      	subs	r3, #1
 8001214:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001216:	4b38      	ldr	r3, [pc, #224]	@ (80012f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001218:	695b      	ldr	r3, [r3, #20]
 800121a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800121e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001222:	d102      	bne.n	800122a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d1f2      	bne.n	8001210 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800122a:	4b33      	ldr	r3, [pc, #204]	@ (80012f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800122c:	695b      	ldr	r3, [r3, #20]
 800122e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001232:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001236:	d158      	bne.n	80012ea <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001238:	2303      	movs	r3, #3
 800123a:	e057      	b.n	80012ec <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800123c:	4b2e      	ldr	r3, [pc, #184]	@ (80012f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800123e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001242:	4a2d      	ldr	r2, [pc, #180]	@ (80012f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001244:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001248:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800124c:	e04d      	b.n	80012ea <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001254:	d141      	bne.n	80012da <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001256:	4b28      	ldr	r3, [pc, #160]	@ (80012f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800125e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001262:	d131      	bne.n	80012c8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001264:	4b24      	ldr	r3, [pc, #144]	@ (80012f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001266:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800126a:	4a23      	ldr	r2, [pc, #140]	@ (80012f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800126c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001270:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001274:	4b20      	ldr	r3, [pc, #128]	@ (80012f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800127c:	4a1e      	ldr	r2, [pc, #120]	@ (80012f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800127e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001282:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001284:	4b1d      	ldr	r3, [pc, #116]	@ (80012fc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	2232      	movs	r2, #50	@ 0x32
 800128a:	fb02 f303 	mul.w	r3, r2, r3
 800128e:	4a1c      	ldr	r2, [pc, #112]	@ (8001300 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001290:	fba2 2303 	umull	r2, r3, r2, r3
 8001294:	0c9b      	lsrs	r3, r3, #18
 8001296:	3301      	adds	r3, #1
 8001298:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800129a:	e002      	b.n	80012a2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	3b01      	subs	r3, #1
 80012a0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80012a2:	4b15      	ldr	r3, [pc, #84]	@ (80012f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012a4:	695b      	ldr	r3, [r3, #20]
 80012a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012ae:	d102      	bne.n	80012b6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d1f2      	bne.n	800129c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80012b6:	4b10      	ldr	r3, [pc, #64]	@ (80012f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012b8:	695b      	ldr	r3, [r3, #20]
 80012ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012c2:	d112      	bne.n	80012ea <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80012c4:	2303      	movs	r3, #3
 80012c6:	e011      	b.n	80012ec <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80012c8:	4b0b      	ldr	r3, [pc, #44]	@ (80012f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80012ce:	4a0a      	ldr	r2, [pc, #40]	@ (80012f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012d4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80012d8:	e007      	b.n	80012ea <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80012da:	4b07      	ldr	r3, [pc, #28]	@ (80012f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80012e2:	4a05      	ldr	r2, [pc, #20]	@ (80012f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012e4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80012e8:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80012ea:	2300      	movs	r3, #0
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	3714      	adds	r7, #20
 80012f0:	46bd      	mov	sp, r7
 80012f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f6:	4770      	bx	lr
 80012f8:	40007000 	.word	0x40007000
 80012fc:	20000000 	.word	0x20000000
 8001300:	431bde83 	.word	0x431bde83

08001304 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8001308:	4b05      	ldr	r3, [pc, #20]	@ (8001320 <HAL_PWREx_EnableVddIO2+0x1c>)
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	4a04      	ldr	r2, [pc, #16]	@ (8001320 <HAL_PWREx_EnableVddIO2+0x1c>)
 800130e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001312:	6053      	str	r3, [r2, #4]
}
 8001314:	bf00      	nop
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr
 800131e:	bf00      	nop
 8001320:	40007000 	.word	0x40007000

08001324 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b088      	sub	sp, #32
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d102      	bne.n	8001338 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001332:	2301      	movs	r3, #1
 8001334:	f000 bc08 	b.w	8001b48 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001338:	4b96      	ldr	r3, [pc, #600]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 800133a:	689b      	ldr	r3, [r3, #8]
 800133c:	f003 030c 	and.w	r3, r3, #12
 8001340:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001342:	4b94      	ldr	r3, [pc, #592]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 8001344:	68db      	ldr	r3, [r3, #12]
 8001346:	f003 0303 	and.w	r3, r3, #3
 800134a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f003 0310 	and.w	r3, r3, #16
 8001354:	2b00      	cmp	r3, #0
 8001356:	f000 80e4 	beq.w	8001522 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800135a:	69bb      	ldr	r3, [r7, #24]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d007      	beq.n	8001370 <HAL_RCC_OscConfig+0x4c>
 8001360:	69bb      	ldr	r3, [r7, #24]
 8001362:	2b0c      	cmp	r3, #12
 8001364:	f040 808b 	bne.w	800147e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001368:	697b      	ldr	r3, [r7, #20]
 800136a:	2b01      	cmp	r3, #1
 800136c:	f040 8087 	bne.w	800147e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001370:	4b88      	ldr	r3, [pc, #544]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f003 0302 	and.w	r3, r3, #2
 8001378:	2b00      	cmp	r3, #0
 800137a:	d005      	beq.n	8001388 <HAL_RCC_OscConfig+0x64>
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	699b      	ldr	r3, [r3, #24]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d101      	bne.n	8001388 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001384:	2301      	movs	r3, #1
 8001386:	e3df      	b.n	8001b48 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6a1a      	ldr	r2, [r3, #32]
 800138c:	4b81      	ldr	r3, [pc, #516]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f003 0308 	and.w	r3, r3, #8
 8001394:	2b00      	cmp	r3, #0
 8001396:	d004      	beq.n	80013a2 <HAL_RCC_OscConfig+0x7e>
 8001398:	4b7e      	ldr	r3, [pc, #504]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80013a0:	e005      	b.n	80013ae <HAL_RCC_OscConfig+0x8a>
 80013a2:	4b7c      	ldr	r3, [pc, #496]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 80013a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80013a8:	091b      	lsrs	r3, r3, #4
 80013aa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80013ae:	4293      	cmp	r3, r2
 80013b0:	d223      	bcs.n	80013fa <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	6a1b      	ldr	r3, [r3, #32]
 80013b6:	4618      	mov	r0, r3
 80013b8:	f000 fd94 	bl	8001ee4 <RCC_SetFlashLatencyFromMSIRange>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80013c2:	2301      	movs	r3, #1
 80013c4:	e3c0      	b.n	8001b48 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80013c6:	4b73      	ldr	r3, [pc, #460]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4a72      	ldr	r2, [pc, #456]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 80013cc:	f043 0308 	orr.w	r3, r3, #8
 80013d0:	6013      	str	r3, [r2, #0]
 80013d2:	4b70      	ldr	r3, [pc, #448]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	6a1b      	ldr	r3, [r3, #32]
 80013de:	496d      	ldr	r1, [pc, #436]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 80013e0:	4313      	orrs	r3, r2
 80013e2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013e4:	4b6b      	ldr	r3, [pc, #428]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 80013e6:	685b      	ldr	r3, [r3, #4]
 80013e8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	69db      	ldr	r3, [r3, #28]
 80013f0:	021b      	lsls	r3, r3, #8
 80013f2:	4968      	ldr	r1, [pc, #416]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 80013f4:	4313      	orrs	r3, r2
 80013f6:	604b      	str	r3, [r1, #4]
 80013f8:	e025      	b.n	8001446 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80013fa:	4b66      	ldr	r3, [pc, #408]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4a65      	ldr	r2, [pc, #404]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 8001400:	f043 0308 	orr.w	r3, r3, #8
 8001404:	6013      	str	r3, [r2, #0]
 8001406:	4b63      	ldr	r3, [pc, #396]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6a1b      	ldr	r3, [r3, #32]
 8001412:	4960      	ldr	r1, [pc, #384]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 8001414:	4313      	orrs	r3, r2
 8001416:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001418:	4b5e      	ldr	r3, [pc, #376]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	69db      	ldr	r3, [r3, #28]
 8001424:	021b      	lsls	r3, r3, #8
 8001426:	495b      	ldr	r1, [pc, #364]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 8001428:	4313      	orrs	r3, r2
 800142a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800142c:	69bb      	ldr	r3, [r7, #24]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d109      	bne.n	8001446 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6a1b      	ldr	r3, [r3, #32]
 8001436:	4618      	mov	r0, r3
 8001438:	f000 fd54 	bl	8001ee4 <RCC_SetFlashLatencyFromMSIRange>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001442:	2301      	movs	r3, #1
 8001444:	e380      	b.n	8001b48 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001446:	f000 fcc1 	bl	8001dcc <HAL_RCC_GetSysClockFreq>
 800144a:	4602      	mov	r2, r0
 800144c:	4b51      	ldr	r3, [pc, #324]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 800144e:	689b      	ldr	r3, [r3, #8]
 8001450:	091b      	lsrs	r3, r3, #4
 8001452:	f003 030f 	and.w	r3, r3, #15
 8001456:	4950      	ldr	r1, [pc, #320]	@ (8001598 <HAL_RCC_OscConfig+0x274>)
 8001458:	5ccb      	ldrb	r3, [r1, r3]
 800145a:	f003 031f 	and.w	r3, r3, #31
 800145e:	fa22 f303 	lsr.w	r3, r2, r3
 8001462:	4a4e      	ldr	r2, [pc, #312]	@ (800159c <HAL_RCC_OscConfig+0x278>)
 8001464:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001466:	4b4e      	ldr	r3, [pc, #312]	@ (80015a0 <HAL_RCC_OscConfig+0x27c>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4618      	mov	r0, r3
 800146c:	f7ff fb9a 	bl	8000ba4 <HAL_InitTick>
 8001470:	4603      	mov	r3, r0
 8001472:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001474:	7bfb      	ldrb	r3, [r7, #15]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d052      	beq.n	8001520 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800147a:	7bfb      	ldrb	r3, [r7, #15]
 800147c:	e364      	b.n	8001b48 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	699b      	ldr	r3, [r3, #24]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d032      	beq.n	80014ec <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001486:	4b43      	ldr	r3, [pc, #268]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4a42      	ldr	r2, [pc, #264]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 800148c:	f043 0301 	orr.w	r3, r3, #1
 8001490:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001492:	f7ff fbd7 	bl	8000c44 <HAL_GetTick>
 8001496:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001498:	e008      	b.n	80014ac <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800149a:	f7ff fbd3 	bl	8000c44 <HAL_GetTick>
 800149e:	4602      	mov	r2, r0
 80014a0:	693b      	ldr	r3, [r7, #16]
 80014a2:	1ad3      	subs	r3, r2, r3
 80014a4:	2b02      	cmp	r3, #2
 80014a6:	d901      	bls.n	80014ac <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80014a8:	2303      	movs	r3, #3
 80014aa:	e34d      	b.n	8001b48 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80014ac:	4b39      	ldr	r3, [pc, #228]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f003 0302 	and.w	r3, r3, #2
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d0f0      	beq.n	800149a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80014b8:	4b36      	ldr	r3, [pc, #216]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a35      	ldr	r2, [pc, #212]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 80014be:	f043 0308 	orr.w	r3, r3, #8
 80014c2:	6013      	str	r3, [r2, #0]
 80014c4:	4b33      	ldr	r3, [pc, #204]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	6a1b      	ldr	r3, [r3, #32]
 80014d0:	4930      	ldr	r1, [pc, #192]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 80014d2:	4313      	orrs	r3, r2
 80014d4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80014d6:	4b2f      	ldr	r3, [pc, #188]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	69db      	ldr	r3, [r3, #28]
 80014e2:	021b      	lsls	r3, r3, #8
 80014e4:	492b      	ldr	r1, [pc, #172]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 80014e6:	4313      	orrs	r3, r2
 80014e8:	604b      	str	r3, [r1, #4]
 80014ea:	e01a      	b.n	8001522 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80014ec:	4b29      	ldr	r3, [pc, #164]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4a28      	ldr	r2, [pc, #160]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 80014f2:	f023 0301 	bic.w	r3, r3, #1
 80014f6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80014f8:	f7ff fba4 	bl	8000c44 <HAL_GetTick>
 80014fc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80014fe:	e008      	b.n	8001512 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001500:	f7ff fba0 	bl	8000c44 <HAL_GetTick>
 8001504:	4602      	mov	r2, r0
 8001506:	693b      	ldr	r3, [r7, #16]
 8001508:	1ad3      	subs	r3, r2, r3
 800150a:	2b02      	cmp	r3, #2
 800150c:	d901      	bls.n	8001512 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800150e:	2303      	movs	r3, #3
 8001510:	e31a      	b.n	8001b48 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001512:	4b20      	ldr	r3, [pc, #128]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f003 0302 	and.w	r3, r3, #2
 800151a:	2b00      	cmp	r3, #0
 800151c:	d1f0      	bne.n	8001500 <HAL_RCC_OscConfig+0x1dc>
 800151e:	e000      	b.n	8001522 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001520:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f003 0301 	and.w	r3, r3, #1
 800152a:	2b00      	cmp	r3, #0
 800152c:	d073      	beq.n	8001616 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800152e:	69bb      	ldr	r3, [r7, #24]
 8001530:	2b08      	cmp	r3, #8
 8001532:	d005      	beq.n	8001540 <HAL_RCC_OscConfig+0x21c>
 8001534:	69bb      	ldr	r3, [r7, #24]
 8001536:	2b0c      	cmp	r3, #12
 8001538:	d10e      	bne.n	8001558 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	2b03      	cmp	r3, #3
 800153e:	d10b      	bne.n	8001558 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001540:	4b14      	ldr	r3, [pc, #80]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001548:	2b00      	cmp	r3, #0
 800154a:	d063      	beq.n	8001614 <HAL_RCC_OscConfig+0x2f0>
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d15f      	bne.n	8001614 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001554:	2301      	movs	r3, #1
 8001556:	e2f7      	b.n	8001b48 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001560:	d106      	bne.n	8001570 <HAL_RCC_OscConfig+0x24c>
 8001562:	4b0c      	ldr	r3, [pc, #48]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4a0b      	ldr	r2, [pc, #44]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 8001568:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800156c:	6013      	str	r3, [r2, #0]
 800156e:	e025      	b.n	80015bc <HAL_RCC_OscConfig+0x298>
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001578:	d114      	bne.n	80015a4 <HAL_RCC_OscConfig+0x280>
 800157a:	4b06      	ldr	r3, [pc, #24]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4a05      	ldr	r2, [pc, #20]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 8001580:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001584:	6013      	str	r3, [r2, #0]
 8001586:	4b03      	ldr	r3, [pc, #12]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4a02      	ldr	r2, [pc, #8]	@ (8001594 <HAL_RCC_OscConfig+0x270>)
 800158c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001590:	6013      	str	r3, [r2, #0]
 8001592:	e013      	b.n	80015bc <HAL_RCC_OscConfig+0x298>
 8001594:	40021000 	.word	0x40021000
 8001598:	08003494 	.word	0x08003494
 800159c:	20000000 	.word	0x20000000
 80015a0:	20000004 	.word	0x20000004
 80015a4:	4ba0      	ldr	r3, [pc, #640]	@ (8001828 <HAL_RCC_OscConfig+0x504>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a9f      	ldr	r2, [pc, #636]	@ (8001828 <HAL_RCC_OscConfig+0x504>)
 80015aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80015ae:	6013      	str	r3, [r2, #0]
 80015b0:	4b9d      	ldr	r3, [pc, #628]	@ (8001828 <HAL_RCC_OscConfig+0x504>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a9c      	ldr	r2, [pc, #624]	@ (8001828 <HAL_RCC_OscConfig+0x504>)
 80015b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80015ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d013      	beq.n	80015ec <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015c4:	f7ff fb3e 	bl	8000c44 <HAL_GetTick>
 80015c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015ca:	e008      	b.n	80015de <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015cc:	f7ff fb3a 	bl	8000c44 <HAL_GetTick>
 80015d0:	4602      	mov	r2, r0
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	1ad3      	subs	r3, r2, r3
 80015d6:	2b64      	cmp	r3, #100	@ 0x64
 80015d8:	d901      	bls.n	80015de <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80015da:	2303      	movs	r3, #3
 80015dc:	e2b4      	b.n	8001b48 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015de:	4b92      	ldr	r3, [pc, #584]	@ (8001828 <HAL_RCC_OscConfig+0x504>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d0f0      	beq.n	80015cc <HAL_RCC_OscConfig+0x2a8>
 80015ea:	e014      	b.n	8001616 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015ec:	f7ff fb2a 	bl	8000c44 <HAL_GetTick>
 80015f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015f2:	e008      	b.n	8001606 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015f4:	f7ff fb26 	bl	8000c44 <HAL_GetTick>
 80015f8:	4602      	mov	r2, r0
 80015fa:	693b      	ldr	r3, [r7, #16]
 80015fc:	1ad3      	subs	r3, r2, r3
 80015fe:	2b64      	cmp	r3, #100	@ 0x64
 8001600:	d901      	bls.n	8001606 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001602:	2303      	movs	r3, #3
 8001604:	e2a0      	b.n	8001b48 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001606:	4b88      	ldr	r3, [pc, #544]	@ (8001828 <HAL_RCC_OscConfig+0x504>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800160e:	2b00      	cmp	r3, #0
 8001610:	d1f0      	bne.n	80015f4 <HAL_RCC_OscConfig+0x2d0>
 8001612:	e000      	b.n	8001616 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001614:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f003 0302 	and.w	r3, r3, #2
 800161e:	2b00      	cmp	r3, #0
 8001620:	d060      	beq.n	80016e4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001622:	69bb      	ldr	r3, [r7, #24]
 8001624:	2b04      	cmp	r3, #4
 8001626:	d005      	beq.n	8001634 <HAL_RCC_OscConfig+0x310>
 8001628:	69bb      	ldr	r3, [r7, #24]
 800162a:	2b0c      	cmp	r3, #12
 800162c:	d119      	bne.n	8001662 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	2b02      	cmp	r3, #2
 8001632:	d116      	bne.n	8001662 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001634:	4b7c      	ldr	r3, [pc, #496]	@ (8001828 <HAL_RCC_OscConfig+0x504>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800163c:	2b00      	cmp	r3, #0
 800163e:	d005      	beq.n	800164c <HAL_RCC_OscConfig+0x328>
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	68db      	ldr	r3, [r3, #12]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d101      	bne.n	800164c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001648:	2301      	movs	r3, #1
 800164a:	e27d      	b.n	8001b48 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800164c:	4b76      	ldr	r3, [pc, #472]	@ (8001828 <HAL_RCC_OscConfig+0x504>)
 800164e:	685b      	ldr	r3, [r3, #4]
 8001650:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	691b      	ldr	r3, [r3, #16]
 8001658:	061b      	lsls	r3, r3, #24
 800165a:	4973      	ldr	r1, [pc, #460]	@ (8001828 <HAL_RCC_OscConfig+0x504>)
 800165c:	4313      	orrs	r3, r2
 800165e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001660:	e040      	b.n	80016e4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	68db      	ldr	r3, [r3, #12]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d023      	beq.n	80016b2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800166a:	4b6f      	ldr	r3, [pc, #444]	@ (8001828 <HAL_RCC_OscConfig+0x504>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4a6e      	ldr	r2, [pc, #440]	@ (8001828 <HAL_RCC_OscConfig+0x504>)
 8001670:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001674:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001676:	f7ff fae5 	bl	8000c44 <HAL_GetTick>
 800167a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800167c:	e008      	b.n	8001690 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800167e:	f7ff fae1 	bl	8000c44 <HAL_GetTick>
 8001682:	4602      	mov	r2, r0
 8001684:	693b      	ldr	r3, [r7, #16]
 8001686:	1ad3      	subs	r3, r2, r3
 8001688:	2b02      	cmp	r3, #2
 800168a:	d901      	bls.n	8001690 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800168c:	2303      	movs	r3, #3
 800168e:	e25b      	b.n	8001b48 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001690:	4b65      	ldr	r3, [pc, #404]	@ (8001828 <HAL_RCC_OscConfig+0x504>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001698:	2b00      	cmp	r3, #0
 800169a:	d0f0      	beq.n	800167e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800169c:	4b62      	ldr	r3, [pc, #392]	@ (8001828 <HAL_RCC_OscConfig+0x504>)
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	691b      	ldr	r3, [r3, #16]
 80016a8:	061b      	lsls	r3, r3, #24
 80016aa:	495f      	ldr	r1, [pc, #380]	@ (8001828 <HAL_RCC_OscConfig+0x504>)
 80016ac:	4313      	orrs	r3, r2
 80016ae:	604b      	str	r3, [r1, #4]
 80016b0:	e018      	b.n	80016e4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016b2:	4b5d      	ldr	r3, [pc, #372]	@ (8001828 <HAL_RCC_OscConfig+0x504>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4a5c      	ldr	r2, [pc, #368]	@ (8001828 <HAL_RCC_OscConfig+0x504>)
 80016b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80016bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016be:	f7ff fac1 	bl	8000c44 <HAL_GetTick>
 80016c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80016c4:	e008      	b.n	80016d8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016c6:	f7ff fabd 	bl	8000c44 <HAL_GetTick>
 80016ca:	4602      	mov	r2, r0
 80016cc:	693b      	ldr	r3, [r7, #16]
 80016ce:	1ad3      	subs	r3, r2, r3
 80016d0:	2b02      	cmp	r3, #2
 80016d2:	d901      	bls.n	80016d8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80016d4:	2303      	movs	r3, #3
 80016d6:	e237      	b.n	8001b48 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80016d8:	4b53      	ldr	r3, [pc, #332]	@ (8001828 <HAL_RCC_OscConfig+0x504>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d1f0      	bne.n	80016c6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f003 0308 	and.w	r3, r3, #8
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d03c      	beq.n	800176a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	695b      	ldr	r3, [r3, #20]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d01c      	beq.n	8001732 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016f8:	4b4b      	ldr	r3, [pc, #300]	@ (8001828 <HAL_RCC_OscConfig+0x504>)
 80016fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016fe:	4a4a      	ldr	r2, [pc, #296]	@ (8001828 <HAL_RCC_OscConfig+0x504>)
 8001700:	f043 0301 	orr.w	r3, r3, #1
 8001704:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001708:	f7ff fa9c 	bl	8000c44 <HAL_GetTick>
 800170c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800170e:	e008      	b.n	8001722 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001710:	f7ff fa98 	bl	8000c44 <HAL_GetTick>
 8001714:	4602      	mov	r2, r0
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	1ad3      	subs	r3, r2, r3
 800171a:	2b02      	cmp	r3, #2
 800171c:	d901      	bls.n	8001722 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800171e:	2303      	movs	r3, #3
 8001720:	e212      	b.n	8001b48 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001722:	4b41      	ldr	r3, [pc, #260]	@ (8001828 <HAL_RCC_OscConfig+0x504>)
 8001724:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001728:	f003 0302 	and.w	r3, r3, #2
 800172c:	2b00      	cmp	r3, #0
 800172e:	d0ef      	beq.n	8001710 <HAL_RCC_OscConfig+0x3ec>
 8001730:	e01b      	b.n	800176a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001732:	4b3d      	ldr	r3, [pc, #244]	@ (8001828 <HAL_RCC_OscConfig+0x504>)
 8001734:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001738:	4a3b      	ldr	r2, [pc, #236]	@ (8001828 <HAL_RCC_OscConfig+0x504>)
 800173a:	f023 0301 	bic.w	r3, r3, #1
 800173e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001742:	f7ff fa7f 	bl	8000c44 <HAL_GetTick>
 8001746:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001748:	e008      	b.n	800175c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800174a:	f7ff fa7b 	bl	8000c44 <HAL_GetTick>
 800174e:	4602      	mov	r2, r0
 8001750:	693b      	ldr	r3, [r7, #16]
 8001752:	1ad3      	subs	r3, r2, r3
 8001754:	2b02      	cmp	r3, #2
 8001756:	d901      	bls.n	800175c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001758:	2303      	movs	r3, #3
 800175a:	e1f5      	b.n	8001b48 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800175c:	4b32      	ldr	r3, [pc, #200]	@ (8001828 <HAL_RCC_OscConfig+0x504>)
 800175e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001762:	f003 0302 	and.w	r3, r3, #2
 8001766:	2b00      	cmp	r3, #0
 8001768:	d1ef      	bne.n	800174a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f003 0304 	and.w	r3, r3, #4
 8001772:	2b00      	cmp	r3, #0
 8001774:	f000 80a6 	beq.w	80018c4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001778:	2300      	movs	r3, #0
 800177a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800177c:	4b2a      	ldr	r3, [pc, #168]	@ (8001828 <HAL_RCC_OscConfig+0x504>)
 800177e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001780:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001784:	2b00      	cmp	r3, #0
 8001786:	d10d      	bne.n	80017a4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001788:	4b27      	ldr	r3, [pc, #156]	@ (8001828 <HAL_RCC_OscConfig+0x504>)
 800178a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800178c:	4a26      	ldr	r2, [pc, #152]	@ (8001828 <HAL_RCC_OscConfig+0x504>)
 800178e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001792:	6593      	str	r3, [r2, #88]	@ 0x58
 8001794:	4b24      	ldr	r3, [pc, #144]	@ (8001828 <HAL_RCC_OscConfig+0x504>)
 8001796:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001798:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800179c:	60bb      	str	r3, [r7, #8]
 800179e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80017a0:	2301      	movs	r3, #1
 80017a2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017a4:	4b21      	ldr	r3, [pc, #132]	@ (800182c <HAL_RCC_OscConfig+0x508>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d118      	bne.n	80017e2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80017b0:	4b1e      	ldr	r3, [pc, #120]	@ (800182c <HAL_RCC_OscConfig+0x508>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a1d      	ldr	r2, [pc, #116]	@ (800182c <HAL_RCC_OscConfig+0x508>)
 80017b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017ba:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017bc:	f7ff fa42 	bl	8000c44 <HAL_GetTick>
 80017c0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017c2:	e008      	b.n	80017d6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017c4:	f7ff fa3e 	bl	8000c44 <HAL_GetTick>
 80017c8:	4602      	mov	r2, r0
 80017ca:	693b      	ldr	r3, [r7, #16]
 80017cc:	1ad3      	subs	r3, r2, r3
 80017ce:	2b02      	cmp	r3, #2
 80017d0:	d901      	bls.n	80017d6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80017d2:	2303      	movs	r3, #3
 80017d4:	e1b8      	b.n	8001b48 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017d6:	4b15      	ldr	r3, [pc, #84]	@ (800182c <HAL_RCC_OscConfig+0x508>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d0f0      	beq.n	80017c4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	2b01      	cmp	r3, #1
 80017e8:	d108      	bne.n	80017fc <HAL_RCC_OscConfig+0x4d8>
 80017ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001828 <HAL_RCC_OscConfig+0x504>)
 80017ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017f0:	4a0d      	ldr	r2, [pc, #52]	@ (8001828 <HAL_RCC_OscConfig+0x504>)
 80017f2:	f043 0301 	orr.w	r3, r3, #1
 80017f6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80017fa:	e029      	b.n	8001850 <HAL_RCC_OscConfig+0x52c>
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	689b      	ldr	r3, [r3, #8]
 8001800:	2b05      	cmp	r3, #5
 8001802:	d115      	bne.n	8001830 <HAL_RCC_OscConfig+0x50c>
 8001804:	4b08      	ldr	r3, [pc, #32]	@ (8001828 <HAL_RCC_OscConfig+0x504>)
 8001806:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800180a:	4a07      	ldr	r2, [pc, #28]	@ (8001828 <HAL_RCC_OscConfig+0x504>)
 800180c:	f043 0304 	orr.w	r3, r3, #4
 8001810:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001814:	4b04      	ldr	r3, [pc, #16]	@ (8001828 <HAL_RCC_OscConfig+0x504>)
 8001816:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800181a:	4a03      	ldr	r2, [pc, #12]	@ (8001828 <HAL_RCC_OscConfig+0x504>)
 800181c:	f043 0301 	orr.w	r3, r3, #1
 8001820:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001824:	e014      	b.n	8001850 <HAL_RCC_OscConfig+0x52c>
 8001826:	bf00      	nop
 8001828:	40021000 	.word	0x40021000
 800182c:	40007000 	.word	0x40007000
 8001830:	4b9d      	ldr	r3, [pc, #628]	@ (8001aa8 <HAL_RCC_OscConfig+0x784>)
 8001832:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001836:	4a9c      	ldr	r2, [pc, #624]	@ (8001aa8 <HAL_RCC_OscConfig+0x784>)
 8001838:	f023 0301 	bic.w	r3, r3, #1
 800183c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001840:	4b99      	ldr	r3, [pc, #612]	@ (8001aa8 <HAL_RCC_OscConfig+0x784>)
 8001842:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001846:	4a98      	ldr	r2, [pc, #608]	@ (8001aa8 <HAL_RCC_OscConfig+0x784>)
 8001848:	f023 0304 	bic.w	r3, r3, #4
 800184c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	689b      	ldr	r3, [r3, #8]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d016      	beq.n	8001886 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001858:	f7ff f9f4 	bl	8000c44 <HAL_GetTick>
 800185c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800185e:	e00a      	b.n	8001876 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001860:	f7ff f9f0 	bl	8000c44 <HAL_GetTick>
 8001864:	4602      	mov	r2, r0
 8001866:	693b      	ldr	r3, [r7, #16]
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800186e:	4293      	cmp	r3, r2
 8001870:	d901      	bls.n	8001876 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001872:	2303      	movs	r3, #3
 8001874:	e168      	b.n	8001b48 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001876:	4b8c      	ldr	r3, [pc, #560]	@ (8001aa8 <HAL_RCC_OscConfig+0x784>)
 8001878:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800187c:	f003 0302 	and.w	r3, r3, #2
 8001880:	2b00      	cmp	r3, #0
 8001882:	d0ed      	beq.n	8001860 <HAL_RCC_OscConfig+0x53c>
 8001884:	e015      	b.n	80018b2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001886:	f7ff f9dd 	bl	8000c44 <HAL_GetTick>
 800188a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800188c:	e00a      	b.n	80018a4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800188e:	f7ff f9d9 	bl	8000c44 <HAL_GetTick>
 8001892:	4602      	mov	r2, r0
 8001894:	693b      	ldr	r3, [r7, #16]
 8001896:	1ad3      	subs	r3, r2, r3
 8001898:	f241 3288 	movw	r2, #5000	@ 0x1388
 800189c:	4293      	cmp	r3, r2
 800189e:	d901      	bls.n	80018a4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80018a0:	2303      	movs	r3, #3
 80018a2:	e151      	b.n	8001b48 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80018a4:	4b80      	ldr	r3, [pc, #512]	@ (8001aa8 <HAL_RCC_OscConfig+0x784>)
 80018a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018aa:	f003 0302 	and.w	r3, r3, #2
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d1ed      	bne.n	800188e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80018b2:	7ffb      	ldrb	r3, [r7, #31]
 80018b4:	2b01      	cmp	r3, #1
 80018b6:	d105      	bne.n	80018c4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018b8:	4b7b      	ldr	r3, [pc, #492]	@ (8001aa8 <HAL_RCC_OscConfig+0x784>)
 80018ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018bc:	4a7a      	ldr	r2, [pc, #488]	@ (8001aa8 <HAL_RCC_OscConfig+0x784>)
 80018be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80018c2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f003 0320 	and.w	r3, r3, #32
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d03c      	beq.n	800194a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d01c      	beq.n	8001912 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80018d8:	4b73      	ldr	r3, [pc, #460]	@ (8001aa8 <HAL_RCC_OscConfig+0x784>)
 80018da:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80018de:	4a72      	ldr	r2, [pc, #456]	@ (8001aa8 <HAL_RCC_OscConfig+0x784>)
 80018e0:	f043 0301 	orr.w	r3, r3, #1
 80018e4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018e8:	f7ff f9ac 	bl	8000c44 <HAL_GetTick>
 80018ec:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80018ee:	e008      	b.n	8001902 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80018f0:	f7ff f9a8 	bl	8000c44 <HAL_GetTick>
 80018f4:	4602      	mov	r2, r0
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	2b02      	cmp	r3, #2
 80018fc:	d901      	bls.n	8001902 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80018fe:	2303      	movs	r3, #3
 8001900:	e122      	b.n	8001b48 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001902:	4b69      	ldr	r3, [pc, #420]	@ (8001aa8 <HAL_RCC_OscConfig+0x784>)
 8001904:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001908:	f003 0302 	and.w	r3, r3, #2
 800190c:	2b00      	cmp	r3, #0
 800190e:	d0ef      	beq.n	80018f0 <HAL_RCC_OscConfig+0x5cc>
 8001910:	e01b      	b.n	800194a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001912:	4b65      	ldr	r3, [pc, #404]	@ (8001aa8 <HAL_RCC_OscConfig+0x784>)
 8001914:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001918:	4a63      	ldr	r2, [pc, #396]	@ (8001aa8 <HAL_RCC_OscConfig+0x784>)
 800191a:	f023 0301 	bic.w	r3, r3, #1
 800191e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001922:	f7ff f98f 	bl	8000c44 <HAL_GetTick>
 8001926:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001928:	e008      	b.n	800193c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800192a:	f7ff f98b 	bl	8000c44 <HAL_GetTick>
 800192e:	4602      	mov	r2, r0
 8001930:	693b      	ldr	r3, [r7, #16]
 8001932:	1ad3      	subs	r3, r2, r3
 8001934:	2b02      	cmp	r3, #2
 8001936:	d901      	bls.n	800193c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001938:	2303      	movs	r3, #3
 800193a:	e105      	b.n	8001b48 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800193c:	4b5a      	ldr	r3, [pc, #360]	@ (8001aa8 <HAL_RCC_OscConfig+0x784>)
 800193e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001942:	f003 0302 	and.w	r3, r3, #2
 8001946:	2b00      	cmp	r3, #0
 8001948:	d1ef      	bne.n	800192a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800194e:	2b00      	cmp	r3, #0
 8001950:	f000 80f9 	beq.w	8001b46 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001958:	2b02      	cmp	r3, #2
 800195a:	f040 80cf 	bne.w	8001afc <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800195e:	4b52      	ldr	r3, [pc, #328]	@ (8001aa8 <HAL_RCC_OscConfig+0x784>)
 8001960:	68db      	ldr	r3, [r3, #12]
 8001962:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	f003 0203 	and.w	r2, r3, #3
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800196e:	429a      	cmp	r2, r3
 8001970:	d12c      	bne.n	80019cc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001972:	697b      	ldr	r3, [r7, #20]
 8001974:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800197c:	3b01      	subs	r3, #1
 800197e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001980:	429a      	cmp	r2, r3
 8001982:	d123      	bne.n	80019cc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800198e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001990:	429a      	cmp	r2, r3
 8001992:	d11b      	bne.n	80019cc <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800199e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80019a0:	429a      	cmp	r2, r3
 80019a2:	d113      	bne.n	80019cc <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019ae:	085b      	lsrs	r3, r3, #1
 80019b0:	3b01      	subs	r3, #1
 80019b2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d109      	bne.n	80019cc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80019b8:	697b      	ldr	r3, [r7, #20]
 80019ba:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019c2:	085b      	lsrs	r3, r3, #1
 80019c4:	3b01      	subs	r3, #1
 80019c6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019c8:	429a      	cmp	r2, r3
 80019ca:	d071      	beq.n	8001ab0 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80019cc:	69bb      	ldr	r3, [r7, #24]
 80019ce:	2b0c      	cmp	r3, #12
 80019d0:	d068      	beq.n	8001aa4 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80019d2:	4b35      	ldr	r3, [pc, #212]	@ (8001aa8 <HAL_RCC_OscConfig+0x784>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d105      	bne.n	80019ea <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80019de:	4b32      	ldr	r3, [pc, #200]	@ (8001aa8 <HAL_RCC_OscConfig+0x784>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80019ea:	2301      	movs	r3, #1
 80019ec:	e0ac      	b.n	8001b48 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80019ee:	4b2e      	ldr	r3, [pc, #184]	@ (8001aa8 <HAL_RCC_OscConfig+0x784>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4a2d      	ldr	r2, [pc, #180]	@ (8001aa8 <HAL_RCC_OscConfig+0x784>)
 80019f4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80019f8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80019fa:	f7ff f923 	bl	8000c44 <HAL_GetTick>
 80019fe:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a00:	e008      	b.n	8001a14 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a02:	f7ff f91f 	bl	8000c44 <HAL_GetTick>
 8001a06:	4602      	mov	r2, r0
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	1ad3      	subs	r3, r2, r3
 8001a0c:	2b02      	cmp	r3, #2
 8001a0e:	d901      	bls.n	8001a14 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8001a10:	2303      	movs	r3, #3
 8001a12:	e099      	b.n	8001b48 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a14:	4b24      	ldr	r3, [pc, #144]	@ (8001aa8 <HAL_RCC_OscConfig+0x784>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d1f0      	bne.n	8001a02 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a20:	4b21      	ldr	r3, [pc, #132]	@ (8001aa8 <HAL_RCC_OscConfig+0x784>)
 8001a22:	68da      	ldr	r2, [r3, #12]
 8001a24:	4b21      	ldr	r3, [pc, #132]	@ (8001aac <HAL_RCC_OscConfig+0x788>)
 8001a26:	4013      	ands	r3, r2
 8001a28:	687a      	ldr	r2, [r7, #4]
 8001a2a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001a2c:	687a      	ldr	r2, [r7, #4]
 8001a2e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001a30:	3a01      	subs	r2, #1
 8001a32:	0112      	lsls	r2, r2, #4
 8001a34:	4311      	orrs	r1, r2
 8001a36:	687a      	ldr	r2, [r7, #4]
 8001a38:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001a3a:	0212      	lsls	r2, r2, #8
 8001a3c:	4311      	orrs	r1, r2
 8001a3e:	687a      	ldr	r2, [r7, #4]
 8001a40:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001a42:	0852      	lsrs	r2, r2, #1
 8001a44:	3a01      	subs	r2, #1
 8001a46:	0552      	lsls	r2, r2, #21
 8001a48:	4311      	orrs	r1, r2
 8001a4a:	687a      	ldr	r2, [r7, #4]
 8001a4c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001a4e:	0852      	lsrs	r2, r2, #1
 8001a50:	3a01      	subs	r2, #1
 8001a52:	0652      	lsls	r2, r2, #25
 8001a54:	4311      	orrs	r1, r2
 8001a56:	687a      	ldr	r2, [r7, #4]
 8001a58:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001a5a:	06d2      	lsls	r2, r2, #27
 8001a5c:	430a      	orrs	r2, r1
 8001a5e:	4912      	ldr	r1, [pc, #72]	@ (8001aa8 <HAL_RCC_OscConfig+0x784>)
 8001a60:	4313      	orrs	r3, r2
 8001a62:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001a64:	4b10      	ldr	r3, [pc, #64]	@ (8001aa8 <HAL_RCC_OscConfig+0x784>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4a0f      	ldr	r2, [pc, #60]	@ (8001aa8 <HAL_RCC_OscConfig+0x784>)
 8001a6a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a6e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a70:	4b0d      	ldr	r3, [pc, #52]	@ (8001aa8 <HAL_RCC_OscConfig+0x784>)
 8001a72:	68db      	ldr	r3, [r3, #12]
 8001a74:	4a0c      	ldr	r2, [pc, #48]	@ (8001aa8 <HAL_RCC_OscConfig+0x784>)
 8001a76:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a7a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001a7c:	f7ff f8e2 	bl	8000c44 <HAL_GetTick>
 8001a80:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a82:	e008      	b.n	8001a96 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a84:	f7ff f8de 	bl	8000c44 <HAL_GetTick>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	693b      	ldr	r3, [r7, #16]
 8001a8c:	1ad3      	subs	r3, r2, r3
 8001a8e:	2b02      	cmp	r3, #2
 8001a90:	d901      	bls.n	8001a96 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8001a92:	2303      	movs	r3, #3
 8001a94:	e058      	b.n	8001b48 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a96:	4b04      	ldr	r3, [pc, #16]	@ (8001aa8 <HAL_RCC_OscConfig+0x784>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d0f0      	beq.n	8001a84 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001aa2:	e050      	b.n	8001b46 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	e04f      	b.n	8001b48 <HAL_RCC_OscConfig+0x824>
 8001aa8:	40021000 	.word	0x40021000
 8001aac:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ab0:	4b27      	ldr	r3, [pc, #156]	@ (8001b50 <HAL_RCC_OscConfig+0x82c>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d144      	bne.n	8001b46 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001abc:	4b24      	ldr	r3, [pc, #144]	@ (8001b50 <HAL_RCC_OscConfig+0x82c>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a23      	ldr	r2, [pc, #140]	@ (8001b50 <HAL_RCC_OscConfig+0x82c>)
 8001ac2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ac6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001ac8:	4b21      	ldr	r3, [pc, #132]	@ (8001b50 <HAL_RCC_OscConfig+0x82c>)
 8001aca:	68db      	ldr	r3, [r3, #12]
 8001acc:	4a20      	ldr	r2, [pc, #128]	@ (8001b50 <HAL_RCC_OscConfig+0x82c>)
 8001ace:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ad2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001ad4:	f7ff f8b6 	bl	8000c44 <HAL_GetTick>
 8001ad8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ada:	e008      	b.n	8001aee <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001adc:	f7ff f8b2 	bl	8000c44 <HAL_GetTick>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	693b      	ldr	r3, [r7, #16]
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	2b02      	cmp	r3, #2
 8001ae8:	d901      	bls.n	8001aee <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8001aea:	2303      	movs	r3, #3
 8001aec:	e02c      	b.n	8001b48 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001aee:	4b18      	ldr	r3, [pc, #96]	@ (8001b50 <HAL_RCC_OscConfig+0x82c>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d0f0      	beq.n	8001adc <HAL_RCC_OscConfig+0x7b8>
 8001afa:	e024      	b.n	8001b46 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001afc:	69bb      	ldr	r3, [r7, #24]
 8001afe:	2b0c      	cmp	r3, #12
 8001b00:	d01f      	beq.n	8001b42 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b02:	4b13      	ldr	r3, [pc, #76]	@ (8001b50 <HAL_RCC_OscConfig+0x82c>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4a12      	ldr	r2, [pc, #72]	@ (8001b50 <HAL_RCC_OscConfig+0x82c>)
 8001b08:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001b0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b0e:	f7ff f899 	bl	8000c44 <HAL_GetTick>
 8001b12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b14:	e008      	b.n	8001b28 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b16:	f7ff f895 	bl	8000c44 <HAL_GetTick>
 8001b1a:	4602      	mov	r2, r0
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	1ad3      	subs	r3, r2, r3
 8001b20:	2b02      	cmp	r3, #2
 8001b22:	d901      	bls.n	8001b28 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8001b24:	2303      	movs	r3, #3
 8001b26:	e00f      	b.n	8001b48 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b28:	4b09      	ldr	r3, [pc, #36]	@ (8001b50 <HAL_RCC_OscConfig+0x82c>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d1f0      	bne.n	8001b16 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001b34:	4b06      	ldr	r3, [pc, #24]	@ (8001b50 <HAL_RCC_OscConfig+0x82c>)
 8001b36:	68da      	ldr	r2, [r3, #12]
 8001b38:	4905      	ldr	r1, [pc, #20]	@ (8001b50 <HAL_RCC_OscConfig+0x82c>)
 8001b3a:	4b06      	ldr	r3, [pc, #24]	@ (8001b54 <HAL_RCC_OscConfig+0x830>)
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	60cb      	str	r3, [r1, #12]
 8001b40:	e001      	b.n	8001b46 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001b42:	2301      	movs	r3, #1
 8001b44:	e000      	b.n	8001b48 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8001b46:	2300      	movs	r3, #0
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3720      	adds	r7, #32
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	40021000 	.word	0x40021000
 8001b54:	feeefffc 	.word	0xfeeefffc

08001b58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b086      	sub	sp, #24
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
 8001b60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001b62:	2300      	movs	r3, #0
 8001b64:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d101      	bne.n	8001b70 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	e11d      	b.n	8001dac <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b70:	4b90      	ldr	r3, [pc, #576]	@ (8001db4 <HAL_RCC_ClockConfig+0x25c>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f003 030f 	and.w	r3, r3, #15
 8001b78:	683a      	ldr	r2, [r7, #0]
 8001b7a:	429a      	cmp	r2, r3
 8001b7c:	d910      	bls.n	8001ba0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b7e:	4b8d      	ldr	r3, [pc, #564]	@ (8001db4 <HAL_RCC_ClockConfig+0x25c>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f023 020f 	bic.w	r2, r3, #15
 8001b86:	498b      	ldr	r1, [pc, #556]	@ (8001db4 <HAL_RCC_ClockConfig+0x25c>)
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b8e:	4b89      	ldr	r3, [pc, #548]	@ (8001db4 <HAL_RCC_ClockConfig+0x25c>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f003 030f 	and.w	r3, r3, #15
 8001b96:	683a      	ldr	r2, [r7, #0]
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	d001      	beq.n	8001ba0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	e105      	b.n	8001dac <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f003 0302 	and.w	r3, r3, #2
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d010      	beq.n	8001bce <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	689a      	ldr	r2, [r3, #8]
 8001bb0:	4b81      	ldr	r3, [pc, #516]	@ (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001bb2:	689b      	ldr	r3, [r3, #8]
 8001bb4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d908      	bls.n	8001bce <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bbc:	4b7e      	ldr	r3, [pc, #504]	@ (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001bbe:	689b      	ldr	r3, [r3, #8]
 8001bc0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	689b      	ldr	r3, [r3, #8]
 8001bc8:	497b      	ldr	r1, [pc, #492]	@ (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001bca:	4313      	orrs	r3, r2
 8001bcc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f003 0301 	and.w	r3, r3, #1
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d079      	beq.n	8001cce <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	2b03      	cmp	r3, #3
 8001be0:	d11e      	bne.n	8001c20 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001be2:	4b75      	ldr	r3, [pc, #468]	@ (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d101      	bne.n	8001bf2 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	e0dc      	b.n	8001dac <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8001bf2:	f000 f9d1 	bl	8001f98 <RCC_GetSysClockFreqFromPLLSource>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	4a70      	ldr	r2, [pc, #448]	@ (8001dbc <HAL_RCC_ClockConfig+0x264>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d946      	bls.n	8001c8c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001bfe:	4b6e      	ldr	r3, [pc, #440]	@ (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001c00:	689b      	ldr	r3, [r3, #8]
 8001c02:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d140      	bne.n	8001c8c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001c0a:	4b6b      	ldr	r3, [pc, #428]	@ (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001c0c:	689b      	ldr	r3, [r3, #8]
 8001c0e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001c12:	4a69      	ldr	r2, [pc, #420]	@ (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001c14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c18:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001c1a:	2380      	movs	r3, #128	@ 0x80
 8001c1c:	617b      	str	r3, [r7, #20]
 8001c1e:	e035      	b.n	8001c8c <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	2b02      	cmp	r3, #2
 8001c26:	d107      	bne.n	8001c38 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c28:	4b63      	ldr	r3, [pc, #396]	@ (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d115      	bne.n	8001c60 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001c34:	2301      	movs	r3, #1
 8001c36:	e0b9      	b.n	8001dac <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d107      	bne.n	8001c50 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c40:	4b5d      	ldr	r3, [pc, #372]	@ (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f003 0302 	and.w	r3, r3, #2
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d109      	bne.n	8001c60 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	e0ad      	b.n	8001dac <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c50:	4b59      	ldr	r3, [pc, #356]	@ (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d101      	bne.n	8001c60 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	e0a5      	b.n	8001dac <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8001c60:	f000 f8b4 	bl	8001dcc <HAL_RCC_GetSysClockFreq>
 8001c64:	4603      	mov	r3, r0
 8001c66:	4a55      	ldr	r2, [pc, #340]	@ (8001dbc <HAL_RCC_ClockConfig+0x264>)
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d90f      	bls.n	8001c8c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001c6c:	4b52      	ldr	r3, [pc, #328]	@ (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001c6e:	689b      	ldr	r3, [r3, #8]
 8001c70:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d109      	bne.n	8001c8c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001c78:	4b4f      	ldr	r3, [pc, #316]	@ (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001c7a:	689b      	ldr	r3, [r3, #8]
 8001c7c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001c80:	4a4d      	ldr	r2, [pc, #308]	@ (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001c82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c86:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001c88:	2380      	movs	r3, #128	@ 0x80
 8001c8a:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c8c:	4b4a      	ldr	r3, [pc, #296]	@ (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	f023 0203 	bic.w	r2, r3, #3
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	4947      	ldr	r1, [pc, #284]	@ (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c9e:	f7fe ffd1 	bl	8000c44 <HAL_GetTick>
 8001ca2:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ca4:	e00a      	b.n	8001cbc <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ca6:	f7fe ffcd 	bl	8000c44 <HAL_GetTick>
 8001caa:	4602      	mov	r2, r0
 8001cac:	693b      	ldr	r3, [r7, #16]
 8001cae:	1ad3      	subs	r3, r2, r3
 8001cb0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d901      	bls.n	8001cbc <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8001cb8:	2303      	movs	r3, #3
 8001cba:	e077      	b.n	8001dac <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cbc:	4b3e      	ldr	r3, [pc, #248]	@ (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	f003 020c 	and.w	r2, r3, #12
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	009b      	lsls	r3, r3, #2
 8001cca:	429a      	cmp	r2, r3
 8001ccc:	d1eb      	bne.n	8001ca6 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	2b80      	cmp	r3, #128	@ 0x80
 8001cd2:	d105      	bne.n	8001ce0 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001cd4:	4b38      	ldr	r3, [pc, #224]	@ (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	4a37      	ldr	r2, [pc, #220]	@ (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001cda:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001cde:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f003 0302 	and.w	r3, r3, #2
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d010      	beq.n	8001d0e <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	689a      	ldr	r2, [r3, #8]
 8001cf0:	4b31      	ldr	r3, [pc, #196]	@ (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001cf2:	689b      	ldr	r3, [r3, #8]
 8001cf4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001cf8:	429a      	cmp	r2, r3
 8001cfa:	d208      	bcs.n	8001d0e <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cfc:	4b2e      	ldr	r3, [pc, #184]	@ (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001cfe:	689b      	ldr	r3, [r3, #8]
 8001d00:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	689b      	ldr	r3, [r3, #8]
 8001d08:	492b      	ldr	r1, [pc, #172]	@ (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d0e:	4b29      	ldr	r3, [pc, #164]	@ (8001db4 <HAL_RCC_ClockConfig+0x25c>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f003 030f 	and.w	r3, r3, #15
 8001d16:	683a      	ldr	r2, [r7, #0]
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	d210      	bcs.n	8001d3e <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d1c:	4b25      	ldr	r3, [pc, #148]	@ (8001db4 <HAL_RCC_ClockConfig+0x25c>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f023 020f 	bic.w	r2, r3, #15
 8001d24:	4923      	ldr	r1, [pc, #140]	@ (8001db4 <HAL_RCC_ClockConfig+0x25c>)
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d2c:	4b21      	ldr	r3, [pc, #132]	@ (8001db4 <HAL_RCC_ClockConfig+0x25c>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f003 030f 	and.w	r3, r3, #15
 8001d34:	683a      	ldr	r2, [r7, #0]
 8001d36:	429a      	cmp	r2, r3
 8001d38:	d001      	beq.n	8001d3e <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	e036      	b.n	8001dac <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f003 0304 	and.w	r3, r3, #4
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d008      	beq.n	8001d5c <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d4a:	4b1b      	ldr	r3, [pc, #108]	@ (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	68db      	ldr	r3, [r3, #12]
 8001d56:	4918      	ldr	r1, [pc, #96]	@ (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f003 0308 	and.w	r3, r3, #8
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d009      	beq.n	8001d7c <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d68:	4b13      	ldr	r3, [pc, #76]	@ (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001d6a:	689b      	ldr	r3, [r3, #8]
 8001d6c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	691b      	ldr	r3, [r3, #16]
 8001d74:	00db      	lsls	r3, r3, #3
 8001d76:	4910      	ldr	r1, [pc, #64]	@ (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001d7c:	f000 f826 	bl	8001dcc <HAL_RCC_GetSysClockFreq>
 8001d80:	4602      	mov	r2, r0
 8001d82:	4b0d      	ldr	r3, [pc, #52]	@ (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	091b      	lsrs	r3, r3, #4
 8001d88:	f003 030f 	and.w	r3, r3, #15
 8001d8c:	490c      	ldr	r1, [pc, #48]	@ (8001dc0 <HAL_RCC_ClockConfig+0x268>)
 8001d8e:	5ccb      	ldrb	r3, [r1, r3]
 8001d90:	f003 031f 	and.w	r3, r3, #31
 8001d94:	fa22 f303 	lsr.w	r3, r2, r3
 8001d98:	4a0a      	ldr	r2, [pc, #40]	@ (8001dc4 <HAL_RCC_ClockConfig+0x26c>)
 8001d9a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001d9c:	4b0a      	ldr	r3, [pc, #40]	@ (8001dc8 <HAL_RCC_ClockConfig+0x270>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4618      	mov	r0, r3
 8001da2:	f7fe feff 	bl	8000ba4 <HAL_InitTick>
 8001da6:	4603      	mov	r3, r0
 8001da8:	73fb      	strb	r3, [r7, #15]

  return status;
 8001daa:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	3718      	adds	r7, #24
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	40022000 	.word	0x40022000
 8001db8:	40021000 	.word	0x40021000
 8001dbc:	04c4b400 	.word	0x04c4b400
 8001dc0:	08003494 	.word	0x08003494
 8001dc4:	20000000 	.word	0x20000000
 8001dc8:	20000004 	.word	0x20000004

08001dcc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b089      	sub	sp, #36	@ 0x24
 8001dd0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	61fb      	str	r3, [r7, #28]
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001dda:	4b3e      	ldr	r3, [pc, #248]	@ (8001ed4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001ddc:	689b      	ldr	r3, [r3, #8]
 8001dde:	f003 030c 	and.w	r3, r3, #12
 8001de2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001de4:	4b3b      	ldr	r3, [pc, #236]	@ (8001ed4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	f003 0303 	and.w	r3, r3, #3
 8001dec:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001dee:	693b      	ldr	r3, [r7, #16]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d005      	beq.n	8001e00 <HAL_RCC_GetSysClockFreq+0x34>
 8001df4:	693b      	ldr	r3, [r7, #16]
 8001df6:	2b0c      	cmp	r3, #12
 8001df8:	d121      	bne.n	8001e3e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	d11e      	bne.n	8001e3e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001e00:	4b34      	ldr	r3, [pc, #208]	@ (8001ed4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f003 0308 	and.w	r3, r3, #8
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d107      	bne.n	8001e1c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001e0c:	4b31      	ldr	r3, [pc, #196]	@ (8001ed4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e12:	0a1b      	lsrs	r3, r3, #8
 8001e14:	f003 030f 	and.w	r3, r3, #15
 8001e18:	61fb      	str	r3, [r7, #28]
 8001e1a:	e005      	b.n	8001e28 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001e1c:	4b2d      	ldr	r3, [pc, #180]	@ (8001ed4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	091b      	lsrs	r3, r3, #4
 8001e22:	f003 030f 	and.w	r3, r3, #15
 8001e26:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001e28:	4a2b      	ldr	r2, [pc, #172]	@ (8001ed8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001e2a:	69fb      	ldr	r3, [r7, #28]
 8001e2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e30:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d10d      	bne.n	8001e54 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001e38:	69fb      	ldr	r3, [r7, #28]
 8001e3a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001e3c:	e00a      	b.n	8001e54 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	2b04      	cmp	r3, #4
 8001e42:	d102      	bne.n	8001e4a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001e44:	4b25      	ldr	r3, [pc, #148]	@ (8001edc <HAL_RCC_GetSysClockFreq+0x110>)
 8001e46:	61bb      	str	r3, [r7, #24]
 8001e48:	e004      	b.n	8001e54 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	2b08      	cmp	r3, #8
 8001e4e:	d101      	bne.n	8001e54 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001e50:	4b23      	ldr	r3, [pc, #140]	@ (8001ee0 <HAL_RCC_GetSysClockFreq+0x114>)
 8001e52:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	2b0c      	cmp	r3, #12
 8001e58:	d134      	bne.n	8001ec4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001e5a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ed4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e5c:	68db      	ldr	r3, [r3, #12]
 8001e5e:	f003 0303 	and.w	r3, r3, #3
 8001e62:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	2b02      	cmp	r3, #2
 8001e68:	d003      	beq.n	8001e72 <HAL_RCC_GetSysClockFreq+0xa6>
 8001e6a:	68bb      	ldr	r3, [r7, #8]
 8001e6c:	2b03      	cmp	r3, #3
 8001e6e:	d003      	beq.n	8001e78 <HAL_RCC_GetSysClockFreq+0xac>
 8001e70:	e005      	b.n	8001e7e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001e72:	4b1a      	ldr	r3, [pc, #104]	@ (8001edc <HAL_RCC_GetSysClockFreq+0x110>)
 8001e74:	617b      	str	r3, [r7, #20]
      break;
 8001e76:	e005      	b.n	8001e84 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001e78:	4b19      	ldr	r3, [pc, #100]	@ (8001ee0 <HAL_RCC_GetSysClockFreq+0x114>)
 8001e7a:	617b      	str	r3, [r7, #20]
      break;
 8001e7c:	e002      	b.n	8001e84 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001e7e:	69fb      	ldr	r3, [r7, #28]
 8001e80:	617b      	str	r3, [r7, #20]
      break;
 8001e82:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001e84:	4b13      	ldr	r3, [pc, #76]	@ (8001ed4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e86:	68db      	ldr	r3, [r3, #12]
 8001e88:	091b      	lsrs	r3, r3, #4
 8001e8a:	f003 030f 	and.w	r3, r3, #15
 8001e8e:	3301      	adds	r3, #1
 8001e90:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001e92:	4b10      	ldr	r3, [pc, #64]	@ (8001ed4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e94:	68db      	ldr	r3, [r3, #12]
 8001e96:	0a1b      	lsrs	r3, r3, #8
 8001e98:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001e9c:	697a      	ldr	r2, [r7, #20]
 8001e9e:	fb03 f202 	mul.w	r2, r3, r2
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ea8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001eaa:	4b0a      	ldr	r3, [pc, #40]	@ (8001ed4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001eac:	68db      	ldr	r3, [r3, #12]
 8001eae:	0e5b      	lsrs	r3, r3, #25
 8001eb0:	f003 0303 	and.w	r3, r3, #3
 8001eb4:	3301      	adds	r3, #1
 8001eb6:	005b      	lsls	r3, r3, #1
 8001eb8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001eba:	697a      	ldr	r2, [r7, #20]
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ec2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001ec4:	69bb      	ldr	r3, [r7, #24]
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	3724      	adds	r7, #36	@ 0x24
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr
 8001ed2:	bf00      	nop
 8001ed4:	40021000 	.word	0x40021000
 8001ed8:	080034a4 	.word	0x080034a4
 8001edc:	00f42400 	.word	0x00f42400
 8001ee0:	007a1200 	.word	0x007a1200

08001ee4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b086      	sub	sp, #24
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001eec:	2300      	movs	r3, #0
 8001eee:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001ef0:	4b27      	ldr	r3, [pc, #156]	@ (8001f90 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001ef2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ef4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d003      	beq.n	8001f04 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001efc:	f7ff f93e 	bl	800117c <HAL_PWREx_GetVoltageRange>
 8001f00:	6178      	str	r0, [r7, #20]
 8001f02:	e014      	b.n	8001f2e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001f04:	4b22      	ldr	r3, [pc, #136]	@ (8001f90 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001f06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f08:	4a21      	ldr	r2, [pc, #132]	@ (8001f90 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001f0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f10:	4b1f      	ldr	r3, [pc, #124]	@ (8001f90 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001f12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f18:	60fb      	str	r3, [r7, #12]
 8001f1a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001f1c:	f7ff f92e 	bl	800117c <HAL_PWREx_GetVoltageRange>
 8001f20:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001f22:	4b1b      	ldr	r3, [pc, #108]	@ (8001f90 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001f24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f26:	4a1a      	ldr	r2, [pc, #104]	@ (8001f90 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001f28:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f2c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f34:	d10b      	bne.n	8001f4e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	2b80      	cmp	r3, #128	@ 0x80
 8001f3a:	d913      	bls.n	8001f64 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2ba0      	cmp	r3, #160	@ 0xa0
 8001f40:	d902      	bls.n	8001f48 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001f42:	2302      	movs	r3, #2
 8001f44:	613b      	str	r3, [r7, #16]
 8001f46:	e00d      	b.n	8001f64 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001f48:	2301      	movs	r3, #1
 8001f4a:	613b      	str	r3, [r7, #16]
 8001f4c:	e00a      	b.n	8001f64 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2b7f      	cmp	r3, #127	@ 0x7f
 8001f52:	d902      	bls.n	8001f5a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8001f54:	2302      	movs	r3, #2
 8001f56:	613b      	str	r3, [r7, #16]
 8001f58:	e004      	b.n	8001f64 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2b70      	cmp	r3, #112	@ 0x70
 8001f5e:	d101      	bne.n	8001f64 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001f60:	2301      	movs	r3, #1
 8001f62:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001f64:	4b0b      	ldr	r3, [pc, #44]	@ (8001f94 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f023 020f 	bic.w	r2, r3, #15
 8001f6c:	4909      	ldr	r1, [pc, #36]	@ (8001f94 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	4313      	orrs	r3, r2
 8001f72:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001f74:	4b07      	ldr	r3, [pc, #28]	@ (8001f94 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f003 030f 	and.w	r3, r3, #15
 8001f7c:	693a      	ldr	r2, [r7, #16]
 8001f7e:	429a      	cmp	r2, r3
 8001f80:	d001      	beq.n	8001f86 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	e000      	b.n	8001f88 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8001f86:	2300      	movs	r3, #0
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	3718      	adds	r7, #24
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	40021000 	.word	0x40021000
 8001f94:	40022000 	.word	0x40022000

08001f98 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b087      	sub	sp, #28
 8001f9c:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001f9e:	4b2d      	ldr	r3, [pc, #180]	@ (8002054 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8001fa0:	68db      	ldr	r3, [r3, #12]
 8001fa2:	f003 0303 	and.w	r3, r3, #3
 8001fa6:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	2b03      	cmp	r3, #3
 8001fac:	d00b      	beq.n	8001fc6 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	2b03      	cmp	r3, #3
 8001fb2:	d825      	bhi.n	8002000 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	2b01      	cmp	r3, #1
 8001fb8:	d008      	beq.n	8001fcc <RCC_GetSysClockFreqFromPLLSource+0x34>
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	2b02      	cmp	r3, #2
 8001fbe:	d11f      	bne.n	8002000 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8001fc0:	4b25      	ldr	r3, [pc, #148]	@ (8002058 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8001fc2:	613b      	str	r3, [r7, #16]
    break;
 8001fc4:	e01f      	b.n	8002006 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8001fc6:	4b25      	ldr	r3, [pc, #148]	@ (800205c <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8001fc8:	613b      	str	r3, [r7, #16]
    break;
 8001fca:	e01c      	b.n	8002006 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001fcc:	4b21      	ldr	r3, [pc, #132]	@ (8002054 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 0308 	and.w	r3, r3, #8
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d107      	bne.n	8001fe8 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001fd8:	4b1e      	ldr	r3, [pc, #120]	@ (8002054 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8001fda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001fde:	0a1b      	lsrs	r3, r3, #8
 8001fe0:	f003 030f 	and.w	r3, r3, #15
 8001fe4:	617b      	str	r3, [r7, #20]
 8001fe6:	e005      	b.n	8001ff4 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001fe8:	4b1a      	ldr	r3, [pc, #104]	@ (8002054 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	091b      	lsrs	r3, r3, #4
 8001fee:	f003 030f 	and.w	r3, r3, #15
 8001ff2:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8001ff4:	4a1a      	ldr	r2, [pc, #104]	@ (8002060 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ffc:	613b      	str	r3, [r7, #16]
    break;
 8001ffe:	e002      	b.n	8002006 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8002000:	2300      	movs	r3, #0
 8002002:	613b      	str	r3, [r7, #16]
    break;
 8002004:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002006:	4b13      	ldr	r3, [pc, #76]	@ (8002054 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002008:	68db      	ldr	r3, [r3, #12]
 800200a:	091b      	lsrs	r3, r3, #4
 800200c:	f003 030f 	and.w	r3, r3, #15
 8002010:	3301      	adds	r3, #1
 8002012:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002014:	4b0f      	ldr	r3, [pc, #60]	@ (8002054 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002016:	68db      	ldr	r3, [r3, #12]
 8002018:	0a1b      	lsrs	r3, r3, #8
 800201a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800201e:	693a      	ldr	r2, [r7, #16]
 8002020:	fb03 f202 	mul.w	r2, r3, r2
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	fbb2 f3f3 	udiv	r3, r2, r3
 800202a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800202c:	4b09      	ldr	r3, [pc, #36]	@ (8002054 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800202e:	68db      	ldr	r3, [r3, #12]
 8002030:	0e5b      	lsrs	r3, r3, #25
 8002032:	f003 0303 	and.w	r3, r3, #3
 8002036:	3301      	adds	r3, #1
 8002038:	005b      	lsls	r3, r3, #1
 800203a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 800203c:	693a      	ldr	r2, [r7, #16]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	fbb2 f3f3 	udiv	r3, r2, r3
 8002044:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8002046:	683b      	ldr	r3, [r7, #0]
}
 8002048:	4618      	mov	r0, r3
 800204a:	371c      	adds	r7, #28
 800204c:	46bd      	mov	sp, r7
 800204e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002052:	4770      	bx	lr
 8002054:	40021000 	.word	0x40021000
 8002058:	00f42400 	.word	0x00f42400
 800205c:	007a1200 	.word	0x007a1200
 8002060:	080034a4 	.word	0x080034a4

08002064 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b084      	sub	sp, #16
 8002068:	af00      	add	r7, sp, #0
 800206a:	60f8      	str	r0, [r7, #12]
 800206c:	60b9      	str	r1, [r7, #8]
 800206e:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d101      	bne.n	800207a <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8002076:	2301      	movs	r3, #1
 8002078:	e038      	b.n	80020ec <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8002080:	b2db      	uxtb	r3, r3
 8002082:	2b00      	cmp	r3, #0
 8002084:	d106      	bne.n	8002094 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	2200      	movs	r2, #0
 800208a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800208e:	68f8      	ldr	r0, [r7, #12]
 8002090:	f7fe fc34 	bl	80008fc <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	3308      	adds	r3, #8
 800209c:	4619      	mov	r1, r3
 800209e:	4610      	mov	r0, r2
 80020a0:	f000 f8ec 	bl	800227c <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	6818      	ldr	r0, [r3, #0]
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	461a      	mov	r2, r3
 80020ae:	68b9      	ldr	r1, [r7, #8]
 80020b0:	f000 f97e 	bl	80023b0 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	6858      	ldr	r0, [r3, #4]
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	689a      	ldr	r2, [r3, #8]
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020c0:	6879      	ldr	r1, [r7, #4]
 80020c2:	f000 f9c2 	bl	800244a <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	68fa      	ldr	r2, [r7, #12]
 80020cc:	6892      	ldr	r2, [r2, #8]
 80020ce:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	68fa      	ldr	r2, [r7, #12]
 80020d8:	6892      	ldr	r2, [r2, #8]
 80020da:	f041 0101 	orr.w	r1, r1, #1
 80020de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	2201      	movs	r2, #1
 80020e6:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  return HAL_OK;
 80020ea:	2300      	movs	r3, #0
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3710      	adds	r7, #16
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <HAL_SRAM_Read_16b>:
  * @param  BufferSize Size of the buffer to read from memory
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Read_16b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint16_t *pDstBuffer,
                                    uint32_t BufferSize)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b089      	sub	sp, #36	@ 0x24
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	60f8      	str	r0, [r7, #12]
 80020fc:	60b9      	str	r1, [r7, #8]
 80020fe:	607a      	str	r2, [r7, #4]
 8002100:	603b      	str	r3, [r7, #0]
  uint32_t size;
  __IO uint32_t *psramaddress = pAddress;
 8002102:	68bb      	ldr	r3, [r7, #8]
 8002104:	61bb      	str	r3, [r7, #24]
  uint16_t *pdestbuff = pDstBuffer;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	617b      	str	r3, [r7, #20]
  uint8_t limit;
  HAL_SRAM_StateTypeDef state = hsram->State;
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8002110:	74fb      	strb	r3, [r7, #19]

  /* Check the SRAM controller state */
  if ((state == HAL_SRAM_STATE_READY) || (state == HAL_SRAM_STATE_PROTECTED))
 8002112:	7cfb      	ldrb	r3, [r7, #19]
 8002114:	2b01      	cmp	r3, #1
 8002116:	d002      	beq.n	800211e <HAL_SRAM_Read_16b+0x2a>
 8002118:	7cfb      	ldrb	r3, [r7, #19]
 800211a:	2b04      	cmp	r3, #4
 800211c:	d143      	bne.n	80021a6 <HAL_SRAM_Read_16b+0xb2>
  {
    /* Process Locked */
    __HAL_LOCK(hsram);
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8002124:	2b01      	cmp	r3, #1
 8002126:	d101      	bne.n	800212c <HAL_SRAM_Read_16b+0x38>
 8002128:	2302      	movs	r3, #2
 800212a:	e03d      	b.n	80021a8 <HAL_SRAM_Read_16b+0xb4>
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	2201      	movs	r2, #1
 8002130:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Update the SRAM controller state */
    hsram->State = HAL_SRAM_STATE_BUSY;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	2202      	movs	r2, #2
 8002138:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

    /* Check if the size is a 32-bits multiple */
    limit = (((BufferSize % 2U) != 0U) ? 1U : 0U);
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	b2db      	uxtb	r3, r3
 8002140:	f003 0301 	and.w	r3, r3, #1
 8002144:	74bb      	strb	r3, [r7, #18]

    /* Read data from memory */
    for (size = BufferSize; size != limit; size -= 2U)
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	61fb      	str	r3, [r7, #28]
 800214a:	e016      	b.n	800217a <HAL_SRAM_Read_16b+0x86>
    {
      *pdestbuff = (uint16_t)((*psramaddress) & 0x0000FFFFU);
 800214c:	69bb      	ldr	r3, [r7, #24]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	b29a      	uxth	r2, r3
 8002152:	697b      	ldr	r3, [r7, #20]
 8002154:	801a      	strh	r2, [r3, #0]
      pdestbuff++;
 8002156:	697b      	ldr	r3, [r7, #20]
 8002158:	3302      	adds	r3, #2
 800215a:	617b      	str	r3, [r7, #20]
      *pdestbuff = (uint16_t)(((*psramaddress) & 0xFFFF0000U) >> 16U);
 800215c:	69bb      	ldr	r3, [r7, #24]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	0c1b      	lsrs	r3, r3, #16
 8002162:	b29a      	uxth	r2, r3
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	801a      	strh	r2, [r3, #0]
      pdestbuff++;
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	3302      	adds	r3, #2
 800216c:	617b      	str	r3, [r7, #20]
      psramaddress++;
 800216e:	69bb      	ldr	r3, [r7, #24]
 8002170:	3304      	adds	r3, #4
 8002172:	61bb      	str	r3, [r7, #24]
    for (size = BufferSize; size != limit; size -= 2U)
 8002174:	69fb      	ldr	r3, [r7, #28]
 8002176:	3b02      	subs	r3, #2
 8002178:	61fb      	str	r3, [r7, #28]
 800217a:	7cbb      	ldrb	r3, [r7, #18]
 800217c:	69fa      	ldr	r2, [r7, #28]
 800217e:	429a      	cmp	r2, r3
 8002180:	d1e4      	bne.n	800214c <HAL_SRAM_Read_16b+0x58>
    }

    /* Read last 16-bits if size is not 32-bits multiple */
    if (limit != 0U)
 8002182:	7cbb      	ldrb	r3, [r7, #18]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d004      	beq.n	8002192 <HAL_SRAM_Read_16b+0x9e>
    {
      *pdestbuff = (uint16_t)((*psramaddress) & 0x0000FFFFU);
 8002188:	69bb      	ldr	r3, [r7, #24]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	b29a      	uxth	r2, r3
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	801a      	strh	r2, [r3, #0]
    }

    /* Update the SRAM controller state */
    hsram->State = state;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	7cfa      	ldrb	r2, [r7, #19]
 8002196:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

    /* Process unlocked */
    __HAL_UNLOCK(hsram);
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	2200      	movs	r2, #0
 800219e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 80021a2:	2300      	movs	r3, #0
 80021a4:	e000      	b.n	80021a8 <HAL_SRAM_Read_16b+0xb4>
    return HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	3724      	adds	r7, #36	@ 0x24
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr

080021b4 <HAL_SRAM_Write_16b>:
  * @param  BufferSize Size of the buffer to write to memory
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Write_16b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint16_t *pSrcBuffer,
                                     uint32_t BufferSize)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b089      	sub	sp, #36	@ 0x24
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	60f8      	str	r0, [r7, #12]
 80021bc:	60b9      	str	r1, [r7, #8]
 80021be:	607a      	str	r2, [r7, #4]
 80021c0:	603b      	str	r3, [r7, #0]
  uint32_t size;
  __IO uint32_t *psramaddress = pAddress;
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	61bb      	str	r3, [r7, #24]
  uint16_t *psrcbuff = pSrcBuffer;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	617b      	str	r3, [r7, #20]
  uint8_t limit;

  /* Check the SRAM controller state */
  if (hsram->State == HAL_SRAM_STATE_READY)
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 80021d0:	b2db      	uxtb	r3, r3
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d14a      	bne.n	800226c <HAL_SRAM_Write_16b+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsram);
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80021dc:	2b01      	cmp	r3, #1
 80021de:	d101      	bne.n	80021e4 <HAL_SRAM_Write_16b+0x30>
 80021e0:	2302      	movs	r3, #2
 80021e2:	e044      	b.n	800226e <HAL_SRAM_Write_16b+0xba>
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	2201      	movs	r2, #1
 80021e8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Update the SRAM controller state */
    hsram->State = HAL_SRAM_STATE_BUSY;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	2202      	movs	r2, #2
 80021f0:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

    /* Check if the size is a 32-bits multiple */
    limit = (((BufferSize % 2U) != 0U) ? 1U : 0U);
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	b2db      	uxtb	r3, r3
 80021f8:	f003 0301 	and.w	r3, r3, #1
 80021fc:	74fb      	strb	r3, [r7, #19]

    /* Write data to memory */
    for (size = BufferSize; size != limit; size -= 2U)
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	61fb      	str	r3, [r7, #28]
 8002202:	e018      	b.n	8002236 <HAL_SRAM_Write_16b+0x82>
    {
      *psramaddress = (uint32_t)(*psrcbuff);
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	881b      	ldrh	r3, [r3, #0]
 8002208:	461a      	mov	r2, r3
 800220a:	69bb      	ldr	r3, [r7, #24]
 800220c:	601a      	str	r2, [r3, #0]
      psrcbuff++;
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	3302      	adds	r3, #2
 8002212:	617b      	str	r3, [r7, #20]
      *psramaddress |= ((uint32_t)(*psrcbuff) << 16U);
 8002214:	69bb      	ldr	r3, [r7, #24]
 8002216:	681a      	ldr	r2, [r3, #0]
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	881b      	ldrh	r3, [r3, #0]
 800221c:	041b      	lsls	r3, r3, #16
 800221e:	431a      	orrs	r2, r3
 8002220:	69bb      	ldr	r3, [r7, #24]
 8002222:	601a      	str	r2, [r3, #0]
      psrcbuff++;
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	3302      	adds	r3, #2
 8002228:	617b      	str	r3, [r7, #20]
      psramaddress++;
 800222a:	69bb      	ldr	r3, [r7, #24]
 800222c:	3304      	adds	r3, #4
 800222e:	61bb      	str	r3, [r7, #24]
    for (size = BufferSize; size != limit; size -= 2U)
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	3b02      	subs	r3, #2
 8002234:	61fb      	str	r3, [r7, #28]
 8002236:	7cfb      	ldrb	r3, [r7, #19]
 8002238:	69fa      	ldr	r2, [r7, #28]
 800223a:	429a      	cmp	r2, r3
 800223c:	d1e2      	bne.n	8002204 <HAL_SRAM_Write_16b+0x50>
    }

    /* Write last 16-bits if size is not 32-bits multiple */
    if (limit != 0U)
 800223e:	7cfb      	ldrb	r3, [r7, #19]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d009      	beq.n	8002258 <HAL_SRAM_Write_16b+0xa4>
    {
      *psramaddress = ((uint32_t)(*psrcbuff) & 0x0000FFFFU) | ((*psramaddress) & 0xFFFF0000U);
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	881b      	ldrh	r3, [r3, #0]
 8002248:	461a      	mov	r2, r3
 800224a:	69bb      	ldr	r3, [r7, #24]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	0c1b      	lsrs	r3, r3, #16
 8002250:	041b      	lsls	r3, r3, #16
 8002252:	431a      	orrs	r2, r3
 8002254:	69bb      	ldr	r3, [r7, #24]
 8002256:	601a      	str	r2, [r3, #0]
    }

    /* Update the SRAM controller state */
    hsram->State = HAL_SRAM_STATE_READY;
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	2201      	movs	r2, #1
 800225c:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

    /* Process unlocked */
    __HAL_UNLOCK(hsram);
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	2200      	movs	r2, #0
 8002264:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8002268:	2300      	movs	r3, #0
 800226a:	e000      	b.n	800226e <HAL_SRAM_Write_16b+0xba>
    return HAL_ERROR;
 800226c:	2301      	movs	r3, #1
}
 800226e:	4618      	mov	r0, r3
 8002270:	3724      	adds	r7, #36	@ 0x24
 8002272:	46bd      	mov	sp, r7
 8002274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002278:	4770      	bx	lr
	...

0800227c <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    const FMC_NORSRAM_InitTypeDef *Init)
{
 800227c:	b480      	push	{r7}
 800227e:	b087      	sub	sp, #28
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
 8002284:	6039      	str	r1, [r7, #0]
#if defined(FMC_PCSCNTR_CSCOUNT)
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));
#endif /* FMC_PCSCNTR_CSCOUNT */

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002290:	683a      	ldr	r2, [r7, #0]
 8002292:	6812      	ldr	r2, [r2, #0]
 8002294:	f023 0101 	bic.w	r1, r3, #1
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	2b08      	cmp	r3, #8
 80022a4:	d102      	bne.n	80022ac <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80022a6:	2340      	movs	r3, #64	@ 0x40
 80022a8:	617b      	str	r3, [r7, #20]
 80022aa:	e001      	b.n	80022b0 <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 80022ac:	2300      	movs	r3, #0
 80022ae:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 80022bc:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 80022c2:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 80022c8:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 80022ce:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 80022d4:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 80022da:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 80022e0:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WaitSignal              | \
 80022e6:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->ExtendedMode            | \
 80022ec:	431a      	orrs	r2, r3
              Init->WriteBurst);
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  btcr_reg = (flashaccess                   | \
 80022f2:	4313      	orrs	r3, r2
 80022f4:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022fa:	693a      	ldr	r2, [r7, #16]
 80022fc:	4313      	orrs	r3, r2
 80022fe:	613b      	str	r3, [r7, #16]
#if defined(FMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002304:	693a      	ldr	r2, [r7, #16]
 8002306:	4313      	orrs	r3, r2
 8002308:	613b      	str	r3, [r7, #16]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  btcr_reg |= Init->NBLSetupTime;
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800230e:	693a      	ldr	r2, [r7, #16]
 8002310:	4313      	orrs	r3, r2
 8002312:	613b      	str	r3, [r7, #16]
#endif /* FMC_BCRx_NBLSET */
  btcr_reg |= Init->PageSize;
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002318:	693a      	ldr	r2, [r7, #16]
 800231a:	4313      	orrs	r3, r2
 800231c:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 800231e:	4b23      	ldr	r3, [pc, #140]	@ (80023ac <FMC_NORSRAM_Init+0x130>)
 8002320:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002328:	60fb      	str	r3, [r7, #12]
#if defined(FMC_BCR1_WFDIS)
  mask |= FMC_BCR1_WFDIS;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002330:	60fb      	str	r3, [r7, #12]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  mask |= FMC_BCRx_NBLSET;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	f443 0340 	orr.w	r3, r3, #12582912	@ 0xc00000
 8002338:	60fb      	str	r3, [r7, #12]
#endif /* FMC_BCRx_NBLSET */
  mask |= FMC_BCRx_CPSIZE;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8002340:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	43db      	mvns	r3, r3
 8002350:	ea02 0103 	and.w	r1, r2, r3
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	681a      	ldr	r2, [r3, #0]
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	4319      	orrs	r1, r3
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002366:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800236a:	d10c      	bne.n	8002386 <FMC_NORSRAM_Init+0x10a>
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d008      	beq.n	8002386 <FMC_NORSRAM_Init+0x10a>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002380:	431a      	orrs	r2, r3
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	601a      	str	r2, [r3, #0]
  }
#if defined(FMC_BCR1_WFDIS)

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d006      	beq.n	800239c <FMC_NORSRAM_Init+0x120>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002396:	431a      	orrs	r2, r3
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	601a      	str	r2, [r3, #0]
        break;
    }
  }
#endif /* FMC_PCSCNTR_CSCOUNT */

  return HAL_OK;
 800239c:	2300      	movs	r3, #0
}
 800239e:	4618      	mov	r0, r3
 80023a0:	371c      	adds	r7, #28
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr
 80023aa:	bf00      	nop
 80023ac:	0008fb7f 	.word	0x0008fb7f

080023b0 <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          const FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b087      	sub	sp, #28
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	60f8      	str	r0, [r7, #12]
 80023b8:	60b9      	str	r1, [r7, #8]
 80023ba:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
#if defined(FMC_BTRx_DATAHLD)
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FMC_BTRx_ADDSET_Pos) |
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FMC_BTRx_ADDHLD_Pos) |
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FMC_BTRx_ADDSET_Pos) |
 80023c6:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FMC_BTRx_DATAST_Pos) |
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FMC_BTRx_ADDHLD_Pos) |
 80023ce:	431a      	orrs	r2, r3
    (Timing->DataHoldTime << FMC_BTRx_DATAHLD_Pos) |
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	079b      	lsls	r3, r3, #30
    (Timing->DataSetupTime << FMC_BTRx_DATAST_Pos) |
 80023d6:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FMC_BTRx_BUSTURN_Pos) |
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	691b      	ldr	r3, [r3, #16]
 80023dc:	041b      	lsls	r3, r3, #16
    (Timing->DataHoldTime << FMC_BTRx_DATAHLD_Pos) |
 80023de:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	695b      	ldr	r3, [r3, #20]
 80023e4:	3b01      	subs	r3, #1
 80023e6:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FMC_BTRx_BUSTURN_Pos) |
 80023e8:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	699b      	ldr	r3, [r3, #24]
 80023ee:	3b02      	subs	r3, #2
 80023f0:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
 80023f2:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	69db      	ldr	r3, [r3, #28]
  Device->BTCR[Bank + 1U] =
 80023fa:	687a      	ldr	r2, [r7, #4]
 80023fc:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 80023fe:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
    Timing->AccessMode;
#endif /* FMC_BTRx_DATAHLD */

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800240e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002412:	d113      	bne.n	800243c <FMC_NORSRAM_Timing_Init+0x8c>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800241c:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	695b      	ldr	r3, [r3, #20]
 8002422:	3b01      	subs	r3, #1
 8002424:	051b      	lsls	r3, r3, #20
 8002426:	697a      	ldr	r2, [r7, #20]
 8002428:	4313      	orrs	r3, r2
 800242a:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	431a      	orrs	r2, r3
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800243c:	2300      	movs	r3, #0
}
 800243e:	4618      	mov	r0, r3
 8002440:	371c      	adds	r7, #28
 8002442:	46bd      	mov	sp, r7
 8002444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002448:	4770      	bx	lr

0800244a <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   const FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 800244a:	b480      	push	{r7}
 800244c:	b085      	sub	sp, #20
 800244e:	af00      	add	r7, sp, #0
 8002450:	60f8      	str	r0, [r7, #12]
 8002452:	60b9      	str	r1, [r7, #8]
 8002454:	607a      	str	r2, [r7, #4]
 8002456:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800245e:	d121      	bne.n	80024a4 <FMC_NORSRAM_Extended_Timing_Init+0x5a>
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FMC_BTRx_DATAHLD)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	687a      	ldr	r2, [r7, #4]
 8002464:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002468:	f003 627f 	and.w	r2, r3, #267386880	@ 0xff00000
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	6819      	ldr	r1, [r3, #0]
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	011b      	lsls	r3, r3, #4
 8002476:	4319      	orrs	r1, r3
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	021b      	lsls	r3, r3, #8
 800247e:	4319      	orrs	r1, r3
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	079b      	lsls	r3, r3, #30
 8002486:	4319      	orrs	r1, r3
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	69db      	ldr	r3, [r3, #28]
 800248c:	4319      	orrs	r1, r3
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	691b      	ldr	r3, [r3, #16]
 8002492:	041b      	lsls	r3, r3, #16
 8002494:	430b      	orrs	r3, r1
 8002496:	ea42 0103 	orr.w	r1, r2, r3
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	687a      	ldr	r2, [r7, #4]
 800249e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80024a2:	e005      	b.n	80024b0 <FMC_NORSRAM_Extended_Timing_Init+0x66>
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
#endif /* FMC_BTRx_DATAHLD */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 80024ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 80024b0:	2300      	movs	r3, #0
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3714      	adds	r7, #20
 80024b6:	46bd      	mov	sp, r7
 80024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024bc:	4770      	bx	lr
	...

080024c0 <rand>:
 80024c0:	4b16      	ldr	r3, [pc, #88]	@ (800251c <rand+0x5c>)
 80024c2:	b510      	push	{r4, lr}
 80024c4:	681c      	ldr	r4, [r3, #0]
 80024c6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80024c8:	b9b3      	cbnz	r3, 80024f8 <rand+0x38>
 80024ca:	2018      	movs	r0, #24
 80024cc:	f000 fa20 	bl	8002910 <malloc>
 80024d0:	4602      	mov	r2, r0
 80024d2:	6320      	str	r0, [r4, #48]	@ 0x30
 80024d4:	b920      	cbnz	r0, 80024e0 <rand+0x20>
 80024d6:	4b12      	ldr	r3, [pc, #72]	@ (8002520 <rand+0x60>)
 80024d8:	4812      	ldr	r0, [pc, #72]	@ (8002524 <rand+0x64>)
 80024da:	2152      	movs	r1, #82	@ 0x52
 80024dc:	f000 f9b0 	bl	8002840 <__assert_func>
 80024e0:	4911      	ldr	r1, [pc, #68]	@ (8002528 <rand+0x68>)
 80024e2:	4b12      	ldr	r3, [pc, #72]	@ (800252c <rand+0x6c>)
 80024e4:	e9c0 1300 	strd	r1, r3, [r0]
 80024e8:	4b11      	ldr	r3, [pc, #68]	@ (8002530 <rand+0x70>)
 80024ea:	6083      	str	r3, [r0, #8]
 80024ec:	230b      	movs	r3, #11
 80024ee:	8183      	strh	r3, [r0, #12]
 80024f0:	2100      	movs	r1, #0
 80024f2:	2001      	movs	r0, #1
 80024f4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80024f8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80024fa:	480e      	ldr	r0, [pc, #56]	@ (8002534 <rand+0x74>)
 80024fc:	690b      	ldr	r3, [r1, #16]
 80024fe:	694c      	ldr	r4, [r1, #20]
 8002500:	4a0d      	ldr	r2, [pc, #52]	@ (8002538 <rand+0x78>)
 8002502:	4358      	muls	r0, r3
 8002504:	fb02 0004 	mla	r0, r2, r4, r0
 8002508:	fba3 3202 	umull	r3, r2, r3, r2
 800250c:	3301      	adds	r3, #1
 800250e:	eb40 0002 	adc.w	r0, r0, r2
 8002512:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8002516:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800251a:	bd10      	pop	{r4, pc}
 800251c:	20000018 	.word	0x20000018
 8002520:	080034d4 	.word	0x080034d4
 8002524:	080034eb 	.word	0x080034eb
 8002528:	abcd330e 	.word	0xabcd330e
 800252c:	e66d1234 	.word	0xe66d1234
 8002530:	0005deec 	.word	0x0005deec
 8002534:	5851f42d 	.word	0x5851f42d
 8002538:	4c957f2d 	.word	0x4c957f2d

0800253c <std>:
 800253c:	2300      	movs	r3, #0
 800253e:	b510      	push	{r4, lr}
 8002540:	4604      	mov	r4, r0
 8002542:	e9c0 3300 	strd	r3, r3, [r0]
 8002546:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800254a:	6083      	str	r3, [r0, #8]
 800254c:	8181      	strh	r1, [r0, #12]
 800254e:	6643      	str	r3, [r0, #100]	@ 0x64
 8002550:	81c2      	strh	r2, [r0, #14]
 8002552:	6183      	str	r3, [r0, #24]
 8002554:	4619      	mov	r1, r3
 8002556:	2208      	movs	r2, #8
 8002558:	305c      	adds	r0, #92	@ 0x5c
 800255a:	f000 f8f4 	bl	8002746 <memset>
 800255e:	4b0d      	ldr	r3, [pc, #52]	@ (8002594 <std+0x58>)
 8002560:	6263      	str	r3, [r4, #36]	@ 0x24
 8002562:	4b0d      	ldr	r3, [pc, #52]	@ (8002598 <std+0x5c>)
 8002564:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002566:	4b0d      	ldr	r3, [pc, #52]	@ (800259c <std+0x60>)
 8002568:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800256a:	4b0d      	ldr	r3, [pc, #52]	@ (80025a0 <std+0x64>)
 800256c:	6323      	str	r3, [r4, #48]	@ 0x30
 800256e:	4b0d      	ldr	r3, [pc, #52]	@ (80025a4 <std+0x68>)
 8002570:	6224      	str	r4, [r4, #32]
 8002572:	429c      	cmp	r4, r3
 8002574:	d006      	beq.n	8002584 <std+0x48>
 8002576:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800257a:	4294      	cmp	r4, r2
 800257c:	d002      	beq.n	8002584 <std+0x48>
 800257e:	33d0      	adds	r3, #208	@ 0xd0
 8002580:	429c      	cmp	r4, r3
 8002582:	d105      	bne.n	8002590 <std+0x54>
 8002584:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002588:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800258c:	f000 b954 	b.w	8002838 <__retarget_lock_init_recursive>
 8002590:	bd10      	pop	{r4, pc}
 8002592:	bf00      	nop
 8002594:	080026c1 	.word	0x080026c1
 8002598:	080026e3 	.word	0x080026e3
 800259c:	0800271b 	.word	0x0800271b
 80025a0:	0800273f 	.word	0x0800273f
 80025a4:	200000e0 	.word	0x200000e0

080025a8 <stdio_exit_handler>:
 80025a8:	4a02      	ldr	r2, [pc, #8]	@ (80025b4 <stdio_exit_handler+0xc>)
 80025aa:	4903      	ldr	r1, [pc, #12]	@ (80025b8 <stdio_exit_handler+0x10>)
 80025ac:	4803      	ldr	r0, [pc, #12]	@ (80025bc <stdio_exit_handler+0x14>)
 80025ae:	f000 b869 	b.w	8002684 <_fwalk_sglue>
 80025b2:	bf00      	nop
 80025b4:	2000000c 	.word	0x2000000c
 80025b8:	08002b85 	.word	0x08002b85
 80025bc:	2000001c 	.word	0x2000001c

080025c0 <cleanup_stdio>:
 80025c0:	6841      	ldr	r1, [r0, #4]
 80025c2:	4b0c      	ldr	r3, [pc, #48]	@ (80025f4 <cleanup_stdio+0x34>)
 80025c4:	4299      	cmp	r1, r3
 80025c6:	b510      	push	{r4, lr}
 80025c8:	4604      	mov	r4, r0
 80025ca:	d001      	beq.n	80025d0 <cleanup_stdio+0x10>
 80025cc:	f000 fada 	bl	8002b84 <_fflush_r>
 80025d0:	68a1      	ldr	r1, [r4, #8]
 80025d2:	4b09      	ldr	r3, [pc, #36]	@ (80025f8 <cleanup_stdio+0x38>)
 80025d4:	4299      	cmp	r1, r3
 80025d6:	d002      	beq.n	80025de <cleanup_stdio+0x1e>
 80025d8:	4620      	mov	r0, r4
 80025da:	f000 fad3 	bl	8002b84 <_fflush_r>
 80025de:	68e1      	ldr	r1, [r4, #12]
 80025e0:	4b06      	ldr	r3, [pc, #24]	@ (80025fc <cleanup_stdio+0x3c>)
 80025e2:	4299      	cmp	r1, r3
 80025e4:	d004      	beq.n	80025f0 <cleanup_stdio+0x30>
 80025e6:	4620      	mov	r0, r4
 80025e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80025ec:	f000 baca 	b.w	8002b84 <_fflush_r>
 80025f0:	bd10      	pop	{r4, pc}
 80025f2:	bf00      	nop
 80025f4:	200000e0 	.word	0x200000e0
 80025f8:	20000148 	.word	0x20000148
 80025fc:	200001b0 	.word	0x200001b0

08002600 <global_stdio_init.part.0>:
 8002600:	b510      	push	{r4, lr}
 8002602:	4b0b      	ldr	r3, [pc, #44]	@ (8002630 <global_stdio_init.part.0+0x30>)
 8002604:	4c0b      	ldr	r4, [pc, #44]	@ (8002634 <global_stdio_init.part.0+0x34>)
 8002606:	4a0c      	ldr	r2, [pc, #48]	@ (8002638 <global_stdio_init.part.0+0x38>)
 8002608:	601a      	str	r2, [r3, #0]
 800260a:	4620      	mov	r0, r4
 800260c:	2200      	movs	r2, #0
 800260e:	2104      	movs	r1, #4
 8002610:	f7ff ff94 	bl	800253c <std>
 8002614:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002618:	2201      	movs	r2, #1
 800261a:	2109      	movs	r1, #9
 800261c:	f7ff ff8e 	bl	800253c <std>
 8002620:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002624:	2202      	movs	r2, #2
 8002626:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800262a:	2112      	movs	r1, #18
 800262c:	f7ff bf86 	b.w	800253c <std>
 8002630:	20000218 	.word	0x20000218
 8002634:	200000e0 	.word	0x200000e0
 8002638:	080025a9 	.word	0x080025a9

0800263c <__sfp_lock_acquire>:
 800263c:	4801      	ldr	r0, [pc, #4]	@ (8002644 <__sfp_lock_acquire+0x8>)
 800263e:	f000 b8fc 	b.w	800283a <__retarget_lock_acquire_recursive>
 8002642:	bf00      	nop
 8002644:	20000221 	.word	0x20000221

08002648 <__sfp_lock_release>:
 8002648:	4801      	ldr	r0, [pc, #4]	@ (8002650 <__sfp_lock_release+0x8>)
 800264a:	f000 b8f7 	b.w	800283c <__retarget_lock_release_recursive>
 800264e:	bf00      	nop
 8002650:	20000221 	.word	0x20000221

08002654 <__sinit>:
 8002654:	b510      	push	{r4, lr}
 8002656:	4604      	mov	r4, r0
 8002658:	f7ff fff0 	bl	800263c <__sfp_lock_acquire>
 800265c:	6a23      	ldr	r3, [r4, #32]
 800265e:	b11b      	cbz	r3, 8002668 <__sinit+0x14>
 8002660:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002664:	f7ff bff0 	b.w	8002648 <__sfp_lock_release>
 8002668:	4b04      	ldr	r3, [pc, #16]	@ (800267c <__sinit+0x28>)
 800266a:	6223      	str	r3, [r4, #32]
 800266c:	4b04      	ldr	r3, [pc, #16]	@ (8002680 <__sinit+0x2c>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d1f5      	bne.n	8002660 <__sinit+0xc>
 8002674:	f7ff ffc4 	bl	8002600 <global_stdio_init.part.0>
 8002678:	e7f2      	b.n	8002660 <__sinit+0xc>
 800267a:	bf00      	nop
 800267c:	080025c1 	.word	0x080025c1
 8002680:	20000218 	.word	0x20000218

08002684 <_fwalk_sglue>:
 8002684:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002688:	4607      	mov	r7, r0
 800268a:	4688      	mov	r8, r1
 800268c:	4614      	mov	r4, r2
 800268e:	2600      	movs	r6, #0
 8002690:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002694:	f1b9 0901 	subs.w	r9, r9, #1
 8002698:	d505      	bpl.n	80026a6 <_fwalk_sglue+0x22>
 800269a:	6824      	ldr	r4, [r4, #0]
 800269c:	2c00      	cmp	r4, #0
 800269e:	d1f7      	bne.n	8002690 <_fwalk_sglue+0xc>
 80026a0:	4630      	mov	r0, r6
 80026a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80026a6:	89ab      	ldrh	r3, [r5, #12]
 80026a8:	2b01      	cmp	r3, #1
 80026aa:	d907      	bls.n	80026bc <_fwalk_sglue+0x38>
 80026ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80026b0:	3301      	adds	r3, #1
 80026b2:	d003      	beq.n	80026bc <_fwalk_sglue+0x38>
 80026b4:	4629      	mov	r1, r5
 80026b6:	4638      	mov	r0, r7
 80026b8:	47c0      	blx	r8
 80026ba:	4306      	orrs	r6, r0
 80026bc:	3568      	adds	r5, #104	@ 0x68
 80026be:	e7e9      	b.n	8002694 <_fwalk_sglue+0x10>

080026c0 <__sread>:
 80026c0:	b510      	push	{r4, lr}
 80026c2:	460c      	mov	r4, r1
 80026c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80026c8:	f000 f868 	bl	800279c <_read_r>
 80026cc:	2800      	cmp	r0, #0
 80026ce:	bfab      	itete	ge
 80026d0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80026d2:	89a3      	ldrhlt	r3, [r4, #12]
 80026d4:	181b      	addge	r3, r3, r0
 80026d6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80026da:	bfac      	ite	ge
 80026dc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80026de:	81a3      	strhlt	r3, [r4, #12]
 80026e0:	bd10      	pop	{r4, pc}

080026e2 <__swrite>:
 80026e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80026e6:	461f      	mov	r7, r3
 80026e8:	898b      	ldrh	r3, [r1, #12]
 80026ea:	05db      	lsls	r3, r3, #23
 80026ec:	4605      	mov	r5, r0
 80026ee:	460c      	mov	r4, r1
 80026f0:	4616      	mov	r6, r2
 80026f2:	d505      	bpl.n	8002700 <__swrite+0x1e>
 80026f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80026f8:	2302      	movs	r3, #2
 80026fa:	2200      	movs	r2, #0
 80026fc:	f000 f83c 	bl	8002778 <_lseek_r>
 8002700:	89a3      	ldrh	r3, [r4, #12]
 8002702:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002706:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800270a:	81a3      	strh	r3, [r4, #12]
 800270c:	4632      	mov	r2, r6
 800270e:	463b      	mov	r3, r7
 8002710:	4628      	mov	r0, r5
 8002712:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002716:	f000 b853 	b.w	80027c0 <_write_r>

0800271a <__sseek>:
 800271a:	b510      	push	{r4, lr}
 800271c:	460c      	mov	r4, r1
 800271e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002722:	f000 f829 	bl	8002778 <_lseek_r>
 8002726:	1c43      	adds	r3, r0, #1
 8002728:	89a3      	ldrh	r3, [r4, #12]
 800272a:	bf15      	itete	ne
 800272c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800272e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002732:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002736:	81a3      	strheq	r3, [r4, #12]
 8002738:	bf18      	it	ne
 800273a:	81a3      	strhne	r3, [r4, #12]
 800273c:	bd10      	pop	{r4, pc}

0800273e <__sclose>:
 800273e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002742:	f000 b809 	b.w	8002758 <_close_r>

08002746 <memset>:
 8002746:	4402      	add	r2, r0
 8002748:	4603      	mov	r3, r0
 800274a:	4293      	cmp	r3, r2
 800274c:	d100      	bne.n	8002750 <memset+0xa>
 800274e:	4770      	bx	lr
 8002750:	f803 1b01 	strb.w	r1, [r3], #1
 8002754:	e7f9      	b.n	800274a <memset+0x4>
	...

08002758 <_close_r>:
 8002758:	b538      	push	{r3, r4, r5, lr}
 800275a:	4d06      	ldr	r5, [pc, #24]	@ (8002774 <_close_r+0x1c>)
 800275c:	2300      	movs	r3, #0
 800275e:	4604      	mov	r4, r0
 8002760:	4608      	mov	r0, r1
 8002762:	602b      	str	r3, [r5, #0]
 8002764:	f7fe f95f 	bl	8000a26 <_close>
 8002768:	1c43      	adds	r3, r0, #1
 800276a:	d102      	bne.n	8002772 <_close_r+0x1a>
 800276c:	682b      	ldr	r3, [r5, #0]
 800276e:	b103      	cbz	r3, 8002772 <_close_r+0x1a>
 8002770:	6023      	str	r3, [r4, #0]
 8002772:	bd38      	pop	{r3, r4, r5, pc}
 8002774:	2000021c 	.word	0x2000021c

08002778 <_lseek_r>:
 8002778:	b538      	push	{r3, r4, r5, lr}
 800277a:	4d07      	ldr	r5, [pc, #28]	@ (8002798 <_lseek_r+0x20>)
 800277c:	4604      	mov	r4, r0
 800277e:	4608      	mov	r0, r1
 8002780:	4611      	mov	r1, r2
 8002782:	2200      	movs	r2, #0
 8002784:	602a      	str	r2, [r5, #0]
 8002786:	461a      	mov	r2, r3
 8002788:	f7fe f974 	bl	8000a74 <_lseek>
 800278c:	1c43      	adds	r3, r0, #1
 800278e:	d102      	bne.n	8002796 <_lseek_r+0x1e>
 8002790:	682b      	ldr	r3, [r5, #0]
 8002792:	b103      	cbz	r3, 8002796 <_lseek_r+0x1e>
 8002794:	6023      	str	r3, [r4, #0]
 8002796:	bd38      	pop	{r3, r4, r5, pc}
 8002798:	2000021c 	.word	0x2000021c

0800279c <_read_r>:
 800279c:	b538      	push	{r3, r4, r5, lr}
 800279e:	4d07      	ldr	r5, [pc, #28]	@ (80027bc <_read_r+0x20>)
 80027a0:	4604      	mov	r4, r0
 80027a2:	4608      	mov	r0, r1
 80027a4:	4611      	mov	r1, r2
 80027a6:	2200      	movs	r2, #0
 80027a8:	602a      	str	r2, [r5, #0]
 80027aa:	461a      	mov	r2, r3
 80027ac:	f7fe f902 	bl	80009b4 <_read>
 80027b0:	1c43      	adds	r3, r0, #1
 80027b2:	d102      	bne.n	80027ba <_read_r+0x1e>
 80027b4:	682b      	ldr	r3, [r5, #0]
 80027b6:	b103      	cbz	r3, 80027ba <_read_r+0x1e>
 80027b8:	6023      	str	r3, [r4, #0]
 80027ba:	bd38      	pop	{r3, r4, r5, pc}
 80027bc:	2000021c 	.word	0x2000021c

080027c0 <_write_r>:
 80027c0:	b538      	push	{r3, r4, r5, lr}
 80027c2:	4d07      	ldr	r5, [pc, #28]	@ (80027e0 <_write_r+0x20>)
 80027c4:	4604      	mov	r4, r0
 80027c6:	4608      	mov	r0, r1
 80027c8:	4611      	mov	r1, r2
 80027ca:	2200      	movs	r2, #0
 80027cc:	602a      	str	r2, [r5, #0]
 80027ce:	461a      	mov	r2, r3
 80027d0:	f7fe f90d 	bl	80009ee <_write>
 80027d4:	1c43      	adds	r3, r0, #1
 80027d6:	d102      	bne.n	80027de <_write_r+0x1e>
 80027d8:	682b      	ldr	r3, [r5, #0]
 80027da:	b103      	cbz	r3, 80027de <_write_r+0x1e>
 80027dc:	6023      	str	r3, [r4, #0]
 80027de:	bd38      	pop	{r3, r4, r5, pc}
 80027e0:	2000021c 	.word	0x2000021c

080027e4 <__errno>:
 80027e4:	4b01      	ldr	r3, [pc, #4]	@ (80027ec <__errno+0x8>)
 80027e6:	6818      	ldr	r0, [r3, #0]
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	20000018 	.word	0x20000018

080027f0 <__libc_init_array>:
 80027f0:	b570      	push	{r4, r5, r6, lr}
 80027f2:	4d0d      	ldr	r5, [pc, #52]	@ (8002828 <__libc_init_array+0x38>)
 80027f4:	4c0d      	ldr	r4, [pc, #52]	@ (800282c <__libc_init_array+0x3c>)
 80027f6:	1b64      	subs	r4, r4, r5
 80027f8:	10a4      	asrs	r4, r4, #2
 80027fa:	2600      	movs	r6, #0
 80027fc:	42a6      	cmp	r6, r4
 80027fe:	d109      	bne.n	8002814 <__libc_init_array+0x24>
 8002800:	4d0b      	ldr	r5, [pc, #44]	@ (8002830 <__libc_init_array+0x40>)
 8002802:	4c0c      	ldr	r4, [pc, #48]	@ (8002834 <__libc_init_array+0x44>)
 8002804:	f000 fe3a 	bl	800347c <_init>
 8002808:	1b64      	subs	r4, r4, r5
 800280a:	10a4      	asrs	r4, r4, #2
 800280c:	2600      	movs	r6, #0
 800280e:	42a6      	cmp	r6, r4
 8002810:	d105      	bne.n	800281e <__libc_init_array+0x2e>
 8002812:	bd70      	pop	{r4, r5, r6, pc}
 8002814:	f855 3b04 	ldr.w	r3, [r5], #4
 8002818:	4798      	blx	r3
 800281a:	3601      	adds	r6, #1
 800281c:	e7ee      	b.n	80027fc <__libc_init_array+0xc>
 800281e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002822:	4798      	blx	r3
 8002824:	3601      	adds	r6, #1
 8002826:	e7f2      	b.n	800280e <__libc_init_array+0x1e>
 8002828:	080035bc 	.word	0x080035bc
 800282c:	080035bc 	.word	0x080035bc
 8002830:	080035bc 	.word	0x080035bc
 8002834:	080035c0 	.word	0x080035c0

08002838 <__retarget_lock_init_recursive>:
 8002838:	4770      	bx	lr

0800283a <__retarget_lock_acquire_recursive>:
 800283a:	4770      	bx	lr

0800283c <__retarget_lock_release_recursive>:
 800283c:	4770      	bx	lr
	...

08002840 <__assert_func>:
 8002840:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002842:	4614      	mov	r4, r2
 8002844:	461a      	mov	r2, r3
 8002846:	4b09      	ldr	r3, [pc, #36]	@ (800286c <__assert_func+0x2c>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4605      	mov	r5, r0
 800284c:	68d8      	ldr	r0, [r3, #12]
 800284e:	b954      	cbnz	r4, 8002866 <__assert_func+0x26>
 8002850:	4b07      	ldr	r3, [pc, #28]	@ (8002870 <__assert_func+0x30>)
 8002852:	461c      	mov	r4, r3
 8002854:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8002858:	9100      	str	r1, [sp, #0]
 800285a:	462b      	mov	r3, r5
 800285c:	4905      	ldr	r1, [pc, #20]	@ (8002874 <__assert_func+0x34>)
 800285e:	f000 f9b9 	bl	8002bd4 <fiprintf>
 8002862:	f000 f9d9 	bl	8002c18 <abort>
 8002866:	4b04      	ldr	r3, [pc, #16]	@ (8002878 <__assert_func+0x38>)
 8002868:	e7f4      	b.n	8002854 <__assert_func+0x14>
 800286a:	bf00      	nop
 800286c:	20000018 	.word	0x20000018
 8002870:	0800357e 	.word	0x0800357e
 8002874:	08003550 	.word	0x08003550
 8002878:	08003543 	.word	0x08003543

0800287c <_free_r>:
 800287c:	b538      	push	{r3, r4, r5, lr}
 800287e:	4605      	mov	r5, r0
 8002880:	2900      	cmp	r1, #0
 8002882:	d041      	beq.n	8002908 <_free_r+0x8c>
 8002884:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002888:	1f0c      	subs	r4, r1, #4
 800288a:	2b00      	cmp	r3, #0
 800288c:	bfb8      	it	lt
 800288e:	18e4      	addlt	r4, r4, r3
 8002890:	f000 f8e8 	bl	8002a64 <__malloc_lock>
 8002894:	4a1d      	ldr	r2, [pc, #116]	@ (800290c <_free_r+0x90>)
 8002896:	6813      	ldr	r3, [r2, #0]
 8002898:	b933      	cbnz	r3, 80028a8 <_free_r+0x2c>
 800289a:	6063      	str	r3, [r4, #4]
 800289c:	6014      	str	r4, [r2, #0]
 800289e:	4628      	mov	r0, r5
 80028a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80028a4:	f000 b8e4 	b.w	8002a70 <__malloc_unlock>
 80028a8:	42a3      	cmp	r3, r4
 80028aa:	d908      	bls.n	80028be <_free_r+0x42>
 80028ac:	6820      	ldr	r0, [r4, #0]
 80028ae:	1821      	adds	r1, r4, r0
 80028b0:	428b      	cmp	r3, r1
 80028b2:	bf01      	itttt	eq
 80028b4:	6819      	ldreq	r1, [r3, #0]
 80028b6:	685b      	ldreq	r3, [r3, #4]
 80028b8:	1809      	addeq	r1, r1, r0
 80028ba:	6021      	streq	r1, [r4, #0]
 80028bc:	e7ed      	b.n	800289a <_free_r+0x1e>
 80028be:	461a      	mov	r2, r3
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	b10b      	cbz	r3, 80028c8 <_free_r+0x4c>
 80028c4:	42a3      	cmp	r3, r4
 80028c6:	d9fa      	bls.n	80028be <_free_r+0x42>
 80028c8:	6811      	ldr	r1, [r2, #0]
 80028ca:	1850      	adds	r0, r2, r1
 80028cc:	42a0      	cmp	r0, r4
 80028ce:	d10b      	bne.n	80028e8 <_free_r+0x6c>
 80028d0:	6820      	ldr	r0, [r4, #0]
 80028d2:	4401      	add	r1, r0
 80028d4:	1850      	adds	r0, r2, r1
 80028d6:	4283      	cmp	r3, r0
 80028d8:	6011      	str	r1, [r2, #0]
 80028da:	d1e0      	bne.n	800289e <_free_r+0x22>
 80028dc:	6818      	ldr	r0, [r3, #0]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	6053      	str	r3, [r2, #4]
 80028e2:	4408      	add	r0, r1
 80028e4:	6010      	str	r0, [r2, #0]
 80028e6:	e7da      	b.n	800289e <_free_r+0x22>
 80028e8:	d902      	bls.n	80028f0 <_free_r+0x74>
 80028ea:	230c      	movs	r3, #12
 80028ec:	602b      	str	r3, [r5, #0]
 80028ee:	e7d6      	b.n	800289e <_free_r+0x22>
 80028f0:	6820      	ldr	r0, [r4, #0]
 80028f2:	1821      	adds	r1, r4, r0
 80028f4:	428b      	cmp	r3, r1
 80028f6:	bf04      	itt	eq
 80028f8:	6819      	ldreq	r1, [r3, #0]
 80028fa:	685b      	ldreq	r3, [r3, #4]
 80028fc:	6063      	str	r3, [r4, #4]
 80028fe:	bf04      	itt	eq
 8002900:	1809      	addeq	r1, r1, r0
 8002902:	6021      	streq	r1, [r4, #0]
 8002904:	6054      	str	r4, [r2, #4]
 8002906:	e7ca      	b.n	800289e <_free_r+0x22>
 8002908:	bd38      	pop	{r3, r4, r5, pc}
 800290a:	bf00      	nop
 800290c:	20000228 	.word	0x20000228

08002910 <malloc>:
 8002910:	4b02      	ldr	r3, [pc, #8]	@ (800291c <malloc+0xc>)
 8002912:	4601      	mov	r1, r0
 8002914:	6818      	ldr	r0, [r3, #0]
 8002916:	f000 b825 	b.w	8002964 <_malloc_r>
 800291a:	bf00      	nop
 800291c:	20000018 	.word	0x20000018

08002920 <sbrk_aligned>:
 8002920:	b570      	push	{r4, r5, r6, lr}
 8002922:	4e0f      	ldr	r6, [pc, #60]	@ (8002960 <sbrk_aligned+0x40>)
 8002924:	460c      	mov	r4, r1
 8002926:	6831      	ldr	r1, [r6, #0]
 8002928:	4605      	mov	r5, r0
 800292a:	b911      	cbnz	r1, 8002932 <sbrk_aligned+0x12>
 800292c:	f000 f964 	bl	8002bf8 <_sbrk_r>
 8002930:	6030      	str	r0, [r6, #0]
 8002932:	4621      	mov	r1, r4
 8002934:	4628      	mov	r0, r5
 8002936:	f000 f95f 	bl	8002bf8 <_sbrk_r>
 800293a:	1c43      	adds	r3, r0, #1
 800293c:	d103      	bne.n	8002946 <sbrk_aligned+0x26>
 800293e:	f04f 34ff 	mov.w	r4, #4294967295
 8002942:	4620      	mov	r0, r4
 8002944:	bd70      	pop	{r4, r5, r6, pc}
 8002946:	1cc4      	adds	r4, r0, #3
 8002948:	f024 0403 	bic.w	r4, r4, #3
 800294c:	42a0      	cmp	r0, r4
 800294e:	d0f8      	beq.n	8002942 <sbrk_aligned+0x22>
 8002950:	1a21      	subs	r1, r4, r0
 8002952:	4628      	mov	r0, r5
 8002954:	f000 f950 	bl	8002bf8 <_sbrk_r>
 8002958:	3001      	adds	r0, #1
 800295a:	d1f2      	bne.n	8002942 <sbrk_aligned+0x22>
 800295c:	e7ef      	b.n	800293e <sbrk_aligned+0x1e>
 800295e:	bf00      	nop
 8002960:	20000224 	.word	0x20000224

08002964 <_malloc_r>:
 8002964:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002968:	1ccd      	adds	r5, r1, #3
 800296a:	f025 0503 	bic.w	r5, r5, #3
 800296e:	3508      	adds	r5, #8
 8002970:	2d0c      	cmp	r5, #12
 8002972:	bf38      	it	cc
 8002974:	250c      	movcc	r5, #12
 8002976:	2d00      	cmp	r5, #0
 8002978:	4606      	mov	r6, r0
 800297a:	db01      	blt.n	8002980 <_malloc_r+0x1c>
 800297c:	42a9      	cmp	r1, r5
 800297e:	d904      	bls.n	800298a <_malloc_r+0x26>
 8002980:	230c      	movs	r3, #12
 8002982:	6033      	str	r3, [r6, #0]
 8002984:	2000      	movs	r0, #0
 8002986:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800298a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002a60 <_malloc_r+0xfc>
 800298e:	f000 f869 	bl	8002a64 <__malloc_lock>
 8002992:	f8d8 3000 	ldr.w	r3, [r8]
 8002996:	461c      	mov	r4, r3
 8002998:	bb44      	cbnz	r4, 80029ec <_malloc_r+0x88>
 800299a:	4629      	mov	r1, r5
 800299c:	4630      	mov	r0, r6
 800299e:	f7ff ffbf 	bl	8002920 <sbrk_aligned>
 80029a2:	1c43      	adds	r3, r0, #1
 80029a4:	4604      	mov	r4, r0
 80029a6:	d158      	bne.n	8002a5a <_malloc_r+0xf6>
 80029a8:	f8d8 4000 	ldr.w	r4, [r8]
 80029ac:	4627      	mov	r7, r4
 80029ae:	2f00      	cmp	r7, #0
 80029b0:	d143      	bne.n	8002a3a <_malloc_r+0xd6>
 80029b2:	2c00      	cmp	r4, #0
 80029b4:	d04b      	beq.n	8002a4e <_malloc_r+0xea>
 80029b6:	6823      	ldr	r3, [r4, #0]
 80029b8:	4639      	mov	r1, r7
 80029ba:	4630      	mov	r0, r6
 80029bc:	eb04 0903 	add.w	r9, r4, r3
 80029c0:	f000 f91a 	bl	8002bf8 <_sbrk_r>
 80029c4:	4581      	cmp	r9, r0
 80029c6:	d142      	bne.n	8002a4e <_malloc_r+0xea>
 80029c8:	6821      	ldr	r1, [r4, #0]
 80029ca:	1a6d      	subs	r5, r5, r1
 80029cc:	4629      	mov	r1, r5
 80029ce:	4630      	mov	r0, r6
 80029d0:	f7ff ffa6 	bl	8002920 <sbrk_aligned>
 80029d4:	3001      	adds	r0, #1
 80029d6:	d03a      	beq.n	8002a4e <_malloc_r+0xea>
 80029d8:	6823      	ldr	r3, [r4, #0]
 80029da:	442b      	add	r3, r5
 80029dc:	6023      	str	r3, [r4, #0]
 80029de:	f8d8 3000 	ldr.w	r3, [r8]
 80029e2:	685a      	ldr	r2, [r3, #4]
 80029e4:	bb62      	cbnz	r2, 8002a40 <_malloc_r+0xdc>
 80029e6:	f8c8 7000 	str.w	r7, [r8]
 80029ea:	e00f      	b.n	8002a0c <_malloc_r+0xa8>
 80029ec:	6822      	ldr	r2, [r4, #0]
 80029ee:	1b52      	subs	r2, r2, r5
 80029f0:	d420      	bmi.n	8002a34 <_malloc_r+0xd0>
 80029f2:	2a0b      	cmp	r2, #11
 80029f4:	d917      	bls.n	8002a26 <_malloc_r+0xc2>
 80029f6:	1961      	adds	r1, r4, r5
 80029f8:	42a3      	cmp	r3, r4
 80029fa:	6025      	str	r5, [r4, #0]
 80029fc:	bf18      	it	ne
 80029fe:	6059      	strne	r1, [r3, #4]
 8002a00:	6863      	ldr	r3, [r4, #4]
 8002a02:	bf08      	it	eq
 8002a04:	f8c8 1000 	streq.w	r1, [r8]
 8002a08:	5162      	str	r2, [r4, r5]
 8002a0a:	604b      	str	r3, [r1, #4]
 8002a0c:	4630      	mov	r0, r6
 8002a0e:	f000 f82f 	bl	8002a70 <__malloc_unlock>
 8002a12:	f104 000b 	add.w	r0, r4, #11
 8002a16:	1d23      	adds	r3, r4, #4
 8002a18:	f020 0007 	bic.w	r0, r0, #7
 8002a1c:	1ac2      	subs	r2, r0, r3
 8002a1e:	bf1c      	itt	ne
 8002a20:	1a1b      	subne	r3, r3, r0
 8002a22:	50a3      	strne	r3, [r4, r2]
 8002a24:	e7af      	b.n	8002986 <_malloc_r+0x22>
 8002a26:	6862      	ldr	r2, [r4, #4]
 8002a28:	42a3      	cmp	r3, r4
 8002a2a:	bf0c      	ite	eq
 8002a2c:	f8c8 2000 	streq.w	r2, [r8]
 8002a30:	605a      	strne	r2, [r3, #4]
 8002a32:	e7eb      	b.n	8002a0c <_malloc_r+0xa8>
 8002a34:	4623      	mov	r3, r4
 8002a36:	6864      	ldr	r4, [r4, #4]
 8002a38:	e7ae      	b.n	8002998 <_malloc_r+0x34>
 8002a3a:	463c      	mov	r4, r7
 8002a3c:	687f      	ldr	r7, [r7, #4]
 8002a3e:	e7b6      	b.n	80029ae <_malloc_r+0x4a>
 8002a40:	461a      	mov	r2, r3
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	42a3      	cmp	r3, r4
 8002a46:	d1fb      	bne.n	8002a40 <_malloc_r+0xdc>
 8002a48:	2300      	movs	r3, #0
 8002a4a:	6053      	str	r3, [r2, #4]
 8002a4c:	e7de      	b.n	8002a0c <_malloc_r+0xa8>
 8002a4e:	230c      	movs	r3, #12
 8002a50:	6033      	str	r3, [r6, #0]
 8002a52:	4630      	mov	r0, r6
 8002a54:	f000 f80c 	bl	8002a70 <__malloc_unlock>
 8002a58:	e794      	b.n	8002984 <_malloc_r+0x20>
 8002a5a:	6005      	str	r5, [r0, #0]
 8002a5c:	e7d6      	b.n	8002a0c <_malloc_r+0xa8>
 8002a5e:	bf00      	nop
 8002a60:	20000228 	.word	0x20000228

08002a64 <__malloc_lock>:
 8002a64:	4801      	ldr	r0, [pc, #4]	@ (8002a6c <__malloc_lock+0x8>)
 8002a66:	f7ff bee8 	b.w	800283a <__retarget_lock_acquire_recursive>
 8002a6a:	bf00      	nop
 8002a6c:	20000220 	.word	0x20000220

08002a70 <__malloc_unlock>:
 8002a70:	4801      	ldr	r0, [pc, #4]	@ (8002a78 <__malloc_unlock+0x8>)
 8002a72:	f7ff bee3 	b.w	800283c <__retarget_lock_release_recursive>
 8002a76:	bf00      	nop
 8002a78:	20000220 	.word	0x20000220

08002a7c <__sflush_r>:
 8002a7c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002a80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002a84:	0716      	lsls	r6, r2, #28
 8002a86:	4605      	mov	r5, r0
 8002a88:	460c      	mov	r4, r1
 8002a8a:	d454      	bmi.n	8002b36 <__sflush_r+0xba>
 8002a8c:	684b      	ldr	r3, [r1, #4]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	dc02      	bgt.n	8002a98 <__sflush_r+0x1c>
 8002a92:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	dd48      	ble.n	8002b2a <__sflush_r+0xae>
 8002a98:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002a9a:	2e00      	cmp	r6, #0
 8002a9c:	d045      	beq.n	8002b2a <__sflush_r+0xae>
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002aa4:	682f      	ldr	r7, [r5, #0]
 8002aa6:	6a21      	ldr	r1, [r4, #32]
 8002aa8:	602b      	str	r3, [r5, #0]
 8002aaa:	d030      	beq.n	8002b0e <__sflush_r+0x92>
 8002aac:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002aae:	89a3      	ldrh	r3, [r4, #12]
 8002ab0:	0759      	lsls	r1, r3, #29
 8002ab2:	d505      	bpl.n	8002ac0 <__sflush_r+0x44>
 8002ab4:	6863      	ldr	r3, [r4, #4]
 8002ab6:	1ad2      	subs	r2, r2, r3
 8002ab8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002aba:	b10b      	cbz	r3, 8002ac0 <__sflush_r+0x44>
 8002abc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002abe:	1ad2      	subs	r2, r2, r3
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002ac4:	6a21      	ldr	r1, [r4, #32]
 8002ac6:	4628      	mov	r0, r5
 8002ac8:	47b0      	blx	r6
 8002aca:	1c43      	adds	r3, r0, #1
 8002acc:	89a3      	ldrh	r3, [r4, #12]
 8002ace:	d106      	bne.n	8002ade <__sflush_r+0x62>
 8002ad0:	6829      	ldr	r1, [r5, #0]
 8002ad2:	291d      	cmp	r1, #29
 8002ad4:	d82b      	bhi.n	8002b2e <__sflush_r+0xb2>
 8002ad6:	4a2a      	ldr	r2, [pc, #168]	@ (8002b80 <__sflush_r+0x104>)
 8002ad8:	410a      	asrs	r2, r1
 8002ada:	07d6      	lsls	r6, r2, #31
 8002adc:	d427      	bmi.n	8002b2e <__sflush_r+0xb2>
 8002ade:	2200      	movs	r2, #0
 8002ae0:	6062      	str	r2, [r4, #4]
 8002ae2:	04d9      	lsls	r1, r3, #19
 8002ae4:	6922      	ldr	r2, [r4, #16]
 8002ae6:	6022      	str	r2, [r4, #0]
 8002ae8:	d504      	bpl.n	8002af4 <__sflush_r+0x78>
 8002aea:	1c42      	adds	r2, r0, #1
 8002aec:	d101      	bne.n	8002af2 <__sflush_r+0x76>
 8002aee:	682b      	ldr	r3, [r5, #0]
 8002af0:	b903      	cbnz	r3, 8002af4 <__sflush_r+0x78>
 8002af2:	6560      	str	r0, [r4, #84]	@ 0x54
 8002af4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002af6:	602f      	str	r7, [r5, #0]
 8002af8:	b1b9      	cbz	r1, 8002b2a <__sflush_r+0xae>
 8002afa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002afe:	4299      	cmp	r1, r3
 8002b00:	d002      	beq.n	8002b08 <__sflush_r+0x8c>
 8002b02:	4628      	mov	r0, r5
 8002b04:	f7ff feba 	bl	800287c <_free_r>
 8002b08:	2300      	movs	r3, #0
 8002b0a:	6363      	str	r3, [r4, #52]	@ 0x34
 8002b0c:	e00d      	b.n	8002b2a <__sflush_r+0xae>
 8002b0e:	2301      	movs	r3, #1
 8002b10:	4628      	mov	r0, r5
 8002b12:	47b0      	blx	r6
 8002b14:	4602      	mov	r2, r0
 8002b16:	1c50      	adds	r0, r2, #1
 8002b18:	d1c9      	bne.n	8002aae <__sflush_r+0x32>
 8002b1a:	682b      	ldr	r3, [r5, #0]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d0c6      	beq.n	8002aae <__sflush_r+0x32>
 8002b20:	2b1d      	cmp	r3, #29
 8002b22:	d001      	beq.n	8002b28 <__sflush_r+0xac>
 8002b24:	2b16      	cmp	r3, #22
 8002b26:	d11e      	bne.n	8002b66 <__sflush_r+0xea>
 8002b28:	602f      	str	r7, [r5, #0]
 8002b2a:	2000      	movs	r0, #0
 8002b2c:	e022      	b.n	8002b74 <__sflush_r+0xf8>
 8002b2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002b32:	b21b      	sxth	r3, r3
 8002b34:	e01b      	b.n	8002b6e <__sflush_r+0xf2>
 8002b36:	690f      	ldr	r7, [r1, #16]
 8002b38:	2f00      	cmp	r7, #0
 8002b3a:	d0f6      	beq.n	8002b2a <__sflush_r+0xae>
 8002b3c:	0793      	lsls	r3, r2, #30
 8002b3e:	680e      	ldr	r6, [r1, #0]
 8002b40:	bf08      	it	eq
 8002b42:	694b      	ldreq	r3, [r1, #20]
 8002b44:	600f      	str	r7, [r1, #0]
 8002b46:	bf18      	it	ne
 8002b48:	2300      	movne	r3, #0
 8002b4a:	eba6 0807 	sub.w	r8, r6, r7
 8002b4e:	608b      	str	r3, [r1, #8]
 8002b50:	f1b8 0f00 	cmp.w	r8, #0
 8002b54:	dde9      	ble.n	8002b2a <__sflush_r+0xae>
 8002b56:	6a21      	ldr	r1, [r4, #32]
 8002b58:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8002b5a:	4643      	mov	r3, r8
 8002b5c:	463a      	mov	r2, r7
 8002b5e:	4628      	mov	r0, r5
 8002b60:	47b0      	blx	r6
 8002b62:	2800      	cmp	r0, #0
 8002b64:	dc08      	bgt.n	8002b78 <__sflush_r+0xfc>
 8002b66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002b6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002b6e:	81a3      	strh	r3, [r4, #12]
 8002b70:	f04f 30ff 	mov.w	r0, #4294967295
 8002b74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002b78:	4407      	add	r7, r0
 8002b7a:	eba8 0800 	sub.w	r8, r8, r0
 8002b7e:	e7e7      	b.n	8002b50 <__sflush_r+0xd4>
 8002b80:	dfbffffe 	.word	0xdfbffffe

08002b84 <_fflush_r>:
 8002b84:	b538      	push	{r3, r4, r5, lr}
 8002b86:	690b      	ldr	r3, [r1, #16]
 8002b88:	4605      	mov	r5, r0
 8002b8a:	460c      	mov	r4, r1
 8002b8c:	b913      	cbnz	r3, 8002b94 <_fflush_r+0x10>
 8002b8e:	2500      	movs	r5, #0
 8002b90:	4628      	mov	r0, r5
 8002b92:	bd38      	pop	{r3, r4, r5, pc}
 8002b94:	b118      	cbz	r0, 8002b9e <_fflush_r+0x1a>
 8002b96:	6a03      	ldr	r3, [r0, #32]
 8002b98:	b90b      	cbnz	r3, 8002b9e <_fflush_r+0x1a>
 8002b9a:	f7ff fd5b 	bl	8002654 <__sinit>
 8002b9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d0f3      	beq.n	8002b8e <_fflush_r+0xa>
 8002ba6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002ba8:	07d0      	lsls	r0, r2, #31
 8002baa:	d404      	bmi.n	8002bb6 <_fflush_r+0x32>
 8002bac:	0599      	lsls	r1, r3, #22
 8002bae:	d402      	bmi.n	8002bb6 <_fflush_r+0x32>
 8002bb0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002bb2:	f7ff fe42 	bl	800283a <__retarget_lock_acquire_recursive>
 8002bb6:	4628      	mov	r0, r5
 8002bb8:	4621      	mov	r1, r4
 8002bba:	f7ff ff5f 	bl	8002a7c <__sflush_r>
 8002bbe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002bc0:	07da      	lsls	r2, r3, #31
 8002bc2:	4605      	mov	r5, r0
 8002bc4:	d4e4      	bmi.n	8002b90 <_fflush_r+0xc>
 8002bc6:	89a3      	ldrh	r3, [r4, #12]
 8002bc8:	059b      	lsls	r3, r3, #22
 8002bca:	d4e1      	bmi.n	8002b90 <_fflush_r+0xc>
 8002bcc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002bce:	f7ff fe35 	bl	800283c <__retarget_lock_release_recursive>
 8002bd2:	e7dd      	b.n	8002b90 <_fflush_r+0xc>

08002bd4 <fiprintf>:
 8002bd4:	b40e      	push	{r1, r2, r3}
 8002bd6:	b503      	push	{r0, r1, lr}
 8002bd8:	4601      	mov	r1, r0
 8002bda:	ab03      	add	r3, sp, #12
 8002bdc:	4805      	ldr	r0, [pc, #20]	@ (8002bf4 <fiprintf+0x20>)
 8002bde:	f853 2b04 	ldr.w	r2, [r3], #4
 8002be2:	6800      	ldr	r0, [r0, #0]
 8002be4:	9301      	str	r3, [sp, #4]
 8002be6:	f000 f847 	bl	8002c78 <_vfiprintf_r>
 8002bea:	b002      	add	sp, #8
 8002bec:	f85d eb04 	ldr.w	lr, [sp], #4
 8002bf0:	b003      	add	sp, #12
 8002bf2:	4770      	bx	lr
 8002bf4:	20000018 	.word	0x20000018

08002bf8 <_sbrk_r>:
 8002bf8:	b538      	push	{r3, r4, r5, lr}
 8002bfa:	4d06      	ldr	r5, [pc, #24]	@ (8002c14 <_sbrk_r+0x1c>)
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	4604      	mov	r4, r0
 8002c00:	4608      	mov	r0, r1
 8002c02:	602b      	str	r3, [r5, #0]
 8002c04:	f7fd ff44 	bl	8000a90 <_sbrk>
 8002c08:	1c43      	adds	r3, r0, #1
 8002c0a:	d102      	bne.n	8002c12 <_sbrk_r+0x1a>
 8002c0c:	682b      	ldr	r3, [r5, #0]
 8002c0e:	b103      	cbz	r3, 8002c12 <_sbrk_r+0x1a>
 8002c10:	6023      	str	r3, [r4, #0]
 8002c12:	bd38      	pop	{r3, r4, r5, pc}
 8002c14:	2000021c 	.word	0x2000021c

08002c18 <abort>:
 8002c18:	b508      	push	{r3, lr}
 8002c1a:	2006      	movs	r0, #6
 8002c1c:	f000 fb8e 	bl	800333c <raise>
 8002c20:	2001      	movs	r0, #1
 8002c22:	f7fd febc 	bl	800099e <_exit>

08002c26 <__sfputc_r>:
 8002c26:	6893      	ldr	r3, [r2, #8]
 8002c28:	3b01      	subs	r3, #1
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	b410      	push	{r4}
 8002c2e:	6093      	str	r3, [r2, #8]
 8002c30:	da08      	bge.n	8002c44 <__sfputc_r+0x1e>
 8002c32:	6994      	ldr	r4, [r2, #24]
 8002c34:	42a3      	cmp	r3, r4
 8002c36:	db01      	blt.n	8002c3c <__sfputc_r+0x16>
 8002c38:	290a      	cmp	r1, #10
 8002c3a:	d103      	bne.n	8002c44 <__sfputc_r+0x1e>
 8002c3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002c40:	f000 bac0 	b.w	80031c4 <__swbuf_r>
 8002c44:	6813      	ldr	r3, [r2, #0]
 8002c46:	1c58      	adds	r0, r3, #1
 8002c48:	6010      	str	r0, [r2, #0]
 8002c4a:	7019      	strb	r1, [r3, #0]
 8002c4c:	4608      	mov	r0, r1
 8002c4e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002c52:	4770      	bx	lr

08002c54 <__sfputs_r>:
 8002c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c56:	4606      	mov	r6, r0
 8002c58:	460f      	mov	r7, r1
 8002c5a:	4614      	mov	r4, r2
 8002c5c:	18d5      	adds	r5, r2, r3
 8002c5e:	42ac      	cmp	r4, r5
 8002c60:	d101      	bne.n	8002c66 <__sfputs_r+0x12>
 8002c62:	2000      	movs	r0, #0
 8002c64:	e007      	b.n	8002c76 <__sfputs_r+0x22>
 8002c66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002c6a:	463a      	mov	r2, r7
 8002c6c:	4630      	mov	r0, r6
 8002c6e:	f7ff ffda 	bl	8002c26 <__sfputc_r>
 8002c72:	1c43      	adds	r3, r0, #1
 8002c74:	d1f3      	bne.n	8002c5e <__sfputs_r+0xa>
 8002c76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002c78 <_vfiprintf_r>:
 8002c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c7c:	460d      	mov	r5, r1
 8002c7e:	b09d      	sub	sp, #116	@ 0x74
 8002c80:	4614      	mov	r4, r2
 8002c82:	4698      	mov	r8, r3
 8002c84:	4606      	mov	r6, r0
 8002c86:	b118      	cbz	r0, 8002c90 <_vfiprintf_r+0x18>
 8002c88:	6a03      	ldr	r3, [r0, #32]
 8002c8a:	b90b      	cbnz	r3, 8002c90 <_vfiprintf_r+0x18>
 8002c8c:	f7ff fce2 	bl	8002654 <__sinit>
 8002c90:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002c92:	07d9      	lsls	r1, r3, #31
 8002c94:	d405      	bmi.n	8002ca2 <_vfiprintf_r+0x2a>
 8002c96:	89ab      	ldrh	r3, [r5, #12]
 8002c98:	059a      	lsls	r2, r3, #22
 8002c9a:	d402      	bmi.n	8002ca2 <_vfiprintf_r+0x2a>
 8002c9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002c9e:	f7ff fdcc 	bl	800283a <__retarget_lock_acquire_recursive>
 8002ca2:	89ab      	ldrh	r3, [r5, #12]
 8002ca4:	071b      	lsls	r3, r3, #28
 8002ca6:	d501      	bpl.n	8002cac <_vfiprintf_r+0x34>
 8002ca8:	692b      	ldr	r3, [r5, #16]
 8002caa:	b99b      	cbnz	r3, 8002cd4 <_vfiprintf_r+0x5c>
 8002cac:	4629      	mov	r1, r5
 8002cae:	4630      	mov	r0, r6
 8002cb0:	f000 fac6 	bl	8003240 <__swsetup_r>
 8002cb4:	b170      	cbz	r0, 8002cd4 <_vfiprintf_r+0x5c>
 8002cb6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002cb8:	07dc      	lsls	r4, r3, #31
 8002cba:	d504      	bpl.n	8002cc6 <_vfiprintf_r+0x4e>
 8002cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8002cc0:	b01d      	add	sp, #116	@ 0x74
 8002cc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002cc6:	89ab      	ldrh	r3, [r5, #12]
 8002cc8:	0598      	lsls	r0, r3, #22
 8002cca:	d4f7      	bmi.n	8002cbc <_vfiprintf_r+0x44>
 8002ccc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002cce:	f7ff fdb5 	bl	800283c <__retarget_lock_release_recursive>
 8002cd2:	e7f3      	b.n	8002cbc <_vfiprintf_r+0x44>
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	9309      	str	r3, [sp, #36]	@ 0x24
 8002cd8:	2320      	movs	r3, #32
 8002cda:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002cde:	f8cd 800c 	str.w	r8, [sp, #12]
 8002ce2:	2330      	movs	r3, #48	@ 0x30
 8002ce4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8002e94 <_vfiprintf_r+0x21c>
 8002ce8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002cec:	f04f 0901 	mov.w	r9, #1
 8002cf0:	4623      	mov	r3, r4
 8002cf2:	469a      	mov	sl, r3
 8002cf4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002cf8:	b10a      	cbz	r2, 8002cfe <_vfiprintf_r+0x86>
 8002cfa:	2a25      	cmp	r2, #37	@ 0x25
 8002cfc:	d1f9      	bne.n	8002cf2 <_vfiprintf_r+0x7a>
 8002cfe:	ebba 0b04 	subs.w	fp, sl, r4
 8002d02:	d00b      	beq.n	8002d1c <_vfiprintf_r+0xa4>
 8002d04:	465b      	mov	r3, fp
 8002d06:	4622      	mov	r2, r4
 8002d08:	4629      	mov	r1, r5
 8002d0a:	4630      	mov	r0, r6
 8002d0c:	f7ff ffa2 	bl	8002c54 <__sfputs_r>
 8002d10:	3001      	adds	r0, #1
 8002d12:	f000 80a7 	beq.w	8002e64 <_vfiprintf_r+0x1ec>
 8002d16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002d18:	445a      	add	r2, fp
 8002d1a:	9209      	str	r2, [sp, #36]	@ 0x24
 8002d1c:	f89a 3000 	ldrb.w	r3, [sl]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	f000 809f 	beq.w	8002e64 <_vfiprintf_r+0x1ec>
 8002d26:	2300      	movs	r3, #0
 8002d28:	f04f 32ff 	mov.w	r2, #4294967295
 8002d2c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002d30:	f10a 0a01 	add.w	sl, sl, #1
 8002d34:	9304      	str	r3, [sp, #16]
 8002d36:	9307      	str	r3, [sp, #28]
 8002d38:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002d3c:	931a      	str	r3, [sp, #104]	@ 0x68
 8002d3e:	4654      	mov	r4, sl
 8002d40:	2205      	movs	r2, #5
 8002d42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d46:	4853      	ldr	r0, [pc, #332]	@ (8002e94 <_vfiprintf_r+0x21c>)
 8002d48:	f7fd fa5a 	bl	8000200 <memchr>
 8002d4c:	9a04      	ldr	r2, [sp, #16]
 8002d4e:	b9d8      	cbnz	r0, 8002d88 <_vfiprintf_r+0x110>
 8002d50:	06d1      	lsls	r1, r2, #27
 8002d52:	bf44      	itt	mi
 8002d54:	2320      	movmi	r3, #32
 8002d56:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002d5a:	0713      	lsls	r3, r2, #28
 8002d5c:	bf44      	itt	mi
 8002d5e:	232b      	movmi	r3, #43	@ 0x2b
 8002d60:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002d64:	f89a 3000 	ldrb.w	r3, [sl]
 8002d68:	2b2a      	cmp	r3, #42	@ 0x2a
 8002d6a:	d015      	beq.n	8002d98 <_vfiprintf_r+0x120>
 8002d6c:	9a07      	ldr	r2, [sp, #28]
 8002d6e:	4654      	mov	r4, sl
 8002d70:	2000      	movs	r0, #0
 8002d72:	f04f 0c0a 	mov.w	ip, #10
 8002d76:	4621      	mov	r1, r4
 8002d78:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002d7c:	3b30      	subs	r3, #48	@ 0x30
 8002d7e:	2b09      	cmp	r3, #9
 8002d80:	d94b      	bls.n	8002e1a <_vfiprintf_r+0x1a2>
 8002d82:	b1b0      	cbz	r0, 8002db2 <_vfiprintf_r+0x13a>
 8002d84:	9207      	str	r2, [sp, #28]
 8002d86:	e014      	b.n	8002db2 <_vfiprintf_r+0x13a>
 8002d88:	eba0 0308 	sub.w	r3, r0, r8
 8002d8c:	fa09 f303 	lsl.w	r3, r9, r3
 8002d90:	4313      	orrs	r3, r2
 8002d92:	9304      	str	r3, [sp, #16]
 8002d94:	46a2      	mov	sl, r4
 8002d96:	e7d2      	b.n	8002d3e <_vfiprintf_r+0xc6>
 8002d98:	9b03      	ldr	r3, [sp, #12]
 8002d9a:	1d19      	adds	r1, r3, #4
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	9103      	str	r1, [sp, #12]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	bfbb      	ittet	lt
 8002da4:	425b      	neglt	r3, r3
 8002da6:	f042 0202 	orrlt.w	r2, r2, #2
 8002daa:	9307      	strge	r3, [sp, #28]
 8002dac:	9307      	strlt	r3, [sp, #28]
 8002dae:	bfb8      	it	lt
 8002db0:	9204      	strlt	r2, [sp, #16]
 8002db2:	7823      	ldrb	r3, [r4, #0]
 8002db4:	2b2e      	cmp	r3, #46	@ 0x2e
 8002db6:	d10a      	bne.n	8002dce <_vfiprintf_r+0x156>
 8002db8:	7863      	ldrb	r3, [r4, #1]
 8002dba:	2b2a      	cmp	r3, #42	@ 0x2a
 8002dbc:	d132      	bne.n	8002e24 <_vfiprintf_r+0x1ac>
 8002dbe:	9b03      	ldr	r3, [sp, #12]
 8002dc0:	1d1a      	adds	r2, r3, #4
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	9203      	str	r2, [sp, #12]
 8002dc6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002dca:	3402      	adds	r4, #2
 8002dcc:	9305      	str	r3, [sp, #20]
 8002dce:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8002ea4 <_vfiprintf_r+0x22c>
 8002dd2:	7821      	ldrb	r1, [r4, #0]
 8002dd4:	2203      	movs	r2, #3
 8002dd6:	4650      	mov	r0, sl
 8002dd8:	f7fd fa12 	bl	8000200 <memchr>
 8002ddc:	b138      	cbz	r0, 8002dee <_vfiprintf_r+0x176>
 8002dde:	9b04      	ldr	r3, [sp, #16]
 8002de0:	eba0 000a 	sub.w	r0, r0, sl
 8002de4:	2240      	movs	r2, #64	@ 0x40
 8002de6:	4082      	lsls	r2, r0
 8002de8:	4313      	orrs	r3, r2
 8002dea:	3401      	adds	r4, #1
 8002dec:	9304      	str	r3, [sp, #16]
 8002dee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002df2:	4829      	ldr	r0, [pc, #164]	@ (8002e98 <_vfiprintf_r+0x220>)
 8002df4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002df8:	2206      	movs	r2, #6
 8002dfa:	f7fd fa01 	bl	8000200 <memchr>
 8002dfe:	2800      	cmp	r0, #0
 8002e00:	d03f      	beq.n	8002e82 <_vfiprintf_r+0x20a>
 8002e02:	4b26      	ldr	r3, [pc, #152]	@ (8002e9c <_vfiprintf_r+0x224>)
 8002e04:	bb1b      	cbnz	r3, 8002e4e <_vfiprintf_r+0x1d6>
 8002e06:	9b03      	ldr	r3, [sp, #12]
 8002e08:	3307      	adds	r3, #7
 8002e0a:	f023 0307 	bic.w	r3, r3, #7
 8002e0e:	3308      	adds	r3, #8
 8002e10:	9303      	str	r3, [sp, #12]
 8002e12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002e14:	443b      	add	r3, r7
 8002e16:	9309      	str	r3, [sp, #36]	@ 0x24
 8002e18:	e76a      	b.n	8002cf0 <_vfiprintf_r+0x78>
 8002e1a:	fb0c 3202 	mla	r2, ip, r2, r3
 8002e1e:	460c      	mov	r4, r1
 8002e20:	2001      	movs	r0, #1
 8002e22:	e7a8      	b.n	8002d76 <_vfiprintf_r+0xfe>
 8002e24:	2300      	movs	r3, #0
 8002e26:	3401      	adds	r4, #1
 8002e28:	9305      	str	r3, [sp, #20]
 8002e2a:	4619      	mov	r1, r3
 8002e2c:	f04f 0c0a 	mov.w	ip, #10
 8002e30:	4620      	mov	r0, r4
 8002e32:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002e36:	3a30      	subs	r2, #48	@ 0x30
 8002e38:	2a09      	cmp	r2, #9
 8002e3a:	d903      	bls.n	8002e44 <_vfiprintf_r+0x1cc>
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d0c6      	beq.n	8002dce <_vfiprintf_r+0x156>
 8002e40:	9105      	str	r1, [sp, #20]
 8002e42:	e7c4      	b.n	8002dce <_vfiprintf_r+0x156>
 8002e44:	fb0c 2101 	mla	r1, ip, r1, r2
 8002e48:	4604      	mov	r4, r0
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e7f0      	b.n	8002e30 <_vfiprintf_r+0x1b8>
 8002e4e:	ab03      	add	r3, sp, #12
 8002e50:	9300      	str	r3, [sp, #0]
 8002e52:	462a      	mov	r2, r5
 8002e54:	4b12      	ldr	r3, [pc, #72]	@ (8002ea0 <_vfiprintf_r+0x228>)
 8002e56:	a904      	add	r1, sp, #16
 8002e58:	4630      	mov	r0, r6
 8002e5a:	f3af 8000 	nop.w
 8002e5e:	4607      	mov	r7, r0
 8002e60:	1c78      	adds	r0, r7, #1
 8002e62:	d1d6      	bne.n	8002e12 <_vfiprintf_r+0x19a>
 8002e64:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002e66:	07d9      	lsls	r1, r3, #31
 8002e68:	d405      	bmi.n	8002e76 <_vfiprintf_r+0x1fe>
 8002e6a:	89ab      	ldrh	r3, [r5, #12]
 8002e6c:	059a      	lsls	r2, r3, #22
 8002e6e:	d402      	bmi.n	8002e76 <_vfiprintf_r+0x1fe>
 8002e70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002e72:	f7ff fce3 	bl	800283c <__retarget_lock_release_recursive>
 8002e76:	89ab      	ldrh	r3, [r5, #12]
 8002e78:	065b      	lsls	r3, r3, #25
 8002e7a:	f53f af1f 	bmi.w	8002cbc <_vfiprintf_r+0x44>
 8002e7e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002e80:	e71e      	b.n	8002cc0 <_vfiprintf_r+0x48>
 8002e82:	ab03      	add	r3, sp, #12
 8002e84:	9300      	str	r3, [sp, #0]
 8002e86:	462a      	mov	r2, r5
 8002e88:	4b05      	ldr	r3, [pc, #20]	@ (8002ea0 <_vfiprintf_r+0x228>)
 8002e8a:	a904      	add	r1, sp, #16
 8002e8c:	4630      	mov	r0, r6
 8002e8e:	f000 f879 	bl	8002f84 <_printf_i>
 8002e92:	e7e4      	b.n	8002e5e <_vfiprintf_r+0x1e6>
 8002e94:	0800357f 	.word	0x0800357f
 8002e98:	08003589 	.word	0x08003589
 8002e9c:	00000000 	.word	0x00000000
 8002ea0:	08002c55 	.word	0x08002c55
 8002ea4:	08003585 	.word	0x08003585

08002ea8 <_printf_common>:
 8002ea8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002eac:	4616      	mov	r6, r2
 8002eae:	4698      	mov	r8, r3
 8002eb0:	688a      	ldr	r2, [r1, #8]
 8002eb2:	690b      	ldr	r3, [r1, #16]
 8002eb4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	bfb8      	it	lt
 8002ebc:	4613      	movlt	r3, r2
 8002ebe:	6033      	str	r3, [r6, #0]
 8002ec0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002ec4:	4607      	mov	r7, r0
 8002ec6:	460c      	mov	r4, r1
 8002ec8:	b10a      	cbz	r2, 8002ece <_printf_common+0x26>
 8002eca:	3301      	adds	r3, #1
 8002ecc:	6033      	str	r3, [r6, #0]
 8002ece:	6823      	ldr	r3, [r4, #0]
 8002ed0:	0699      	lsls	r1, r3, #26
 8002ed2:	bf42      	ittt	mi
 8002ed4:	6833      	ldrmi	r3, [r6, #0]
 8002ed6:	3302      	addmi	r3, #2
 8002ed8:	6033      	strmi	r3, [r6, #0]
 8002eda:	6825      	ldr	r5, [r4, #0]
 8002edc:	f015 0506 	ands.w	r5, r5, #6
 8002ee0:	d106      	bne.n	8002ef0 <_printf_common+0x48>
 8002ee2:	f104 0a19 	add.w	sl, r4, #25
 8002ee6:	68e3      	ldr	r3, [r4, #12]
 8002ee8:	6832      	ldr	r2, [r6, #0]
 8002eea:	1a9b      	subs	r3, r3, r2
 8002eec:	42ab      	cmp	r3, r5
 8002eee:	dc26      	bgt.n	8002f3e <_printf_common+0x96>
 8002ef0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002ef4:	6822      	ldr	r2, [r4, #0]
 8002ef6:	3b00      	subs	r3, #0
 8002ef8:	bf18      	it	ne
 8002efa:	2301      	movne	r3, #1
 8002efc:	0692      	lsls	r2, r2, #26
 8002efe:	d42b      	bmi.n	8002f58 <_printf_common+0xb0>
 8002f00:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002f04:	4641      	mov	r1, r8
 8002f06:	4638      	mov	r0, r7
 8002f08:	47c8      	blx	r9
 8002f0a:	3001      	adds	r0, #1
 8002f0c:	d01e      	beq.n	8002f4c <_printf_common+0xa4>
 8002f0e:	6823      	ldr	r3, [r4, #0]
 8002f10:	6922      	ldr	r2, [r4, #16]
 8002f12:	f003 0306 	and.w	r3, r3, #6
 8002f16:	2b04      	cmp	r3, #4
 8002f18:	bf02      	ittt	eq
 8002f1a:	68e5      	ldreq	r5, [r4, #12]
 8002f1c:	6833      	ldreq	r3, [r6, #0]
 8002f1e:	1aed      	subeq	r5, r5, r3
 8002f20:	68a3      	ldr	r3, [r4, #8]
 8002f22:	bf0c      	ite	eq
 8002f24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002f28:	2500      	movne	r5, #0
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	bfc4      	itt	gt
 8002f2e:	1a9b      	subgt	r3, r3, r2
 8002f30:	18ed      	addgt	r5, r5, r3
 8002f32:	2600      	movs	r6, #0
 8002f34:	341a      	adds	r4, #26
 8002f36:	42b5      	cmp	r5, r6
 8002f38:	d11a      	bne.n	8002f70 <_printf_common+0xc8>
 8002f3a:	2000      	movs	r0, #0
 8002f3c:	e008      	b.n	8002f50 <_printf_common+0xa8>
 8002f3e:	2301      	movs	r3, #1
 8002f40:	4652      	mov	r2, sl
 8002f42:	4641      	mov	r1, r8
 8002f44:	4638      	mov	r0, r7
 8002f46:	47c8      	blx	r9
 8002f48:	3001      	adds	r0, #1
 8002f4a:	d103      	bne.n	8002f54 <_printf_common+0xac>
 8002f4c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f54:	3501      	adds	r5, #1
 8002f56:	e7c6      	b.n	8002ee6 <_printf_common+0x3e>
 8002f58:	18e1      	adds	r1, r4, r3
 8002f5a:	1c5a      	adds	r2, r3, #1
 8002f5c:	2030      	movs	r0, #48	@ 0x30
 8002f5e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002f62:	4422      	add	r2, r4
 8002f64:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002f68:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002f6c:	3302      	adds	r3, #2
 8002f6e:	e7c7      	b.n	8002f00 <_printf_common+0x58>
 8002f70:	2301      	movs	r3, #1
 8002f72:	4622      	mov	r2, r4
 8002f74:	4641      	mov	r1, r8
 8002f76:	4638      	mov	r0, r7
 8002f78:	47c8      	blx	r9
 8002f7a:	3001      	adds	r0, #1
 8002f7c:	d0e6      	beq.n	8002f4c <_printf_common+0xa4>
 8002f7e:	3601      	adds	r6, #1
 8002f80:	e7d9      	b.n	8002f36 <_printf_common+0x8e>
	...

08002f84 <_printf_i>:
 8002f84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002f88:	7e0f      	ldrb	r7, [r1, #24]
 8002f8a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002f8c:	2f78      	cmp	r7, #120	@ 0x78
 8002f8e:	4691      	mov	r9, r2
 8002f90:	4680      	mov	r8, r0
 8002f92:	460c      	mov	r4, r1
 8002f94:	469a      	mov	sl, r3
 8002f96:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002f9a:	d807      	bhi.n	8002fac <_printf_i+0x28>
 8002f9c:	2f62      	cmp	r7, #98	@ 0x62
 8002f9e:	d80a      	bhi.n	8002fb6 <_printf_i+0x32>
 8002fa0:	2f00      	cmp	r7, #0
 8002fa2:	f000 80d2 	beq.w	800314a <_printf_i+0x1c6>
 8002fa6:	2f58      	cmp	r7, #88	@ 0x58
 8002fa8:	f000 80b9 	beq.w	800311e <_printf_i+0x19a>
 8002fac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002fb0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002fb4:	e03a      	b.n	800302c <_printf_i+0xa8>
 8002fb6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002fba:	2b15      	cmp	r3, #21
 8002fbc:	d8f6      	bhi.n	8002fac <_printf_i+0x28>
 8002fbe:	a101      	add	r1, pc, #4	@ (adr r1, 8002fc4 <_printf_i+0x40>)
 8002fc0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002fc4:	0800301d 	.word	0x0800301d
 8002fc8:	08003031 	.word	0x08003031
 8002fcc:	08002fad 	.word	0x08002fad
 8002fd0:	08002fad 	.word	0x08002fad
 8002fd4:	08002fad 	.word	0x08002fad
 8002fd8:	08002fad 	.word	0x08002fad
 8002fdc:	08003031 	.word	0x08003031
 8002fe0:	08002fad 	.word	0x08002fad
 8002fe4:	08002fad 	.word	0x08002fad
 8002fe8:	08002fad 	.word	0x08002fad
 8002fec:	08002fad 	.word	0x08002fad
 8002ff0:	08003131 	.word	0x08003131
 8002ff4:	0800305b 	.word	0x0800305b
 8002ff8:	080030eb 	.word	0x080030eb
 8002ffc:	08002fad 	.word	0x08002fad
 8003000:	08002fad 	.word	0x08002fad
 8003004:	08003153 	.word	0x08003153
 8003008:	08002fad 	.word	0x08002fad
 800300c:	0800305b 	.word	0x0800305b
 8003010:	08002fad 	.word	0x08002fad
 8003014:	08002fad 	.word	0x08002fad
 8003018:	080030f3 	.word	0x080030f3
 800301c:	6833      	ldr	r3, [r6, #0]
 800301e:	1d1a      	adds	r2, r3, #4
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	6032      	str	r2, [r6, #0]
 8003024:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003028:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800302c:	2301      	movs	r3, #1
 800302e:	e09d      	b.n	800316c <_printf_i+0x1e8>
 8003030:	6833      	ldr	r3, [r6, #0]
 8003032:	6820      	ldr	r0, [r4, #0]
 8003034:	1d19      	adds	r1, r3, #4
 8003036:	6031      	str	r1, [r6, #0]
 8003038:	0606      	lsls	r6, r0, #24
 800303a:	d501      	bpl.n	8003040 <_printf_i+0xbc>
 800303c:	681d      	ldr	r5, [r3, #0]
 800303e:	e003      	b.n	8003048 <_printf_i+0xc4>
 8003040:	0645      	lsls	r5, r0, #25
 8003042:	d5fb      	bpl.n	800303c <_printf_i+0xb8>
 8003044:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003048:	2d00      	cmp	r5, #0
 800304a:	da03      	bge.n	8003054 <_printf_i+0xd0>
 800304c:	232d      	movs	r3, #45	@ 0x2d
 800304e:	426d      	negs	r5, r5
 8003050:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003054:	4859      	ldr	r0, [pc, #356]	@ (80031bc <_printf_i+0x238>)
 8003056:	230a      	movs	r3, #10
 8003058:	e011      	b.n	800307e <_printf_i+0xfa>
 800305a:	6821      	ldr	r1, [r4, #0]
 800305c:	6833      	ldr	r3, [r6, #0]
 800305e:	0608      	lsls	r0, r1, #24
 8003060:	f853 5b04 	ldr.w	r5, [r3], #4
 8003064:	d402      	bmi.n	800306c <_printf_i+0xe8>
 8003066:	0649      	lsls	r1, r1, #25
 8003068:	bf48      	it	mi
 800306a:	b2ad      	uxthmi	r5, r5
 800306c:	2f6f      	cmp	r7, #111	@ 0x6f
 800306e:	4853      	ldr	r0, [pc, #332]	@ (80031bc <_printf_i+0x238>)
 8003070:	6033      	str	r3, [r6, #0]
 8003072:	bf14      	ite	ne
 8003074:	230a      	movne	r3, #10
 8003076:	2308      	moveq	r3, #8
 8003078:	2100      	movs	r1, #0
 800307a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800307e:	6866      	ldr	r6, [r4, #4]
 8003080:	60a6      	str	r6, [r4, #8]
 8003082:	2e00      	cmp	r6, #0
 8003084:	bfa2      	ittt	ge
 8003086:	6821      	ldrge	r1, [r4, #0]
 8003088:	f021 0104 	bicge.w	r1, r1, #4
 800308c:	6021      	strge	r1, [r4, #0]
 800308e:	b90d      	cbnz	r5, 8003094 <_printf_i+0x110>
 8003090:	2e00      	cmp	r6, #0
 8003092:	d04b      	beq.n	800312c <_printf_i+0x1a8>
 8003094:	4616      	mov	r6, r2
 8003096:	fbb5 f1f3 	udiv	r1, r5, r3
 800309a:	fb03 5711 	mls	r7, r3, r1, r5
 800309e:	5dc7      	ldrb	r7, [r0, r7]
 80030a0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80030a4:	462f      	mov	r7, r5
 80030a6:	42bb      	cmp	r3, r7
 80030a8:	460d      	mov	r5, r1
 80030aa:	d9f4      	bls.n	8003096 <_printf_i+0x112>
 80030ac:	2b08      	cmp	r3, #8
 80030ae:	d10b      	bne.n	80030c8 <_printf_i+0x144>
 80030b0:	6823      	ldr	r3, [r4, #0]
 80030b2:	07df      	lsls	r7, r3, #31
 80030b4:	d508      	bpl.n	80030c8 <_printf_i+0x144>
 80030b6:	6923      	ldr	r3, [r4, #16]
 80030b8:	6861      	ldr	r1, [r4, #4]
 80030ba:	4299      	cmp	r1, r3
 80030bc:	bfde      	ittt	le
 80030be:	2330      	movle	r3, #48	@ 0x30
 80030c0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80030c4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80030c8:	1b92      	subs	r2, r2, r6
 80030ca:	6122      	str	r2, [r4, #16]
 80030cc:	f8cd a000 	str.w	sl, [sp]
 80030d0:	464b      	mov	r3, r9
 80030d2:	aa03      	add	r2, sp, #12
 80030d4:	4621      	mov	r1, r4
 80030d6:	4640      	mov	r0, r8
 80030d8:	f7ff fee6 	bl	8002ea8 <_printf_common>
 80030dc:	3001      	adds	r0, #1
 80030de:	d14a      	bne.n	8003176 <_printf_i+0x1f2>
 80030e0:	f04f 30ff 	mov.w	r0, #4294967295
 80030e4:	b004      	add	sp, #16
 80030e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030ea:	6823      	ldr	r3, [r4, #0]
 80030ec:	f043 0320 	orr.w	r3, r3, #32
 80030f0:	6023      	str	r3, [r4, #0]
 80030f2:	4833      	ldr	r0, [pc, #204]	@ (80031c0 <_printf_i+0x23c>)
 80030f4:	2778      	movs	r7, #120	@ 0x78
 80030f6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80030fa:	6823      	ldr	r3, [r4, #0]
 80030fc:	6831      	ldr	r1, [r6, #0]
 80030fe:	061f      	lsls	r7, r3, #24
 8003100:	f851 5b04 	ldr.w	r5, [r1], #4
 8003104:	d402      	bmi.n	800310c <_printf_i+0x188>
 8003106:	065f      	lsls	r7, r3, #25
 8003108:	bf48      	it	mi
 800310a:	b2ad      	uxthmi	r5, r5
 800310c:	6031      	str	r1, [r6, #0]
 800310e:	07d9      	lsls	r1, r3, #31
 8003110:	bf44      	itt	mi
 8003112:	f043 0320 	orrmi.w	r3, r3, #32
 8003116:	6023      	strmi	r3, [r4, #0]
 8003118:	b11d      	cbz	r5, 8003122 <_printf_i+0x19e>
 800311a:	2310      	movs	r3, #16
 800311c:	e7ac      	b.n	8003078 <_printf_i+0xf4>
 800311e:	4827      	ldr	r0, [pc, #156]	@ (80031bc <_printf_i+0x238>)
 8003120:	e7e9      	b.n	80030f6 <_printf_i+0x172>
 8003122:	6823      	ldr	r3, [r4, #0]
 8003124:	f023 0320 	bic.w	r3, r3, #32
 8003128:	6023      	str	r3, [r4, #0]
 800312a:	e7f6      	b.n	800311a <_printf_i+0x196>
 800312c:	4616      	mov	r6, r2
 800312e:	e7bd      	b.n	80030ac <_printf_i+0x128>
 8003130:	6833      	ldr	r3, [r6, #0]
 8003132:	6825      	ldr	r5, [r4, #0]
 8003134:	6961      	ldr	r1, [r4, #20]
 8003136:	1d18      	adds	r0, r3, #4
 8003138:	6030      	str	r0, [r6, #0]
 800313a:	062e      	lsls	r6, r5, #24
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	d501      	bpl.n	8003144 <_printf_i+0x1c0>
 8003140:	6019      	str	r1, [r3, #0]
 8003142:	e002      	b.n	800314a <_printf_i+0x1c6>
 8003144:	0668      	lsls	r0, r5, #25
 8003146:	d5fb      	bpl.n	8003140 <_printf_i+0x1bc>
 8003148:	8019      	strh	r1, [r3, #0]
 800314a:	2300      	movs	r3, #0
 800314c:	6123      	str	r3, [r4, #16]
 800314e:	4616      	mov	r6, r2
 8003150:	e7bc      	b.n	80030cc <_printf_i+0x148>
 8003152:	6833      	ldr	r3, [r6, #0]
 8003154:	1d1a      	adds	r2, r3, #4
 8003156:	6032      	str	r2, [r6, #0]
 8003158:	681e      	ldr	r6, [r3, #0]
 800315a:	6862      	ldr	r2, [r4, #4]
 800315c:	2100      	movs	r1, #0
 800315e:	4630      	mov	r0, r6
 8003160:	f7fd f84e 	bl	8000200 <memchr>
 8003164:	b108      	cbz	r0, 800316a <_printf_i+0x1e6>
 8003166:	1b80      	subs	r0, r0, r6
 8003168:	6060      	str	r0, [r4, #4]
 800316a:	6863      	ldr	r3, [r4, #4]
 800316c:	6123      	str	r3, [r4, #16]
 800316e:	2300      	movs	r3, #0
 8003170:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003174:	e7aa      	b.n	80030cc <_printf_i+0x148>
 8003176:	6923      	ldr	r3, [r4, #16]
 8003178:	4632      	mov	r2, r6
 800317a:	4649      	mov	r1, r9
 800317c:	4640      	mov	r0, r8
 800317e:	47d0      	blx	sl
 8003180:	3001      	adds	r0, #1
 8003182:	d0ad      	beq.n	80030e0 <_printf_i+0x15c>
 8003184:	6823      	ldr	r3, [r4, #0]
 8003186:	079b      	lsls	r3, r3, #30
 8003188:	d413      	bmi.n	80031b2 <_printf_i+0x22e>
 800318a:	68e0      	ldr	r0, [r4, #12]
 800318c:	9b03      	ldr	r3, [sp, #12]
 800318e:	4298      	cmp	r0, r3
 8003190:	bfb8      	it	lt
 8003192:	4618      	movlt	r0, r3
 8003194:	e7a6      	b.n	80030e4 <_printf_i+0x160>
 8003196:	2301      	movs	r3, #1
 8003198:	4632      	mov	r2, r6
 800319a:	4649      	mov	r1, r9
 800319c:	4640      	mov	r0, r8
 800319e:	47d0      	blx	sl
 80031a0:	3001      	adds	r0, #1
 80031a2:	d09d      	beq.n	80030e0 <_printf_i+0x15c>
 80031a4:	3501      	adds	r5, #1
 80031a6:	68e3      	ldr	r3, [r4, #12]
 80031a8:	9903      	ldr	r1, [sp, #12]
 80031aa:	1a5b      	subs	r3, r3, r1
 80031ac:	42ab      	cmp	r3, r5
 80031ae:	dcf2      	bgt.n	8003196 <_printf_i+0x212>
 80031b0:	e7eb      	b.n	800318a <_printf_i+0x206>
 80031b2:	2500      	movs	r5, #0
 80031b4:	f104 0619 	add.w	r6, r4, #25
 80031b8:	e7f5      	b.n	80031a6 <_printf_i+0x222>
 80031ba:	bf00      	nop
 80031bc:	08003590 	.word	0x08003590
 80031c0:	080035a1 	.word	0x080035a1

080031c4 <__swbuf_r>:
 80031c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031c6:	460e      	mov	r6, r1
 80031c8:	4614      	mov	r4, r2
 80031ca:	4605      	mov	r5, r0
 80031cc:	b118      	cbz	r0, 80031d6 <__swbuf_r+0x12>
 80031ce:	6a03      	ldr	r3, [r0, #32]
 80031d0:	b90b      	cbnz	r3, 80031d6 <__swbuf_r+0x12>
 80031d2:	f7ff fa3f 	bl	8002654 <__sinit>
 80031d6:	69a3      	ldr	r3, [r4, #24]
 80031d8:	60a3      	str	r3, [r4, #8]
 80031da:	89a3      	ldrh	r3, [r4, #12]
 80031dc:	071a      	lsls	r2, r3, #28
 80031de:	d501      	bpl.n	80031e4 <__swbuf_r+0x20>
 80031e0:	6923      	ldr	r3, [r4, #16]
 80031e2:	b943      	cbnz	r3, 80031f6 <__swbuf_r+0x32>
 80031e4:	4621      	mov	r1, r4
 80031e6:	4628      	mov	r0, r5
 80031e8:	f000 f82a 	bl	8003240 <__swsetup_r>
 80031ec:	b118      	cbz	r0, 80031f6 <__swbuf_r+0x32>
 80031ee:	f04f 37ff 	mov.w	r7, #4294967295
 80031f2:	4638      	mov	r0, r7
 80031f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80031f6:	6823      	ldr	r3, [r4, #0]
 80031f8:	6922      	ldr	r2, [r4, #16]
 80031fa:	1a98      	subs	r0, r3, r2
 80031fc:	6963      	ldr	r3, [r4, #20]
 80031fe:	b2f6      	uxtb	r6, r6
 8003200:	4283      	cmp	r3, r0
 8003202:	4637      	mov	r7, r6
 8003204:	dc05      	bgt.n	8003212 <__swbuf_r+0x4e>
 8003206:	4621      	mov	r1, r4
 8003208:	4628      	mov	r0, r5
 800320a:	f7ff fcbb 	bl	8002b84 <_fflush_r>
 800320e:	2800      	cmp	r0, #0
 8003210:	d1ed      	bne.n	80031ee <__swbuf_r+0x2a>
 8003212:	68a3      	ldr	r3, [r4, #8]
 8003214:	3b01      	subs	r3, #1
 8003216:	60a3      	str	r3, [r4, #8]
 8003218:	6823      	ldr	r3, [r4, #0]
 800321a:	1c5a      	adds	r2, r3, #1
 800321c:	6022      	str	r2, [r4, #0]
 800321e:	701e      	strb	r6, [r3, #0]
 8003220:	6962      	ldr	r2, [r4, #20]
 8003222:	1c43      	adds	r3, r0, #1
 8003224:	429a      	cmp	r2, r3
 8003226:	d004      	beq.n	8003232 <__swbuf_r+0x6e>
 8003228:	89a3      	ldrh	r3, [r4, #12]
 800322a:	07db      	lsls	r3, r3, #31
 800322c:	d5e1      	bpl.n	80031f2 <__swbuf_r+0x2e>
 800322e:	2e0a      	cmp	r6, #10
 8003230:	d1df      	bne.n	80031f2 <__swbuf_r+0x2e>
 8003232:	4621      	mov	r1, r4
 8003234:	4628      	mov	r0, r5
 8003236:	f7ff fca5 	bl	8002b84 <_fflush_r>
 800323a:	2800      	cmp	r0, #0
 800323c:	d0d9      	beq.n	80031f2 <__swbuf_r+0x2e>
 800323e:	e7d6      	b.n	80031ee <__swbuf_r+0x2a>

08003240 <__swsetup_r>:
 8003240:	b538      	push	{r3, r4, r5, lr}
 8003242:	4b29      	ldr	r3, [pc, #164]	@ (80032e8 <__swsetup_r+0xa8>)
 8003244:	4605      	mov	r5, r0
 8003246:	6818      	ldr	r0, [r3, #0]
 8003248:	460c      	mov	r4, r1
 800324a:	b118      	cbz	r0, 8003254 <__swsetup_r+0x14>
 800324c:	6a03      	ldr	r3, [r0, #32]
 800324e:	b90b      	cbnz	r3, 8003254 <__swsetup_r+0x14>
 8003250:	f7ff fa00 	bl	8002654 <__sinit>
 8003254:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003258:	0719      	lsls	r1, r3, #28
 800325a:	d422      	bmi.n	80032a2 <__swsetup_r+0x62>
 800325c:	06da      	lsls	r2, r3, #27
 800325e:	d407      	bmi.n	8003270 <__swsetup_r+0x30>
 8003260:	2209      	movs	r2, #9
 8003262:	602a      	str	r2, [r5, #0]
 8003264:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003268:	81a3      	strh	r3, [r4, #12]
 800326a:	f04f 30ff 	mov.w	r0, #4294967295
 800326e:	e033      	b.n	80032d8 <__swsetup_r+0x98>
 8003270:	0758      	lsls	r0, r3, #29
 8003272:	d512      	bpl.n	800329a <__swsetup_r+0x5a>
 8003274:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003276:	b141      	cbz	r1, 800328a <__swsetup_r+0x4a>
 8003278:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800327c:	4299      	cmp	r1, r3
 800327e:	d002      	beq.n	8003286 <__swsetup_r+0x46>
 8003280:	4628      	mov	r0, r5
 8003282:	f7ff fafb 	bl	800287c <_free_r>
 8003286:	2300      	movs	r3, #0
 8003288:	6363      	str	r3, [r4, #52]	@ 0x34
 800328a:	89a3      	ldrh	r3, [r4, #12]
 800328c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003290:	81a3      	strh	r3, [r4, #12]
 8003292:	2300      	movs	r3, #0
 8003294:	6063      	str	r3, [r4, #4]
 8003296:	6923      	ldr	r3, [r4, #16]
 8003298:	6023      	str	r3, [r4, #0]
 800329a:	89a3      	ldrh	r3, [r4, #12]
 800329c:	f043 0308 	orr.w	r3, r3, #8
 80032a0:	81a3      	strh	r3, [r4, #12]
 80032a2:	6923      	ldr	r3, [r4, #16]
 80032a4:	b94b      	cbnz	r3, 80032ba <__swsetup_r+0x7a>
 80032a6:	89a3      	ldrh	r3, [r4, #12]
 80032a8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80032ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80032b0:	d003      	beq.n	80032ba <__swsetup_r+0x7a>
 80032b2:	4621      	mov	r1, r4
 80032b4:	4628      	mov	r0, r5
 80032b6:	f000 f883 	bl	80033c0 <__smakebuf_r>
 80032ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80032be:	f013 0201 	ands.w	r2, r3, #1
 80032c2:	d00a      	beq.n	80032da <__swsetup_r+0x9a>
 80032c4:	2200      	movs	r2, #0
 80032c6:	60a2      	str	r2, [r4, #8]
 80032c8:	6962      	ldr	r2, [r4, #20]
 80032ca:	4252      	negs	r2, r2
 80032cc:	61a2      	str	r2, [r4, #24]
 80032ce:	6922      	ldr	r2, [r4, #16]
 80032d0:	b942      	cbnz	r2, 80032e4 <__swsetup_r+0xa4>
 80032d2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80032d6:	d1c5      	bne.n	8003264 <__swsetup_r+0x24>
 80032d8:	bd38      	pop	{r3, r4, r5, pc}
 80032da:	0799      	lsls	r1, r3, #30
 80032dc:	bf58      	it	pl
 80032de:	6962      	ldrpl	r2, [r4, #20]
 80032e0:	60a2      	str	r2, [r4, #8]
 80032e2:	e7f4      	b.n	80032ce <__swsetup_r+0x8e>
 80032e4:	2000      	movs	r0, #0
 80032e6:	e7f7      	b.n	80032d8 <__swsetup_r+0x98>
 80032e8:	20000018 	.word	0x20000018

080032ec <_raise_r>:
 80032ec:	291f      	cmp	r1, #31
 80032ee:	b538      	push	{r3, r4, r5, lr}
 80032f0:	4605      	mov	r5, r0
 80032f2:	460c      	mov	r4, r1
 80032f4:	d904      	bls.n	8003300 <_raise_r+0x14>
 80032f6:	2316      	movs	r3, #22
 80032f8:	6003      	str	r3, [r0, #0]
 80032fa:	f04f 30ff 	mov.w	r0, #4294967295
 80032fe:	bd38      	pop	{r3, r4, r5, pc}
 8003300:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8003302:	b112      	cbz	r2, 800330a <_raise_r+0x1e>
 8003304:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8003308:	b94b      	cbnz	r3, 800331e <_raise_r+0x32>
 800330a:	4628      	mov	r0, r5
 800330c:	f000 f830 	bl	8003370 <_getpid_r>
 8003310:	4622      	mov	r2, r4
 8003312:	4601      	mov	r1, r0
 8003314:	4628      	mov	r0, r5
 8003316:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800331a:	f000 b817 	b.w	800334c <_kill_r>
 800331e:	2b01      	cmp	r3, #1
 8003320:	d00a      	beq.n	8003338 <_raise_r+0x4c>
 8003322:	1c59      	adds	r1, r3, #1
 8003324:	d103      	bne.n	800332e <_raise_r+0x42>
 8003326:	2316      	movs	r3, #22
 8003328:	6003      	str	r3, [r0, #0]
 800332a:	2001      	movs	r0, #1
 800332c:	e7e7      	b.n	80032fe <_raise_r+0x12>
 800332e:	2100      	movs	r1, #0
 8003330:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8003334:	4620      	mov	r0, r4
 8003336:	4798      	blx	r3
 8003338:	2000      	movs	r0, #0
 800333a:	e7e0      	b.n	80032fe <_raise_r+0x12>

0800333c <raise>:
 800333c:	4b02      	ldr	r3, [pc, #8]	@ (8003348 <raise+0xc>)
 800333e:	4601      	mov	r1, r0
 8003340:	6818      	ldr	r0, [r3, #0]
 8003342:	f7ff bfd3 	b.w	80032ec <_raise_r>
 8003346:	bf00      	nop
 8003348:	20000018 	.word	0x20000018

0800334c <_kill_r>:
 800334c:	b538      	push	{r3, r4, r5, lr}
 800334e:	4d07      	ldr	r5, [pc, #28]	@ (800336c <_kill_r+0x20>)
 8003350:	2300      	movs	r3, #0
 8003352:	4604      	mov	r4, r0
 8003354:	4608      	mov	r0, r1
 8003356:	4611      	mov	r1, r2
 8003358:	602b      	str	r3, [r5, #0]
 800335a:	f7fd fb10 	bl	800097e <_kill>
 800335e:	1c43      	adds	r3, r0, #1
 8003360:	d102      	bne.n	8003368 <_kill_r+0x1c>
 8003362:	682b      	ldr	r3, [r5, #0]
 8003364:	b103      	cbz	r3, 8003368 <_kill_r+0x1c>
 8003366:	6023      	str	r3, [r4, #0]
 8003368:	bd38      	pop	{r3, r4, r5, pc}
 800336a:	bf00      	nop
 800336c:	2000021c 	.word	0x2000021c

08003370 <_getpid_r>:
 8003370:	f7fd bafd 	b.w	800096e <_getpid>

08003374 <__swhatbuf_r>:
 8003374:	b570      	push	{r4, r5, r6, lr}
 8003376:	460c      	mov	r4, r1
 8003378:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800337c:	2900      	cmp	r1, #0
 800337e:	b096      	sub	sp, #88	@ 0x58
 8003380:	4615      	mov	r5, r2
 8003382:	461e      	mov	r6, r3
 8003384:	da0d      	bge.n	80033a2 <__swhatbuf_r+0x2e>
 8003386:	89a3      	ldrh	r3, [r4, #12]
 8003388:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800338c:	f04f 0100 	mov.w	r1, #0
 8003390:	bf14      	ite	ne
 8003392:	2340      	movne	r3, #64	@ 0x40
 8003394:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003398:	2000      	movs	r0, #0
 800339a:	6031      	str	r1, [r6, #0]
 800339c:	602b      	str	r3, [r5, #0]
 800339e:	b016      	add	sp, #88	@ 0x58
 80033a0:	bd70      	pop	{r4, r5, r6, pc}
 80033a2:	466a      	mov	r2, sp
 80033a4:	f000 f848 	bl	8003438 <_fstat_r>
 80033a8:	2800      	cmp	r0, #0
 80033aa:	dbec      	blt.n	8003386 <__swhatbuf_r+0x12>
 80033ac:	9901      	ldr	r1, [sp, #4]
 80033ae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80033b2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80033b6:	4259      	negs	r1, r3
 80033b8:	4159      	adcs	r1, r3
 80033ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80033be:	e7eb      	b.n	8003398 <__swhatbuf_r+0x24>

080033c0 <__smakebuf_r>:
 80033c0:	898b      	ldrh	r3, [r1, #12]
 80033c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80033c4:	079d      	lsls	r5, r3, #30
 80033c6:	4606      	mov	r6, r0
 80033c8:	460c      	mov	r4, r1
 80033ca:	d507      	bpl.n	80033dc <__smakebuf_r+0x1c>
 80033cc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80033d0:	6023      	str	r3, [r4, #0]
 80033d2:	6123      	str	r3, [r4, #16]
 80033d4:	2301      	movs	r3, #1
 80033d6:	6163      	str	r3, [r4, #20]
 80033d8:	b003      	add	sp, #12
 80033da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80033dc:	ab01      	add	r3, sp, #4
 80033de:	466a      	mov	r2, sp
 80033e0:	f7ff ffc8 	bl	8003374 <__swhatbuf_r>
 80033e4:	9f00      	ldr	r7, [sp, #0]
 80033e6:	4605      	mov	r5, r0
 80033e8:	4639      	mov	r1, r7
 80033ea:	4630      	mov	r0, r6
 80033ec:	f7ff faba 	bl	8002964 <_malloc_r>
 80033f0:	b948      	cbnz	r0, 8003406 <__smakebuf_r+0x46>
 80033f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80033f6:	059a      	lsls	r2, r3, #22
 80033f8:	d4ee      	bmi.n	80033d8 <__smakebuf_r+0x18>
 80033fa:	f023 0303 	bic.w	r3, r3, #3
 80033fe:	f043 0302 	orr.w	r3, r3, #2
 8003402:	81a3      	strh	r3, [r4, #12]
 8003404:	e7e2      	b.n	80033cc <__smakebuf_r+0xc>
 8003406:	89a3      	ldrh	r3, [r4, #12]
 8003408:	6020      	str	r0, [r4, #0]
 800340a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800340e:	81a3      	strh	r3, [r4, #12]
 8003410:	9b01      	ldr	r3, [sp, #4]
 8003412:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003416:	b15b      	cbz	r3, 8003430 <__smakebuf_r+0x70>
 8003418:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800341c:	4630      	mov	r0, r6
 800341e:	f000 f81d 	bl	800345c <_isatty_r>
 8003422:	b128      	cbz	r0, 8003430 <__smakebuf_r+0x70>
 8003424:	89a3      	ldrh	r3, [r4, #12]
 8003426:	f023 0303 	bic.w	r3, r3, #3
 800342a:	f043 0301 	orr.w	r3, r3, #1
 800342e:	81a3      	strh	r3, [r4, #12]
 8003430:	89a3      	ldrh	r3, [r4, #12]
 8003432:	431d      	orrs	r5, r3
 8003434:	81a5      	strh	r5, [r4, #12]
 8003436:	e7cf      	b.n	80033d8 <__smakebuf_r+0x18>

08003438 <_fstat_r>:
 8003438:	b538      	push	{r3, r4, r5, lr}
 800343a:	4d07      	ldr	r5, [pc, #28]	@ (8003458 <_fstat_r+0x20>)
 800343c:	2300      	movs	r3, #0
 800343e:	4604      	mov	r4, r0
 8003440:	4608      	mov	r0, r1
 8003442:	4611      	mov	r1, r2
 8003444:	602b      	str	r3, [r5, #0]
 8003446:	f7fd fafa 	bl	8000a3e <_fstat>
 800344a:	1c43      	adds	r3, r0, #1
 800344c:	d102      	bne.n	8003454 <_fstat_r+0x1c>
 800344e:	682b      	ldr	r3, [r5, #0]
 8003450:	b103      	cbz	r3, 8003454 <_fstat_r+0x1c>
 8003452:	6023      	str	r3, [r4, #0]
 8003454:	bd38      	pop	{r3, r4, r5, pc}
 8003456:	bf00      	nop
 8003458:	2000021c 	.word	0x2000021c

0800345c <_isatty_r>:
 800345c:	b538      	push	{r3, r4, r5, lr}
 800345e:	4d06      	ldr	r5, [pc, #24]	@ (8003478 <_isatty_r+0x1c>)
 8003460:	2300      	movs	r3, #0
 8003462:	4604      	mov	r4, r0
 8003464:	4608      	mov	r0, r1
 8003466:	602b      	str	r3, [r5, #0]
 8003468:	f7fd faf9 	bl	8000a5e <_isatty>
 800346c:	1c43      	adds	r3, r0, #1
 800346e:	d102      	bne.n	8003476 <_isatty_r+0x1a>
 8003470:	682b      	ldr	r3, [r5, #0]
 8003472:	b103      	cbz	r3, 8003476 <_isatty_r+0x1a>
 8003474:	6023      	str	r3, [r4, #0]
 8003476:	bd38      	pop	{r3, r4, r5, pc}
 8003478:	2000021c 	.word	0x2000021c

0800347c <_init>:
 800347c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800347e:	bf00      	nop
 8003480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003482:	bc08      	pop	{r3}
 8003484:	469e      	mov	lr, r3
 8003486:	4770      	bx	lr

08003488 <_fini>:
 8003488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800348a:	bf00      	nop
 800348c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800348e:	bc08      	pop	{r3}
 8003490:	469e      	mov	lr, r3
 8003492:	4770      	bx	lr
