<dec f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='1300' type='llvm::SDValue llvm::PPCTargetLowering::lowerToXXSPLTI32DX(llvm::ShuffleVectorSDNode * N, llvm::SelectionDAG &amp; DAG) const'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='1298'>/// lowerToXXSPLTI32DX - Return the SDValue if this VECTOR_SHUFFLE can be
    /// handled by the XXSPLTI32DX instruction introduced in ISA 3.1.</doc>
<def f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='9144' ll='9210' type='llvm::SDValue llvm::PPCTargetLowering::lowerToXXSPLTI32DX(llvm::ShuffleVectorSDNode * SVN, llvm::SelectionDAG &amp; DAG) const'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='9342' u='c' c='_ZNK4llvm17PPCTargetLowering19LowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='9141'>/// lowerToXXSPLTI32DX - Return the SDValue if this VECTOR_SHUFFLE can be
/// handled by the XXSPLTI32DX instruction introduced in ISA 3.1, otherwise
/// return the default SDValue.</doc>
