{"vcs1":{"timestamp_begin":1696241308.627933316, "rt":19.59, "ut":17.46, "st":0.88}}
{"vcselab":{"timestamp_begin":1696241328.312458869, "rt":1.71, "ut":0.46, "st":0.16}}
{"link":{"timestamp_begin":1696241330.094698881, "rt":0.47, "ut":0.29, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696241307.782580230}
{"VCS_COMP_START_TIME": 1696241307.782580230}
{"VCS_COMP_END_TIME": 1696241330.735929401}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext -timescale=1ns/1ns +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 392164}}
{"stitch_vcselab": {"peak_mem": 227916}}
