head	1.1;
access;
symbols
	gdb_7_6_1-2013-08-30-release:1.1
	gdb_7_6-2013-04-26-release:1.1
	gdb_7_6-branch:1.1.0.6
	gdb_7_6-2013-03-12-branchpoint:1.1
	gdb_7_5_1-2012-11-29-release:1.1
	gdb_7_5-2012-08-17-release:1.1
	gdb_7_5-branch:1.1.0.4
	gdb_7_5-2012-07-18-branchpoint:1.1
	gdb_7_4_1-2012-04-26-release:1.1
	gdb_7_4-2012-01-24-release:1.1
	gdb_7_4-branch:1.1.0.2
	gdb_7_4-2011-12-13-branchpoint:1.1;
locks; strict;
comment	@# @;


1.1
date	2011.06.04.17.44.21;	author vapier;	state Exp;
branches;
next	;


desc
@@


1.1
log
@sim: bfin: import testsuite

Now that the common sim testsuite code supports .S and .c files, we
can import the Blackfin testsuite.  There are about ~800 tests here,
so I'm only attaching a compressed patch of them.  Other than adding
files to sim/testsuite/sim/bfin/, the sim/configure.tgt file was
updated to mark Blackfin as having a testsuite, and sim/configure
regenerated.

Signed-off-by: Mike Frysinger <vapier@@gentoo.org>
@
text
@//Original:/testcases/core/c_alu2op_conv_b/c_alu2op_conv_b.dsp
// Spec Reference: alu2op convert b
# mach: bfin

.include "testutils.inc"
	start



imm32 r0, 0x00789abc;
imm32 r1, 0x12345678;
imm32 r2, 0x23456789;
imm32 r3, 0x3456789a;
imm32 r4, 0x856789ab;
imm32 r5, 0x96789abc;
imm32 r6, 0xa789abcd;
imm32 r7, 0xb89abcde;
R0 = R0.B (Z);
R1 = R0.B (Z);
R2 = R0.B (Z);
R3 = R0.B (Z);
R4 = R0.B (Z);
R5 = R0.B (Z);
R6 = R0.B (Z);
R7 = R0.B (Z);
CHECKREG r0, 0x000000BC;
CHECKREG r1, 0x000000BC;
CHECKREG r2, 0x000000BC;
CHECKREG r3, 0x000000BC;
CHECKREG r4, 0x000000BC;
CHECKREG r5, 0x000000BC;
CHECKREG r6, 0x000000BC;
CHECKREG r7, 0x000000BC;

imm32 r0, 0x01230002;
imm32 r1, 0x00374659;
imm32 r2, 0x93456789;
imm32 r3, 0xa456789a;
imm32 r4, 0xb56789ab;
imm32 r5, 0xc6789abc;
imm32 r6, 0xd789abcd;
imm32 r7, 0xe89abcde;
R0 = R1.B (Z);
R2 = R1.B (Z);
R3 = R1.B (Z);
R4 = R1.B (Z);
R5 = R1.B (Z);
R6 = R1.B (Z);
R7 = R1.B (Z);
R1 = R1.B (Z);
CHECKREG r0, 0x00000059;
CHECKREG r1, 0x00000059;
CHECKREG r2, 0x00000059;
CHECKREG r3, 0x00000059;
CHECKREG r4, 0x00000059;
CHECKREG r5, 0x00000059;
CHECKREG r6, 0x00000059;
CHECKREG r7, 0x00000059;

imm32 r0, 0x10789abc;
imm32 r1, 0x11345678;
imm32 r2, 0x93156789;
imm32 r3, 0xd451789a;
imm32 r4, 0x856719ab;
imm32 r5, 0x267891bc;
imm32 r6, 0xa789ab1d;
imm32 r7, 0x989ab1de;
R0 = R2.B (Z);
R1 = R2.B (Z);
R3 = R2.B (Z);
R4 = R2.B (Z);
R5 = R2.B (Z);
R6 = R2.B (Z);
R7 = R2.B (Z);
R2 = R2.B (Z);
CHECKREG r0, 0x00000089;
CHECKREG r1, 0x00000089;
CHECKREG r2, 0x00000089;
CHECKREG r3, 0x00000089;
CHECKREG r4, 0x00000089;
CHECKREG r5, 0x00000089;
CHECKREG r6, 0x00000089;
CHECKREG r7, 0x00000089;

imm32 r0, 0x21230002;
imm32 r1, 0x02374659;
imm32 r2, 0x93256789;
imm32 r3, 0xa952789a;
imm32 r4, 0xb59729ab;
imm32 r5, 0xc67992bc;
imm32 r6, 0xd7899b2d;
imm32 r7, 0xe89ab9d2;
R0 = R3.B (Z);
R1 = R3.B (Z);
R2 = R3.B (Z);
R4 = R3.B (Z);
R5 = R3.B (Z);
R6 = R3.B (Z);
R7 = R3.B (Z);
R3 = R3.B (Z);
CHECKREG r0, 0x0000009A;
CHECKREG r1, 0x0000009A;
CHECKREG r2, 0x0000009A;
CHECKREG r3, 0x0000009A;
CHECKREG r4, 0x0000009A;
CHECKREG r5, 0x0000009A;
CHECKREG r6, 0x0000009A;
CHECKREG r7, 0x0000009A;

imm32 r0, 0xa0789abc;
imm32 r1, 0x1a345678;
imm32 r2, 0x23a56789;
imm32 r3, 0x645a789a;
imm32 r4, 0x8667a9ab;
imm32 r5, 0x96689abc;
imm32 r6, 0xa787abad;
imm32 r7, 0xb89a7cda;
R0 = R4.B (Z);
R1 = R4.B (Z);
R2 = R4.B (Z);
R3 = R4.B (Z);
R4 = R4.B (Z);
R5 = R4.B (Z);
R6 = R4.B (Z);
R7 = R4.B (Z);
CHECKREG r0, 0x000000AB;
CHECKREG r1, 0x000000AB;
CHECKREG r2, 0x000000AB;
CHECKREG r3, 0x000000AB;
CHECKREG r4, 0x000000AB;
CHECKREG r5, 0x000000AB;
CHECKREG r6, 0x000000AB;
CHECKREG r7, 0x000000AB;

imm32 r0, 0xf1230002;
imm32 r1, 0x0f374659;
imm32 r2, 0x93f56789;
imm32 r3, 0xa45f789a;
imm32 r4, 0xb567f9ab;
imm32 r5, 0xc6789fbc;
imm32 r6, 0xd789abfd;
imm32 r7, 0xe89abcdf;
R0 = R5.B (Z);
R1 = R5.B (Z);
R2 = R5.B (Z);
R3 = R5.B (Z);
R4 = R5.B (Z);
R6 = R5.B (Z);
R7 = R5.B (Z);
R5 = R5.B (Z);
CHECKREG r0, 0x000000BC;
CHECKREG r1, 0x000000BC;
CHECKREG r2, 0x000000BC;
CHECKREG r3, 0x000000BC;
CHECKREG r4, 0x000000BC;
CHECKREG r5, 0x000000BC;
CHECKREG r6, 0x000000BC;
CHECKREG r7, 0x000000BC;

imm32 r0, 0xe0789abc;
imm32 r1, 0xe2345678;
imm32 r2, 0x2e456789;
imm32 r3, 0x34e6789a;
imm32 r4, 0x856e89ab;
imm32 r5, 0x9678eabc;
imm32 r6, 0xa789aecd;
imm32 r7, 0xb89abcee;
R0 = R6.B (Z);
R1 = R6.B (Z);
R2 = R6.B (Z);
R3 = R6.B (Z);
R4 = R6.B (Z);
R5 = R6.B (Z);
R7 = R6.B (Z);
R6 = R6.B (Z);
CHECKREG r0, 0x000000CD;
CHECKREG r1, 0x000000CD;
CHECKREG r2, 0x000000CD;
CHECKREG r3, 0x000000CD;
CHECKREG r4, 0x000000CD;
CHECKREG r5, 0x000000CD;
CHECKREG r6, 0x000000CD;
CHECKREG r7, 0x000000CD;

imm32 r0, 0x012300f5;
imm32 r1, 0x80374659;
imm32 r2, 0x98456589;
imm32 r3, 0xa486589a;
imm32 r4, 0xb56589ab;
imm32 r5, 0xc6588abc;
imm32 r6, 0xd589a8cd;
imm32 r7, 0x589abc88;
R0 = R7.B (Z);
R1 = R7.B (Z);
R2 = R7.B (Z);
R3 = R7.B (Z);
R4 = R7.B (Z);
R5 = R7.B (Z);
R6 = R7.B (Z);
R7 = R7.B (Z);
CHECKREG r0, 0x00000088;
CHECKREG r1, 0x00000088;
CHECKREG r2, 0x00000088;
CHECKREG r3, 0x00000088;
CHECKREG r4, 0x00000088;
CHECKREG r5, 0x00000088;
CHECKREG r6, 0x00000088;
CHECKREG r7, 0x00000088;


pass
@
