#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Jun 22 16:23:39 2016
# Process ID: 13040
# Current directory: /home/josefonseca/Documents/thesis/verilog/tanh/tanh_synth/tanh_synth.runs/synth_1
# Command line: vivado -log tanh.vds -mode batch -messageDb vivado.pb -notrace -source tanh.tcl
# Log file: /home/josefonseca/Documents/thesis/verilog/tanh/tanh_synth/tanh_synth.runs/synth_1/tanh.vds
# Journal file: /home/josefonseca/Documents/thesis/verilog/tanh/tanh_synth/tanh_synth.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source tanh.tcl -notrace
Command: synth_design -top tanh -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
WARNING: [Synth 8-2507] parameter declaration becomes local in tanh with formal parameter declaration list [/home/josefonseca/Documents/thesis/verilog/tanh/tanh_synth/tanh_synth.srcs/sources_1/imports/tanh/tanh.v:8]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1037.535 ; gain = 191.926 ; free physical = 2292 ; free virtual = 8150
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'tanh' [/home/josefonseca/Documents/thesis/verilog/tanh/tanh_synth/tanh_synth.srcs/sources_1/imports/tanh/tanh.v:1]
	Parameter QN bound to: 6 - type: integer 
	Parameter QM bound to: 11 - type: integer 
	Parameter BITWIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh' (1#1) [/home/josefonseca/Documents/thesis/verilog/tanh/tanh_synth/tanh_synth.srcs/sources_1/imports/tanh/tanh.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1061.793 ; gain = 216.184 ; free physical = 2268 ; free virtual = 8128
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1061.793 ; gain = 216.184 ; free physical = 2268 ; free virtual = 8127
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/josefonseca/Documents/thesis/verilog/tanh/tanh_synth/tanh_synth.srcs/constrs_1/new/tanh_const.xdc]
Finished Parsing XDC File [/home/josefonseca/Documents/thesis/verilog/tanh/tanh_synth/tanh_synth.srcs/constrs_1/new/tanh_const.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1410.488 ; gain = 0.000 ; free physical = 2142 ; free virtual = 8001
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13061 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1410.488 ; gain = 564.879 ; free physical = 2119 ; free virtual = 7978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1410.488 ; gain = 564.879 ; free physical = 2119 ; free virtual = 7978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1410.488 ; gain = 564.879 ; free physical = 2118 ; free virtual = 7977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1410.488 ; gain = 564.879 ; free physical = 2123 ; free virtual = 7982
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   6 Input     17 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   6 Input     14 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module tanh 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   6 Input     17 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   6 Input     14 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1410.488 ; gain = 564.879 ; free physical = 2095 ; free virtual = 7954
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP outputInt, operation Mode is: A2*B.
DSP Report: register multiplierMux_reg is absorbed into DSP outputInt.
DSP Report: operator outputInt is absorbed into DSP outputInt.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1410.488 ; gain = 564.879 ; free physical = 2089 ; free virtual = 7949
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1410.488 ; gain = 564.879 ; free physical = 2089 ; free virtual = 7949

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+------------+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|tanh        | A2*B        | No           | 18     | 18     | 48     | 25     | 36     | 1    | 0    | 1    | 1    | 1     | 0    | 0    | 
+------------+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\p0_reg[0] ' (FD) to '\p0_reg[4] '
INFO: [Synth 8-3886] merging instance '\p0_reg[1] ' (FD) to '\p0_reg[2] '
INFO: [Synth 8-3886] merging instance '\p1_reg[2] ' (FD) to '\p1_reg[11] '
INFO: [Synth 8-3886] merging instance '\p1_reg[3] ' (FD) to '\p1_reg[5] '
INFO: [Synth 8-3886] merging instance '\p1_reg[4] ' (FD) to '\p1_reg[8] '
INFO: [Synth 8-3886] merging instance '\p0_reg[5] ' (FD) to '\p0_reg[8] '
INFO: [Synth 8-3886] merging instance '\p1_reg[5] ' (FD) to '\p1_reg[7] '
INFO: [Synth 8-3886] merging instance '\p0_reg[6] ' (FD) to '\p0_reg[7] '
INFO: [Synth 8-3886] merging instance '\p1_reg[6] ' (FD) to '\p1_reg[15] '
INFO: [Synth 8-3886] merging instance '\p0_reg[7] ' (FD) to '\p0_reg[10] '
INFO: [Synth 8-3886] merging instance '\p0_reg[8] ' (FD) to '\p0_reg[9] '
INFO: [Synth 8-3886] merging instance '\p1_reg[8] ' (FD) to '\p1_reg[9] '
INFO: [Synth 8-3886] merging instance '\p1_reg[10] ' (FD) to '\p1_reg[15] '
INFO: [Synth 8-3886] merging instance '\p0_reg[12] ' (FD) to '\p0_reg[13] '
INFO: [Synth 8-3886] merging instance '\p1_reg[12] ' (FD) to '\p1_reg[15] '
INFO: [Synth 8-3886] merging instance '\p0_reg[13] ' (FD) to '\p0_reg[14] '
INFO: [Synth 8-3886] merging instance '\p1_reg[13] ' (FD) to '\p1_reg[15] '
INFO: [Synth 8-3886] merging instance '\p0_reg[14] ' (FD) to '\p0_reg[15] '
INFO: [Synth 8-3886] merging instance '\p1_reg[14] ' (FD) to '\p1_reg[15] '
INFO: [Synth 8-3886] merging instance '\p0_reg[15] ' (FD) to '\p0_reg[16] '
INFO: [Synth 8-3886] merging instance '\p2_reg[0] ' (FD) to '\p2_reg[1] '
INFO: [Synth 8-3886] merging instance '\p2_reg[1] ' (FD) to '\p2_reg[2] '
INFO: [Synth 8-3886] merging instance '\p2_reg[4] ' (FD) to '\p2_reg[5] '
INFO: [Synth 8-3886] merging instance '\p2_reg[6] ' (FD) to '\p2_reg[8] '
INFO: [Synth 8-3886] merging instance '\p2_reg[8] ' (FD) to '\p2_reg[10] '
INFO: [Synth 8-3886] merging instance '\p2_reg[10] ' (FD) to '\p2_reg[11] '
INFO: [Synth 8-3886] merging instance '\p2_reg[11] ' (FD) to '\p2_reg[12] '
INFO: [Synth 8-3886] merging instance '\p2_reg[12] ' (FD) to '\p2_reg[13] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p1_reg[15] )
INFO: [Synth 8-3886] merging instance '\adderMux_reg[16] ' (FDR) to '\adderMux_reg[17] '
INFO: [Synth 8-3886] merging instance '\adderMux_reg[6] ' (FDR) to '\adderMux_reg[10] '
INFO: [Synth 8-3886] merging instance '\adderMux_reg[8] ' (FDR) to '\adderMux_reg[9] '
INFO: [Synth 8-3886] merging instance '\adderMux_reg[12] ' (FDR) to '\adderMux_reg[13] '
INFO: [Synth 8-3886] merging instance '\adderMux_reg[13] ' (FDR) to '\adderMux_reg[14] '
INFO: [Synth 8-3886] merging instance '\adderMux_reg[14] ' (FDR) to '\adderMux_reg[15] '
INFO: [Synth 8-3886] merging instance '\adderMux_reg[15] ' (FDR) to '\adderMux_reg[17] '
WARNING: [Synth 8-3332] Sequential element (\p0_reg[15] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\p0_reg[14] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\p0_reg[13] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\p0_reg[12] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\p0_reg[8] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\p0_reg[7] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\p0_reg[6] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\p0_reg[5] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\p0_reg[1] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\p0_reg[0] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\p1_reg[15] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\p1_reg[14] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\p1_reg[13] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\p1_reg[12] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\p1_reg[10] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\p1_reg[8] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\p1_reg[6] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\p1_reg[5] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\p1_reg[4] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\p1_reg[3] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\p1_reg[2] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\adderMux_reg[16] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\adderMux_reg[15] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\adderMux_reg[14] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\adderMux_reg[13] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\adderMux_reg[12] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\adderMux_reg[8] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\adderMux_reg[6] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\p2_reg[12] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\p2_reg[11] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\p2_reg[10] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\p2_reg[8] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\p2_reg[6] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\p2_reg[4] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\p2_reg[1] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\p2_reg[0] ) is unused and will be removed from module tanh.
INFO: [Synth 8-3886] merging instance '\p1_reg[0] ' (FD) to '\p0_reg[4] '
INFO: [Synth 8-3886] merging instance '\p1_reg[1] ' (FD) to '\p0_reg[3] '
INFO: [Synth 8-3886] merging instance '\p0_reg[9] ' (FD) to '\p2_reg[13] '
INFO: [Synth 8-3886] merging instance '\p0_reg[10] ' (FD) to '\p2_reg[5] '
WARNING: [Synth 8-3332] Sequential element (\p1_reg[0] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\p1_reg[1] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\p0_reg[9] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\p0_reg[10] ) is unused and will be removed from module tanh.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1410.488 ; gain = 564.879 ; free physical = 2076 ; free virtual = 7935
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1410.488 ; gain = 564.879 ; free physical = 2076 ; free virtual = 7935

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1410.488 ; gain = 564.879 ; free physical = 1976 ; free virtual = 7837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1410.488 ; gain = 564.879 ; free physical = 1974 ; free virtual = 7835
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1410.488 ; gain = 564.879 ; free physical = 1961 ; free virtual = 7821
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1410.488 ; gain = 564.879 ; free physical = 1961 ; free virtual = 7821

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1410.488 ; gain = 564.879 ; free physical = 1961 ; free virtual = 7821
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1410.488 ; gain = 564.879 ; free physical = 1961 ; free virtual = 7821
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1410.488 ; gain = 564.879 ; free physical = 1961 ; free virtual = 7821
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1410.488 ; gain = 564.879 ; free physical = 1960 ; free virtual = 7821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1410.488 ; gain = 564.879 ; free physical = 1960 ; free virtual = 7821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1410.488 ; gain = 564.879 ; free physical = 1959 ; free virtual = 7819
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1410.488 ; gain = 564.879 ; free physical = 1959 ; free virtual = 7819
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |     9|
|3     |DSP48E1 |     1|
|4     |LUT1    |     6|
|5     |LUT2    |    43|
|6     |LUT3    |    28|
|7     |LUT4    |     5|
|8     |LUT5    |     5|
|9     |FDRE    |    44|
|10    |IBUF    |    20|
|11    |OBUF    |    18|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   180|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1410.488 ; gain = 564.879 ; free physical = 1959 ; free virtual = 7819
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1410.488 ; gain = 94.379 ; free physical = 1958 ; free virtual = 7819
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1410.488 ; gain = 564.879 ; free physical = 1958 ; free virtual = 7819
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1438.520 ; gain = 521.574 ; free physical = 1956 ; free virtual = 7816
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1470.539 ; gain = 0.000 ; free physical = 1945 ; free virtual = 7806
INFO: [Common 17-206] Exiting Vivado at Wed Jun 22 16:24:06 2016...
