Fitter report for Sdram_Control
Fri Dec 08 14:38:32 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Fitter Resource Usage Summary
 10. Input Pins
 11. Output Pins
 12. Bidir Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. Fitter Resource Utilization by Entity
 17. Delay Chain Summary
 18. Pad To Core Delay Chain Fanout
 19. Control Signals
 20. Global & Other Fast Signals
 21. Non-Global High Fan-Out Signals
 22. Fitter RAM Summary
 23. I/O Rules Summary
 24. I/O Rules Details
 25. I/O Rules Matrix
 26. Fitter Device Options
 27. Operating Settings and Conditions
 28. Fitter Messages
 29. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Failed - Fri Dec 08 14:38:31 2017           ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; Sdram_Control                               ;
; Top-level Entity Name              ; sdram_control_top                           ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 968 / 10,320 ( 9 % )                        ;
;     Total combinational functions  ; 832 / 10,320 ( 8 % )                        ;
;     Dedicated logic registers      ; 456 / 10,320 ( 4 % )                        ;
; Total registers                    ; 456                                         ;
; Total pins                         ; 193 / 180 ( 107 % )                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192 / 423,936 ( 2 % )                     ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+-----------------+-------------------------------+
; Pin Name        ; Reason                        ;
+-----------------+-------------------------------+
; Wr_full         ; Incomplete set of assignments ;
; Wr_use[0]       ; Incomplete set of assignments ;
; Wr_use[1]       ; Incomplete set of assignments ;
; Wr_use[2]       ; Incomplete set of assignments ;
; Wr_use[3]       ; Incomplete set of assignments ;
; Wr_use[4]       ; Incomplete set of assignments ;
; Wr_use[5]       ; Incomplete set of assignments ;
; Wr_use[6]       ; Incomplete set of assignments ;
; Wr_use[7]       ; Incomplete set of assignments ;
; Rd_data[0]      ; Incomplete set of assignments ;
; Rd_data[1]      ; Incomplete set of assignments ;
; Rd_data[2]      ; Incomplete set of assignments ;
; Rd_data[3]      ; Incomplete set of assignments ;
; Rd_data[4]      ; Incomplete set of assignments ;
; Rd_data[5]      ; Incomplete set of assignments ;
; Rd_data[6]      ; Incomplete set of assignments ;
; Rd_data[7]      ; Incomplete set of assignments ;
; Rd_data[8]      ; Incomplete set of assignments ;
; Rd_data[9]      ; Incomplete set of assignments ;
; Rd_data[10]     ; Incomplete set of assignments ;
; Rd_data[11]     ; Incomplete set of assignments ;
; Rd_data[12]     ; Incomplete set of assignments ;
; Rd_data[13]     ; Incomplete set of assignments ;
; Rd_data[14]     ; Incomplete set of assignments ;
; Rd_data[15]     ; Incomplete set of assignments ;
; Rd_empty        ; Incomplete set of assignments ;
; Rd_use[0]       ; Incomplete set of assignments ;
; Rd_use[1]       ; Incomplete set of assignments ;
; Rd_use[2]       ; Incomplete set of assignments ;
; Rd_use[3]       ; Incomplete set of assignments ;
; Rd_use[4]       ; Incomplete set of assignments ;
; Rd_use[5]       ; Incomplete set of assignments ;
; Rd_use[6]       ; Incomplete set of assignments ;
; Rd_use[7]       ; Incomplete set of assignments ;
; Sa[0]           ; Incomplete set of assignments ;
; Sa[1]           ; Incomplete set of assignments ;
; Sa[2]           ; Incomplete set of assignments ;
; Sa[3]           ; Incomplete set of assignments ;
; Sa[4]           ; Incomplete set of assignments ;
; Sa[5]           ; Incomplete set of assignments ;
; Sa[6]           ; Incomplete set of assignments ;
; Sa[7]           ; Incomplete set of assignments ;
; Sa[8]           ; Incomplete set of assignments ;
; Sa[9]           ; Incomplete set of assignments ;
; Sa[10]          ; Incomplete set of assignments ;
; Sa[11]          ; Incomplete set of assignments ;
; Sa[12]          ; Incomplete set of assignments ;
; Ba[0]           ; Incomplete set of assignments ;
; Ba[1]           ; Incomplete set of assignments ;
; Cs_n            ; Incomplete set of assignments ;
; Cke             ; Incomplete set of assignments ;
; Ras_n           ; Incomplete set of assignments ;
; Cas_n           ; Incomplete set of assignments ;
; We_n            ; Incomplete set of assignments ;
; Dqm[0]          ; Incomplete set of assignments ;
; Dqm[1]          ; Incomplete set of assignments ;
; Dq[0]           ; Incomplete set of assignments ;
; Dq[1]           ; Incomplete set of assignments ;
; Dq[2]           ; Incomplete set of assignments ;
; Dq[3]           ; Incomplete set of assignments ;
; Dq[4]           ; Incomplete set of assignments ;
; Dq[5]           ; Incomplete set of assignments ;
; Dq[6]           ; Incomplete set of assignments ;
; Dq[7]           ; Incomplete set of assignments ;
; Dq[8]           ; Incomplete set of assignments ;
; Dq[9]           ; Incomplete set of assignments ;
; Dq[10]          ; Incomplete set of assignments ;
; Dq[11]          ; Incomplete set of assignments ;
; Dq[12]          ; Incomplete set of assignments ;
; Dq[13]          ; Incomplete set of assignments ;
; Dq[14]          ; Incomplete set of assignments ;
; Dq[15]          ; Incomplete set of assignments ;
; Rst_n           ; Incomplete set of assignments ;
; Wr_clk          ; Incomplete set of assignments ;
; Wr_load         ; Incomplete set of assignments ;
; Wr_en           ; Incomplete set of assignments ;
; Rd_en           ; Incomplete set of assignments ;
; Sd_clk          ; Incomplete set of assignments ;
; Rd_clk          ; Incomplete set of assignments ;
; Clk             ; Incomplete set of assignments ;
; Rd_load         ; Incomplete set of assignments ;
; Wr_data[0]      ; Incomplete set of assignments ;
; Wr_data[1]      ; Incomplete set of assignments ;
; Wr_data[2]      ; Incomplete set of assignments ;
; Wr_data[3]      ; Incomplete set of assignments ;
; Wr_data[4]      ; Incomplete set of assignments ;
; Wr_data[5]      ; Incomplete set of assignments ;
; Wr_data[6]      ; Incomplete set of assignments ;
; Wr_data[7]      ; Incomplete set of assignments ;
; Wr_data[8]      ; Incomplete set of assignments ;
; Wr_data[9]      ; Incomplete set of assignments ;
; Wr_data[10]     ; Incomplete set of assignments ;
; Wr_data[11]     ; Incomplete set of assignments ;
; Wr_data[12]     ; Incomplete set of assignments ;
; Wr_data[13]     ; Incomplete set of assignments ;
; Wr_data[14]     ; Incomplete set of assignments ;
; Wr_data[15]     ; Incomplete set of assignments ;
; Wr_addr[0]      ; Incomplete set of assignments ;
; Rd_addr[0]      ; Incomplete set of assignments ;
; Wr_addr[9]      ; Incomplete set of assignments ;
; Rd_addr[9]      ; Incomplete set of assignments ;
; Wr_addr[1]      ; Incomplete set of assignments ;
; Rd_addr[1]      ; Incomplete set of assignments ;
; Wr_addr[10]     ; Incomplete set of assignments ;
; Rd_addr[10]     ; Incomplete set of assignments ;
; Wr_addr[2]      ; Incomplete set of assignments ;
; Rd_addr[2]      ; Incomplete set of assignments ;
; Wr_addr[11]     ; Incomplete set of assignments ;
; Rd_addr[11]     ; Incomplete set of assignments ;
; Wr_addr[3]      ; Incomplete set of assignments ;
; Rd_addr[3]      ; Incomplete set of assignments ;
; Wr_addr[12]     ; Incomplete set of assignments ;
; Rd_addr[12]     ; Incomplete set of assignments ;
; Wr_addr[4]      ; Incomplete set of assignments ;
; Rd_addr[4]      ; Incomplete set of assignments ;
; Wr_addr[13]     ; Incomplete set of assignments ;
; Rd_addr[13]     ; Incomplete set of assignments ;
; Wr_addr[5]      ; Incomplete set of assignments ;
; Rd_addr[5]      ; Incomplete set of assignments ;
; Wr_addr[14]     ; Incomplete set of assignments ;
; Rd_addr[14]     ; Incomplete set of assignments ;
; Wr_addr[6]      ; Incomplete set of assignments ;
; Rd_addr[6]      ; Incomplete set of assignments ;
; Wr_addr[15]     ; Incomplete set of assignments ;
; Rd_addr[15]     ; Incomplete set of assignments ;
; Wr_addr[7]      ; Incomplete set of assignments ;
; Rd_addr[7]      ; Incomplete set of assignments ;
; Wr_addr[16]     ; Incomplete set of assignments ;
; Rd_addr[16]     ; Incomplete set of assignments ;
; Wr_addr[8]      ; Incomplete set of assignments ;
; Rd_addr[8]      ; Incomplete set of assignments ;
; Wr_addr[17]     ; Incomplete set of assignments ;
; Rd_addr[17]     ; Incomplete set of assignments ;
; Wr_addr[18]     ; Incomplete set of assignments ;
; Rd_addr[18]     ; Incomplete set of assignments ;
; Wr_addr[19]     ; Incomplete set of assignments ;
; Rd_addr[19]     ; Incomplete set of assignments ;
; Wr_addr[20]     ; Incomplete set of assignments ;
; Rd_addr[20]     ; Incomplete set of assignments ;
; Wr_addr[21]     ; Incomplete set of assignments ;
; Rd_addr[21]     ; Incomplete set of assignments ;
; Wr_addr[22]     ; Incomplete set of assignments ;
; Rd_addr[22]     ; Incomplete set of assignments ;
; Wr_addr[23]     ; Incomplete set of assignments ;
; Rd_addr[23]     ; Incomplete set of assignments ;
; Wr_max_addr[1]  ; Incomplete set of assignments ;
; Wr_max_addr[0]  ; Incomplete set of assignments ;
; Wr_max_addr[2]  ; Incomplete set of assignments ;
; Wr_max_addr[3]  ; Incomplete set of assignments ;
; Wr_max_addr[5]  ; Incomplete set of assignments ;
; Wr_max_addr[4]  ; Incomplete set of assignments ;
; Wr_max_addr[7]  ; Incomplete set of assignments ;
; Wr_max_addr[6]  ; Incomplete set of assignments ;
; Wr_max_addr[8]  ; Incomplete set of assignments ;
; Wr_max_addr[9]  ; Incomplete set of assignments ;
; Wr_max_addr[11] ; Incomplete set of assignments ;
; Wr_max_addr[10] ; Incomplete set of assignments ;
; Wr_max_addr[13] ; Incomplete set of assignments ;
; Wr_max_addr[12] ; Incomplete set of assignments ;
; Wr_max_addr[15] ; Incomplete set of assignments ;
; Wr_max_addr[14] ; Incomplete set of assignments ;
; Wr_max_addr[23] ; Incomplete set of assignments ;
; Wr_max_addr[22] ; Incomplete set of assignments ;
; Wr_max_addr[21] ; Incomplete set of assignments ;
; Wr_max_addr[20] ; Incomplete set of assignments ;
; Wr_max_addr[19] ; Incomplete set of assignments ;
; Wr_max_addr[18] ; Incomplete set of assignments ;
; Wr_max_addr[17] ; Incomplete set of assignments ;
; Wr_max_addr[16] ; Incomplete set of assignments ;
; Rd_max_addr[1]  ; Incomplete set of assignments ;
; Rd_max_addr[0]  ; Incomplete set of assignments ;
; Rd_max_addr[2]  ; Incomplete set of assignments ;
; Rd_max_addr[3]  ; Incomplete set of assignments ;
; Rd_max_addr[5]  ; Incomplete set of assignments ;
; Rd_max_addr[4]  ; Incomplete set of assignments ;
; Rd_max_addr[7]  ; Incomplete set of assignments ;
; Rd_max_addr[6]  ; Incomplete set of assignments ;
; Rd_max_addr[8]  ; Incomplete set of assignments ;
; Rd_max_addr[9]  ; Incomplete set of assignments ;
; Rd_max_addr[11] ; Incomplete set of assignments ;
; Rd_max_addr[10] ; Incomplete set of assignments ;
; Rd_max_addr[13] ; Incomplete set of assignments ;
; Rd_max_addr[12] ; Incomplete set of assignments ;
; Rd_max_addr[15] ; Incomplete set of assignments ;
; Rd_max_addr[14] ; Incomplete set of assignments ;
; Rd_max_addr[23] ; Incomplete set of assignments ;
; Rd_max_addr[22] ; Incomplete set of assignments ;
; Rd_max_addr[21] ; Incomplete set of assignments ;
; Rd_max_addr[20] ; Incomplete set of assignments ;
; Rd_max_addr[19] ; Incomplete set of assignments ;
; Rd_max_addr[18] ; Incomplete set of assignments ;
; Rd_max_addr[17] ; Incomplete set of assignments ;
; Rd_max_addr[16] ; Incomplete set of assignments ;
+-----------------+-------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 1739 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 1739 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 1729    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 968 / 10,320 ( 9 % )     ;
;     -- Combinational with no register       ; 512                      ;
;     -- Register only                        ; 136                      ;
;     -- Combinational with a register        ; 320                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 369                      ;
;     -- 3 input functions                    ; 163                      ;
;     -- <=2 input functions                  ; 300                      ;
;     -- Register only                        ; 136                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 631                      ;
;     -- arithmetic mode                      ; 201                      ;
;                                             ;                          ;
; Total registers*                            ; 456 / 11,172 ( 4 % )     ;
;     -- Dedicated logic registers            ; 456 / 10,320 ( 4 % )     ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )          ;
;                                             ;                          ;
; Total LABs                                  ; Not available            ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 193 / 180 ( 107 % )      ;
;     -- Clock pins                           ; 0 / 3 ( 0 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; Global signals                              ; 7                        ;
; M9Ks                                        ; 2 / 46 ( 4 % )           ;
; Total block memory bits                     ; 8,192 / 423,936 ( 2 % )  ;
; Total block memory implementation bits      ; 18,432 / 423,936 ( 4 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )           ;
; PLLs                                        ; 0 / 2 ( 0 % )            ;
; Global clocks                               ; 7 / 10 ( 70 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Maximum fan-out                             ; 264                      ;
; Highest non-global fan-out                  ; 77                       ;
; Total fan-out                               ; 5109                     ;
; Average fan-out                             ; 2.94                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                   ;
+-----------------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name            ; Pin #      ; I/O Bank ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Clk             ; Unassigned ; --       ; 280                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_addr[0]      ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_addr[10]     ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_addr[11]     ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_addr[12]     ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_addr[13]     ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_addr[14]     ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_addr[15]     ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_addr[16]     ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_addr[17]     ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_addr[18]     ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_addr[19]     ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_addr[1]      ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_addr[20]     ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_addr[21]     ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_addr[22]     ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_addr[23]     ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_addr[2]      ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_addr[3]      ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_addr[4]      ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_addr[5]      ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_addr[6]      ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_addr[7]      ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_addr[8]      ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_addr[9]      ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_clk          ; Unassigned ; --       ; 74                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_en           ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_load         ; Unassigned ; --       ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_max_addr[0]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_max_addr[10] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_max_addr[11] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_max_addr[12] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_max_addr[13] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_max_addr[14] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_max_addr[15] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_max_addr[16] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_max_addr[17] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_max_addr[18] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_max_addr[19] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_max_addr[1]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_max_addr[20] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_max_addr[21] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_max_addr[22] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_max_addr[23] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_max_addr[2]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_max_addr[3]  ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_max_addr[4]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_max_addr[5]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_max_addr[6]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_max_addr[7]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_max_addr[8]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rd_max_addr[9]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rst_n           ; Unassigned ; --       ; 313                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Sd_clk          ; Unassigned ; --       ; 83                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_addr[0]      ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_addr[10]     ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_addr[11]     ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_addr[12]     ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_addr[13]     ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_addr[14]     ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_addr[15]     ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_addr[16]     ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_addr[17]     ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_addr[18]     ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_addr[19]     ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_addr[1]      ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_addr[20]     ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_addr[21]     ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_addr[22]     ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_addr[23]     ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_addr[2]      ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_addr[3]      ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_addr[4]      ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_addr[5]      ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_addr[6]      ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_addr[7]      ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_addr[8]      ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_addr[9]      ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_clk          ; Unassigned ; --       ; 83                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_data[0]      ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_data[10]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_data[11]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_data[12]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_data[13]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_data[14]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_data[15]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_data[1]      ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_data[2]      ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_data[3]      ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_data[4]      ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_data[5]      ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_data[6]      ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_data[7]      ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_data[8]      ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_data[9]      ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_en           ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_load         ; Unassigned ; --       ; 7                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_max_addr[0]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_max_addr[10] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_max_addr[11] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_max_addr[12] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_max_addr[13] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_max_addr[14] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_max_addr[15] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_max_addr[16] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_max_addr[17] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_max_addr[18] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_max_addr[19] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_max_addr[1]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_max_addr[20] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_max_addr[21] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_max_addr[22] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_max_addr[23] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_max_addr[2]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_max_addr[3]  ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_max_addr[4]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_max_addr[5]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_max_addr[6]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_max_addr[7]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_max_addr[8]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Wr_max_addr[9]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+-----------------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------+------------+----------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin #      ; I/O Bank ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+------------+----------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Ba[0]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Ba[1]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Cas_n       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Cke         ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Cs_n        ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Dqm[0]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Dqm[1]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Ras_n       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Rd_data[0]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Rd_data[10] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Rd_data[11] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Rd_data[12] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Rd_data[13] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Rd_data[14] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Rd_data[15] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Rd_data[1]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Rd_data[2]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Rd_data[3]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Rd_data[4]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Rd_data[5]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Rd_data[6]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Rd_data[7]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Rd_data[8]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Rd_data[9]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Rd_empty    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Rd_use[0]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Rd_use[1]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Rd_use[2]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Rd_use[3]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Rd_use[4]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Rd_use[5]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Rd_use[6]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Rd_use[7]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Sa[0]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Sa[10]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Sa[11]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Sa[12]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Sa[1]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Sa[2]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Sa[3]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Sa[4]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Sa[5]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Sa[6]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Sa[7]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Sa[8]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Sa[9]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; We_n        ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Wr_full     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Wr_use[0]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Wr_use[1]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Wr_use[2]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Wr_use[3]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Wr_use[4]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Wr_use[5]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Wr_use[6]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Wr_use[7]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-------------+------------+----------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+------------------------------------------------------+---------------------+
; Name   ; Pin #      ; I/O Bank ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                 ; Output Enable Group ;
+--------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+------------------------------------------------------+---------------------+
; Dq[0]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; sdram_control:sdram_control|Wr_data_vaild (inverted) ; -                   ;
; Dq[10] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; sdram_control:sdram_control|Wr_data_vaild (inverted) ; -                   ;
; Dq[11] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; sdram_control:sdram_control|Wr_data_vaild (inverted) ; -                   ;
; Dq[12] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; sdram_control:sdram_control|Wr_data_vaild (inverted) ; -                   ;
; Dq[13] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; sdram_control:sdram_control|Wr_data_vaild (inverted) ; -                   ;
; Dq[14] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; sdram_control:sdram_control|Wr_data_vaild (inverted) ; -                   ;
; Dq[15] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; sdram_control:sdram_control|Wr_data_vaild (inverted) ; -                   ;
; Dq[1]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; sdram_control:sdram_control|Wr_data_vaild (inverted) ; -                   ;
; Dq[2]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; sdram_control:sdram_control|Wr_data_vaild (inverted) ; -                   ;
; Dq[3]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; sdram_control:sdram_control|Wr_data_vaild (inverted) ; -                   ;
; Dq[4]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; sdram_control:sdram_control|Wr_data_vaild (inverted) ; -                   ;
; Dq[5]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; sdram_control:sdram_control|Wr_data_vaild (inverted) ; -                   ;
; Dq[6]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; sdram_control:sdram_control|Wr_data_vaild (inverted) ; -                   ;
; Dq[7]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; sdram_control:sdram_control|Wr_data_vaild (inverted) ; -                   ;
; Dq[8]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; sdram_control:sdram_control|Wr_data_vaild (inverted) ; -                   ;
; Dq[9]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; sdram_control:sdram_control|Wr_data_vaild (inverted) ; -                   ;
+--------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+------------------------------------------------------+---------------------+


+-----------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                   ;
+----------+-----------+-------------+------------------+---------------------------+
; Location ; Pin Name  ; Reserved As ; User Signal Name ; Pin Type                  ;
+----------+-----------+-------------+------------------+---------------------------+
; F4       ; nSTATUS   ; -           ; -                ; Dedicated Programming Pin ;
; H5       ; nCONFIG   ; -           ; -                ; Dedicated Programming Pin ;
; J3       ; nCE       ; -           ; -                ; Dedicated Programming Pin ;
; H14      ; CONF_DONE ; -           ; -                ; Dedicated Programming Pin ;
; H13      ; MSEL0     ; -           ; -                ; Dedicated Programming Pin ;
; H12      ; MSEL1     ; -           ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL2     ; -           ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL3     ; -           ; -                ; Dedicated Programming Pin ;
+----------+-----------+-------------+------------------+---------------------------+


+----------------------------------------------------------+
; I/O Bank Usage                                           ;
+----------+----------------+---------------+--------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ;
+----------+----------------+---------------+--------------+
; 1        ; 0 / 17 ( 0 % ) ; 2.5V          ; --           ;
; 2        ; 0 / 19 ( 0 % ) ; 2.5V          ; --           ;
; 3        ; 0 / 26 ( 0 % ) ; 2.5V          ; --           ;
; 4        ; 0 / 27 ( 0 % ) ; 2.5V          ; --           ;
; 5        ; 0 / 25 ( 0 % ) ; 2.5V          ; --           ;
; 6        ; 0 / 14 ( 0 % ) ; 2.5V          ; --           ;
; 7        ; 0 / 26 ( 0 % ) ; 2.5V          ; --           ;
; 8        ; 0 / 26 ( 0 % ) ; 2.5V          ; --           ;
; Unknown  ; 198            ; --            ;              ;
+----------+----------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; On           ;
; H2       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                            ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                    ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                       ; Library Name ;
+-----------------------------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |sdram_control_top                            ; 0 (0)       ; 456 (50)                  ; 0 (0)         ; 8192        ; 0            ; 0       ; 0         ; 193  ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top                                                                                                                        ;              ;
;    |fifo_rd:sd_rd_fifo|                       ; 0 (0)       ; 125 (0)                   ; 0 (0)         ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_rd:sd_rd_fifo                                                                                                     ;              ;
;       |dcfifo:dcfifo_component|               ; 0 (0)       ; 125 (0)                   ; 0 (0)         ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component                                                                             ;              ;
;          |dcfifo_ghl1:auto_generated|         ; 0 (0)       ; 125 (27)                  ; 0 (0)         ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated                                                  ;              ;
;             |a_gray2bin_ugb:rdptr_g_gray2bin| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                  ;              ;
;             |a_gray2bin_ugb:rs_dgwp_gray2bin| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                  ;              ;
;             |a_gray2bin_ugb:wrptr_g_gray2bin| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin                  ;              ;
;             |a_gray2bin_ugb:ws_dgrp_gray2bin| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin                  ;              ;
;             |a_graycounter_pjc:wrptr_g1p|     ; 0 (0)       ; 13 (13)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p                      ;              ;
;             |a_graycounter_t57:rdptr_g1p|     ; 0 (0)       ; 13 (13)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p                      ;              ;
;             |alt_synch_pipe_ikd:rs_dgwp|      ; 0 (0)       ; 18 (0)                    ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_ikd:rs_dgwp                       ;              ;
;                |dffpipe_hd9:dffpipe15|        ; 0 (0)       ; 18 (18)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15 ;              ;
;             |alt_synch_pipe_jkd:ws_dgrp|      ; 0 (0)       ; 18 (0)                    ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_jkd:ws_dgrp                       ;              ;
;                |dffpipe_id9:dffpipe18|        ; 0 (0)       ; 18 (18)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe18 ;              ;
;             |altsyncram_jc11:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_jc11:fifo_ram                         ;              ;
;             |cmpr_f66:rdempty_eq_comp|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|cmpr_f66:rdempty_eq_comp                         ;              ;
;             |cmpr_f66:wrfull_eq_comp|         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|cmpr_f66:wrfull_eq_comp                          ;              ;
;             |dffpipe_3dc:rdaclr|              ; 0 (0)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_3dc:rdaclr                               ;              ;
;             |dffpipe_3dc:wraclr|              ; 0 (0)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_3dc:wraclr                               ;              ;
;             |dffpipe_gd9:rs_brp|              ; 0 (0)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_brp                               ;              ;
;             |dffpipe_gd9:rs_bwp|              ; 0 (0)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_bwp                               ;              ;
;             |dffpipe_gd9:ws_brp|              ; 0 (0)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_brp                               ;              ;
;             |dffpipe_gd9:ws_bwp|              ; 0 (0)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_bwp                               ;              ;
;    |fifo_wr:sd_wr_fifo|                       ; 0 (0)       ; 125 (0)                   ; 0 (0)         ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_wr:sd_wr_fifo                                                                                                     ;              ;
;       |dcfifo:dcfifo_component|               ; 0 (0)       ; 125 (0)                   ; 0 (0)         ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component                                                                             ;              ;
;          |dcfifo_ghl1:auto_generated|         ; 0 (0)       ; 125 (27)                  ; 0 (0)         ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated                                                  ;              ;
;             |a_gray2bin_ugb:rdptr_g_gray2bin| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                  ;              ;
;             |a_gray2bin_ugb:rs_dgwp_gray2bin| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                  ;              ;
;             |a_gray2bin_ugb:wrptr_g_gray2bin| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin                  ;              ;
;             |a_gray2bin_ugb:ws_dgrp_gray2bin| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin                  ;              ;
;             |a_graycounter_pjc:wrptr_g1p|     ; 0 (0)       ; 13 (13)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p                      ;              ;
;             |a_graycounter_t57:rdptr_g1p|     ; 0 (0)       ; 13 (13)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p                      ;              ;
;             |alt_synch_pipe_ikd:rs_dgwp|      ; 0 (0)       ; 18 (0)                    ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_ikd:rs_dgwp                       ;              ;
;                |dffpipe_hd9:dffpipe15|        ; 0 (0)       ; 18 (18)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15 ;              ;
;             |alt_synch_pipe_jkd:ws_dgrp|      ; 0 (0)       ; 18 (0)                    ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_jkd:ws_dgrp                       ;              ;
;                |dffpipe_id9:dffpipe18|        ; 0 (0)       ; 18 (18)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe18 ;              ;
;             |altsyncram_jc11:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_jc11:fifo_ram                         ;              ;
;             |cmpr_f66:rdempty_eq_comp|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|cmpr_f66:rdempty_eq_comp                         ;              ;
;             |cmpr_f66:wrfull_eq_comp|         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|cmpr_f66:wrfull_eq_comp                          ;              ;
;             |dffpipe_3dc:rdaclr|              ; 0 (0)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_3dc:rdaclr                               ;              ;
;             |dffpipe_3dc:wraclr|              ; 0 (0)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_3dc:wraclr                               ;              ;
;             |dffpipe_gd9:rs_brp|              ; 0 (0)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_brp                               ;              ;
;             |dffpipe_gd9:rs_bwp|              ; 0 (0)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_bwp                               ;              ;
;             |dffpipe_gd9:ws_brp|              ; 0 (0)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_brp                               ;              ;
;             |dffpipe_gd9:ws_bwp|              ; 0 (0)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_bwp                               ;              ;
;    |sdram_control:sdram_control|              ; 0 (0)       ; 156 (135)                 ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|sdram_control:sdram_control                                                                                            ;              ;
;       |sdram_init:sdram_init|                 ; 0 (0)       ; 21 (21)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init                                                                      ;              ;
+-----------------------------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                             ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name            ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; Wr_full         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Wr_use[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Wr_use[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Wr_use[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Wr_use[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Wr_use[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Wr_use[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Wr_use[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Wr_use[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rd_data[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rd_data[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rd_data[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rd_data[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rd_data[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rd_data[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rd_data[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rd_data[7]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rd_data[8]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rd_data[9]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rd_data[10]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rd_data[11]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rd_data[12]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rd_data[13]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rd_data[14]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rd_data[15]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rd_empty        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rd_use[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rd_use[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rd_use[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rd_use[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rd_use[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rd_use[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rd_use[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rd_use[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Sa[0]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Sa[1]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Sa[2]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Sa[3]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Sa[4]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Sa[5]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Sa[6]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Sa[7]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Sa[8]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Sa[9]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Sa[10]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Sa[11]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Sa[12]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Ba[0]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Ba[1]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Cs_n            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Cke             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Ras_n           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Cas_n           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; We_n            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Dqm[0]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Dqm[1]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Dq[0]           ; Bidir    ; 0             ; --            ; --                    ; --  ; --   ;
; Dq[1]           ; Bidir    ; 0             ; --            ; --                    ; --  ; --   ;
; Dq[2]           ; Bidir    ; 0             ; --            ; --                    ; --  ; --   ;
; Dq[3]           ; Bidir    ; 0             ; --            ; --                    ; --  ; --   ;
; Dq[4]           ; Bidir    ; 0             ; --            ; --                    ; --  ; --   ;
; Dq[5]           ; Bidir    ; 0             ; --            ; --                    ; --  ; --   ;
; Dq[6]           ; Bidir    ; 0             ; --            ; --                    ; --  ; --   ;
; Dq[7]           ; Bidir    ; 0             ; --            ; --                    ; --  ; --   ;
; Dq[8]           ; Bidir    ; 0             ; --            ; --                    ; --  ; --   ;
; Dq[9]           ; Bidir    ; 0             ; --            ; --                    ; --  ; --   ;
; Dq[10]          ; Bidir    ; 0             ; --            ; --                    ; --  ; --   ;
; Dq[11]          ; Bidir    ; 0             ; --            ; --                    ; --  ; --   ;
; Dq[12]          ; Bidir    ; 0             ; --            ; --                    ; --  ; --   ;
; Dq[13]          ; Bidir    ; 0             ; --            ; --                    ; --  ; --   ;
; Dq[14]          ; Bidir    ; 0             ; --            ; --                    ; --  ; --   ;
; Dq[15]          ; Bidir    ; 0             ; --            ; --                    ; --  ; --   ;
; Rst_n           ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_clk          ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_load         ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_en           ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_en           ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Sd_clk          ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_clk          ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Clk             ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_load         ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_data[0]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_data[1]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_data[2]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_data[3]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_data[4]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_data[5]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_data[6]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_data[7]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_data[8]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_data[9]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_data[10]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_data[11]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_data[12]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_data[13]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_data[14]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_data[15]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_addr[0]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_addr[0]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_addr[9]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_addr[9]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_addr[1]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_addr[1]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_addr[10]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_addr[10]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_addr[2]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_addr[2]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_addr[11]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_addr[11]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_addr[3]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_addr[3]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_addr[12]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_addr[12]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_addr[4]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_addr[4]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_addr[13]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_addr[13]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_addr[5]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_addr[5]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_addr[14]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_addr[14]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_addr[6]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_addr[6]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_addr[15]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_addr[15]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_addr[7]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_addr[7]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_addr[16]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_addr[16]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_addr[8]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_addr[8]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_addr[17]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_addr[17]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_addr[18]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_addr[18]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_addr[19]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_addr[19]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_addr[20]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_addr[20]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_addr[21]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_addr[21]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_addr[22]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_addr[22]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_addr[23]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_addr[23]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_max_addr[1]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_max_addr[0]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_max_addr[2]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_max_addr[3]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_max_addr[5]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_max_addr[4]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_max_addr[7]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_max_addr[6]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_max_addr[8]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_max_addr[9]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_max_addr[11] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_max_addr[10] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_max_addr[13] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_max_addr[12] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_max_addr[15] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_max_addr[14] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_max_addr[23] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_max_addr[22] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_max_addr[21] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_max_addr[20] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_max_addr[19] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_max_addr[18] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_max_addr[17] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Wr_max_addr[16] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_max_addr[1]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_max_addr[0]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_max_addr[2]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_max_addr[3]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_max_addr[5]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_max_addr[4]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_max_addr[7]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_max_addr[6]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_max_addr[8]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_max_addr[9]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_max_addr[11] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_max_addr[10] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_max_addr[13] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_max_addr[12] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_max_addr[15] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_max_addr[14] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_max_addr[23] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_max_addr[22] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_max_addr[21] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_max_addr[20] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_max_addr[19] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_max_addr[18] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_max_addr[17] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; Rd_max_addr[16] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; Dq[0]               ;                   ;         ;
; Dq[1]               ;                   ;         ;
; Dq[2]               ;                   ;         ;
; Dq[3]               ;                   ;         ;
; Dq[4]               ;                   ;         ;
; Dq[5]               ;                   ;         ;
; Dq[6]               ;                   ;         ;
; Dq[7]               ;                   ;         ;
; Dq[8]               ;                   ;         ;
; Dq[9]               ;                   ;         ;
; Dq[10]              ;                   ;         ;
; Dq[11]              ;                   ;         ;
; Dq[12]              ;                   ;         ;
; Dq[13]              ;                   ;         ;
; Dq[14]              ;                   ;         ;
; Dq[15]              ;                   ;         ;
; Rst_n               ;                   ;         ;
; Wr_clk              ;                   ;         ;
; Wr_load             ;                   ;         ;
; Wr_en               ;                   ;         ;
; Rd_en               ;                   ;         ;
; Sd_clk              ;                   ;         ;
; Rd_clk              ;                   ;         ;
; Clk                 ;                   ;         ;
; Rd_load             ;                   ;         ;
; Wr_data[0]          ;                   ;         ;
; Wr_data[1]          ;                   ;         ;
; Wr_data[2]          ;                   ;         ;
; Wr_data[3]          ;                   ;         ;
; Wr_data[4]          ;                   ;         ;
; Wr_data[5]          ;                   ;         ;
; Wr_data[6]          ;                   ;         ;
; Wr_data[7]          ;                   ;         ;
; Wr_data[8]          ;                   ;         ;
; Wr_data[9]          ;                   ;         ;
; Wr_data[10]         ;                   ;         ;
; Wr_data[11]         ;                   ;         ;
; Wr_data[12]         ;                   ;         ;
; Wr_data[13]         ;                   ;         ;
; Wr_data[14]         ;                   ;         ;
; Wr_data[15]         ;                   ;         ;
; Wr_addr[0]          ;                   ;         ;
; Rd_addr[0]          ;                   ;         ;
; Wr_addr[9]          ;                   ;         ;
; Rd_addr[9]          ;                   ;         ;
; Wr_addr[1]          ;                   ;         ;
; Rd_addr[1]          ;                   ;         ;
; Wr_addr[10]         ;                   ;         ;
; Rd_addr[10]         ;                   ;         ;
; Wr_addr[2]          ;                   ;         ;
; Rd_addr[2]          ;                   ;         ;
; Wr_addr[11]         ;                   ;         ;
; Rd_addr[11]         ;                   ;         ;
; Wr_addr[3]          ;                   ;         ;
; Rd_addr[3]          ;                   ;         ;
; Wr_addr[12]         ;                   ;         ;
; Rd_addr[12]         ;                   ;         ;
; Wr_addr[4]          ;                   ;         ;
; Rd_addr[4]          ;                   ;         ;
; Wr_addr[13]         ;                   ;         ;
; Rd_addr[13]         ;                   ;         ;
; Wr_addr[5]          ;                   ;         ;
; Rd_addr[5]          ;                   ;         ;
; Wr_addr[14]         ;                   ;         ;
; Rd_addr[14]         ;                   ;         ;
; Wr_addr[6]          ;                   ;         ;
; Rd_addr[6]          ;                   ;         ;
; Wr_addr[15]         ;                   ;         ;
; Rd_addr[15]         ;                   ;         ;
; Wr_addr[7]          ;                   ;         ;
; Rd_addr[7]          ;                   ;         ;
; Wr_addr[16]         ;                   ;         ;
; Rd_addr[16]         ;                   ;         ;
; Wr_addr[8]          ;                   ;         ;
; Rd_addr[8]          ;                   ;         ;
; Wr_addr[17]         ;                   ;         ;
; Rd_addr[17]         ;                   ;         ;
; Wr_addr[18]         ;                   ;         ;
; Rd_addr[18]         ;                   ;         ;
; Wr_addr[19]         ;                   ;         ;
; Rd_addr[19]         ;                   ;         ;
; Wr_addr[20]         ;                   ;         ;
; Rd_addr[20]         ;                   ;         ;
; Wr_addr[21]         ;                   ;         ;
; Rd_addr[21]         ;                   ;         ;
; Wr_addr[22]         ;                   ;         ;
; Rd_addr[22]         ;                   ;         ;
; Wr_addr[23]         ;                   ;         ;
; Rd_addr[23]         ;                   ;         ;
; Wr_max_addr[1]      ;                   ;         ;
; Wr_max_addr[0]      ;                   ;         ;
; Wr_max_addr[2]      ;                   ;         ;
; Wr_max_addr[3]      ;                   ;         ;
; Wr_max_addr[5]      ;                   ;         ;
; Wr_max_addr[4]      ;                   ;         ;
; Wr_max_addr[7]      ;                   ;         ;
; Wr_max_addr[6]      ;                   ;         ;
; Wr_max_addr[8]      ;                   ;         ;
; Wr_max_addr[9]      ;                   ;         ;
; Wr_max_addr[11]     ;                   ;         ;
; Wr_max_addr[10]     ;                   ;         ;
; Wr_max_addr[13]     ;                   ;         ;
; Wr_max_addr[12]     ;                   ;         ;
; Wr_max_addr[15]     ;                   ;         ;
; Wr_max_addr[14]     ;                   ;         ;
; Wr_max_addr[23]     ;                   ;         ;
; Wr_max_addr[22]     ;                   ;         ;
; Wr_max_addr[21]     ;                   ;         ;
; Wr_max_addr[20]     ;                   ;         ;
; Wr_max_addr[19]     ;                   ;         ;
; Wr_max_addr[18]     ;                   ;         ;
; Wr_max_addr[17]     ;                   ;         ;
; Wr_max_addr[16]     ;                   ;         ;
; Rd_max_addr[1]      ;                   ;         ;
; Rd_max_addr[0]      ;                   ;         ;
; Rd_max_addr[2]      ;                   ;         ;
; Rd_max_addr[3]      ;                   ;         ;
; Rd_max_addr[5]      ;                   ;         ;
; Rd_max_addr[4]      ;                   ;         ;
; Rd_max_addr[7]      ;                   ;         ;
; Rd_max_addr[6]      ;                   ;         ;
; Rd_max_addr[8]      ;                   ;         ;
; Rd_max_addr[9]      ;                   ;         ;
; Rd_max_addr[11]     ;                   ;         ;
; Rd_max_addr[10]     ;                   ;         ;
; Rd_max_addr[13]     ;                   ;         ;
; Rd_max_addr[12]     ;                   ;         ;
; Rd_max_addr[15]     ;                   ;         ;
; Rd_max_addr[14]     ;                   ;         ;
; Rd_max_addr[23]     ;                   ;         ;
; Rd_max_addr[22]     ;                   ;         ;
; Rd_max_addr[21]     ;                   ;         ;
; Rd_max_addr[20]     ;                   ;         ;
; Rd_max_addr[19]     ;                   ;         ;
; Rd_max_addr[18]     ;                   ;         ;
; Rd_max_addr[17]     ;                   ;         ;
; Rd_max_addr[16]     ;                   ;         ;
+---------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------+------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                ; Location   ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------+------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Clk                                                                                                 ; Unassigned ; 264     ; Clock                      ; yes    ; Global Clock         ; Not Available    ; --                        ;
; Clk                                                                                                 ; Unassigned ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Rd_clk                                                                                              ; Unassigned ; 74      ; Clock                      ; yes    ; Global Clock         ; Not Available    ; --                        ;
; Rd_load                                                                                             ; Unassigned ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; Rst_n                                                                                               ; Unassigned ; 78      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Rst_n                                                                                               ; Unassigned ; 236     ; Async. clear, Latch enable ; yes    ; Global Clock         ; Not Available    ; --                        ;
; Sd_clk                                                                                              ; Unassigned ; 67      ; Clock                      ; yes    ; Global Clock         ; Not Available    ; --                        ;
; Sd_clk                                                                                              ; Unassigned ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Wr_clk                                                                                              ; Unassigned ; 83      ; Clock                      ; yes    ; Global Clock         ; Not Available    ; --                        ;
; Wr_load                                                                                             ; Unassigned ; 4       ; Async. clear               ; yes    ; Global Clock         ; Not Available    ; --                        ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; Unassigned ; 74      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; Unassigned ; 66      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|valid_rdreq~0                 ; Unassigned ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|valid_wrreq~0                 ; Unassigned ; 34      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; Unassigned ; 73      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; Unassigned ; 68      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|valid_rdreq~0                 ; Unassigned ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|valid_wrreq~0                 ; Unassigned ; 32      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; rd_sdram_addr[2]~120                                                                                ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rd_sdram_addr[6]~122                                                                                ; Unassigned ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sd_baddr[0]~0                                                                                       ; Unassigned ; 24      ; Latch enable               ; yes    ; Global Clock         ; Not Available    ; --                        ;
; sdram_control:sdram_control|Ba[0]~2                                                                 ; Unassigned ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_control:sdram_control|Command[2]~10                                                           ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_control:sdram_control|Sa[0]~6                                                                 ; Unassigned ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_control:sdram_control|Sa[9]~7                                                                 ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_control:sdram_control|Wr_data_vaild                                                           ; Unassigned ; 17      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdram_control:sdram_control|main_state.IDLE                                                         ; Unassigned ; 14      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; sdram_control:sdram_control|main_state~14                                                           ; Unassigned ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_control:sdram_control|rd_cnt[9]~22                                                            ; Unassigned ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_control:sdram_control|sdram_init:sdram_init|LessThan0~4                                       ; Unassigned ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_control:sdram_control|wr_cnt[15]~22                                                           ; Unassigned ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; wr_sdram_addr[1]~120                                                                                ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wr_sdram_addr[7]~122                                                                                ; Unassigned ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------+------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                       ;
+---------------+------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name          ; Location   ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------+------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Clk           ; Unassigned ; 264     ; 0                                    ; Global Clock         ; Not Available    ; --                        ;
; Rd_clk        ; Unassigned ; 74      ; 0                                    ; Global Clock         ; Not Available    ; --                        ;
; Rst_n         ; Unassigned ; 236     ; 0                                    ; Global Clock         ; Not Available    ; --                        ;
; Sd_clk        ; Unassigned ; 67      ; 0                                    ; Global Clock         ; Not Available    ; --                        ;
; Wr_clk        ; Unassigned ; 83      ; 0                                    ; Global Clock         ; Not Available    ; --                        ;
; Wr_load       ; Unassigned ; 4       ; 0                                    ; Global Clock         ; Not Available    ; --                        ;
; sd_baddr[0]~0 ; Unassigned ; 24      ; 0                                    ; Global Clock         ; Not Available    ; --                        ;
+---------------+------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                              ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; Rst_n~input                                                                                                                       ; 77      ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                               ; 74      ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                               ; 73      ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                               ; 68      ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                               ; 66      ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|valid_wrreq~0                                               ; 50      ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|valid_wrreq~0                                               ; 48      ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|valid_rdreq~0                                               ; 33      ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|valid_rdreq~0                                               ; 32      ;
; sdram_control:sdram_control|ref_time_cnt[31]~2                                                                                    ; 29      ;
; sdram_control:sdram_control|main_state~14                                                                                         ; 26      ;
; LessThan0~0                                                                                                                       ; 26      ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|op_1~14                                                     ; 26      ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; 23      ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; 23      ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; 22      ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; 22      ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; 22      ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; 22      ;
; rd_sdram_addr[6]~122                                                                                                              ; 21      ;
; rd_sdram_addr[6]~121                                                                                                              ; 21      ;
; wr_sdram_addr[7]~122                                                                                                              ; 21      ;
; wr_sdram_addr[7]~121                                                                                                              ; 21      ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; 21      ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; 21      ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; 21      ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; 21      ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; 21      ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; 21      ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|wrptr_g[4]                                                  ; 21      ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|wrptr_g[4]                                                  ; 21      ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|wrptr_g[1]                                                  ; 21      ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|wrptr_g[3]                                                  ; 20      ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|wrptr_g[6]                                                  ; 20      ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|wrptr_g[1]                                                  ; 20      ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|wrptr_g[3]                                                  ; 20      ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|wrptr_g[6]                                                  ; 20      ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|wrptr_g[0]                                                  ; 19      ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|wrptr_g[2]                                                  ; 19      ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|wrptr_g[5]                                                  ; 19      ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|wrptr_g[0]                                                  ; 19      ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|wrptr_g[2]                                                  ; 19      ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|wrptr_g[5]                                                  ; 19      ;
; sdram_control:sdram_control|Wr_data_vaild                                                                                         ; 17      ;
; sdram_control:sdram_control|main_state.READ                                                                                       ; 17      ;
; sdram_control:sdram_control|main_state.WRITE                                                                                      ; 17      ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|ram_address_a[7]                                            ; 17      ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin|xor7                        ; 17      ;
; Clk~input                                                                                                                         ; 16      ;
; Sd_clk~input                                                                                                                      ; 16      ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0~_wirecell            ; 16      ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0~_wirecell            ; 16      ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|ram_address_b[7]                                            ; 16      ;
; sdram_control:sdram_control|sdram_init:sdram_init|LessThan0~4                                                                     ; 16      ;
; sdram_control:sdram_control|ref_cnt[15]~0                                                                                         ; 16      ;
; sdram_control:sdram_control|wr_cnt[15]~22                                                                                         ; 16      ;
; sdram_control:sdram_control|rd_cnt[9]~22                                                                                          ; 16      ;
; sdram_control:sdram_control|FF                                                                                                    ; 16      ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|ram_address_b[7]                                            ; 16      ;
; sdram_control:sdram_control|main_state.AREF                                                                                       ; 15      ;
; sdram_control:sdram_control|main_state.IDLE                                                                                       ; 14      ;
; sdram_control:sdram_control|wr_cnt[2]                                                                                             ; 10      ;
; Rd_load~input                                                                                                                     ; 9       ;
; sdram_control:sdram_control|Selector50~3                                                                                          ; 9       ;
; sdram_control:sdram_control|Sa[0]~6                                                                                               ; 9       ;
; sdram_control:sdram_control|Sa[0]~4                                                                                               ; 9       ;
; sdram_control:sdram_control|Equal5~4                                                                                              ; 8       ;
; sdram_control:sdram_control|sdram_init:sdram_init|init_cnt[4]                                                                     ; 8       ;
; sdram_control:sdram_control|rd_cnt[0]                                                                                             ; 8       ;
; sdram_control:sdram_control|rd_cnt[3]                                                                                             ; 8       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; 7       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; 7       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; 7       ;
; sdram_control:sdram_control|Command[2]~6                                                                                          ; 7       ;
; sdram_control:sdram_control|Equal12~1                                                                                             ; 7       ;
; sdram_control:sdram_control|Equal9~3                                                                                              ; 7       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; 7       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; 7       ;
; sdram_control:sdram_control|sdram_init:sdram_init|init_cnt[2]                                                                     ; 7       ;
; sdram_control:sdram_control|wr_cnt[4]                                                                                             ; 7       ;
; sdram_control:sdram_control|wr_cnt[1]                                                                                             ; 7       ;
; sdram_control:sdram_control|rd_cnt[2]                                                                                             ; 7       ;
; sdram_control:sdram_control|Selector51~5                                                                                          ; 6       ;
; sdram_control:sdram_control|wr_opt_done                                                                                           ; 6       ;
; sd_wr                                                                                                                             ; 6       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; 6       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; 6       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; 6       ;
; sdram_control:sdram_control|ref_cnt[0]                                                                                            ; 6       ;
; sdram_control:sdram_control|always9~0                                                                                             ; 6       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; 6       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; 6       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; 6       ;
; sdram_control:sdram_control|wr_cnt[3]                                                                                             ; 6       ;
; sdram_control:sdram_control|Equal0~11                                                                                             ; 5       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; 5       ;
; sdram_control:sdram_control|sdram_init:sdram_init|Equal1~1                                                                        ; 5       ;
; sdram_control:sdram_control|rd_opt_done                                                                                           ; 5       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; 5       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; 5       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|rdptr_g[4]                                                  ; 5       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|rdptr_g[7]                                                  ; 5       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|rdptr_g[8]                                                  ; 5       ;
; sdram_control:sdram_control|ref_cnt[2]                                                                                            ; 5       ;
; sdram_control:sdram_control|sdram_init:sdram_init|Saddr[0]                                                                        ; 5       ;
; sdram_control:sdram_control|Equal6~1                                                                                              ; 5       ;
; sdram_control:sdram_control|Equal10~1                                                                                             ; 5       ;
; sdram_control:sdram_control|Equal10~0                                                                                             ; 5       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|wrptr_g[7]                                                  ; 5       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|wrptr_g[8]                                                  ; 5       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; 5       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; 5       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; 5       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|rdptr_g[4]                                                  ; 5       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|rdptr_g[7]                                                  ; 5       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|rdptr_g[8]                                                  ; 5       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|rdptr_g[1]                                                  ; 5       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|wrptr_g[7]                                                  ; 5       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|wrptr_g[8]                                                  ; 5       ;
; sdram_control:sdram_control|sdram_init:sdram_init|init_cnt[3]                                                                     ; 5       ;
; sdram_control:sdram_control|wr_cnt[0]                                                                                             ; 5       ;
; sdram_control:sdram_control|wr_break_ref                                                                                          ; 4       ;
; sdram_control:sdram_control|ref_break_wr                                                                                          ; 4       ;
; sdram_control:sdram_control|ref_break_rd                                                                                          ; 4       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin|xor5                        ; 4       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin|xor5                        ; 4       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin|xor5                        ; 4       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin|xor5                        ; 4       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|_~0                             ; 4       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; 4       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; 4       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; 4       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe17a[4] ; 4       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe17a[7] ; 4       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe17a[8] ; 4       ;
; sdram_control:sdram_control|sdram_init:sdram_init|Selector0~0                                                                     ; 4       ;
; sdram_control:sdram_control|Selector52~4                                                                                          ; 4       ;
; sdram_control:sdram_control|Selector50~0                                                                                          ; 4       ;
; sdram_control:sdram_control|Equal0~9                                                                                              ; 4       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|_~3                             ; 4       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; 4       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|rdptr_g[3]                                                  ; 4       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|rdptr_g[6]                                                  ; 4       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|_~1                             ; 4       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|rdptr_g[1]                                                  ; 4       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; 4       ;
; sdram_control:sdram_control|Command[2]~8                                                                                          ; 4       ;
; sdram_control:sdram_control|Equal4~0                                                                                              ; 4       ;
; sdram_control:sdram_control|ref_cnt[3]                                                                                            ; 4       ;
; sdram_control:sdram_control|ref_cnt[4]                                                                                            ; 4       ;
; sdram_control:sdram_control|WideOr0                                                                                               ; 4       ;
; sdram_control:sdram_control|Equal8~0                                                                                              ; 4       ;
; sdram_control:sdram_control|WideOr1                                                                                               ; 4       ;
; sdram_control:sdram_control|Equal6~2                                                                                              ; 4       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin|xor5                        ; 4       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin|xor5                        ; 4       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; 4       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; 4       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[4] ; 4       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[7] ; 4       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[8] ; 4       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin|xor5                        ; 4       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin|xor5                        ; 4       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|rdptr_g[3]                                                  ; 4       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe17a[4] ; 4       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe17a[7] ; 4       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|rdptr_g[6]                                                  ; 4       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe17a[8] ; 4       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe17a[1] ; 4       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[4] ; 4       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[7] ; 4       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[8] ; 4       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[1] ; 4       ;
; sdram_control:sdram_control|sdram_init:sdram_init|init_cnt[1]                                                                     ; 4       ;
; sdram_control:sdram_control|sdram_init:sdram_init|init_cnt[0]                                                                     ; 4       ;
; Rd_addr[23]~input                                                                                                                 ; 3       ;
; Wr_addr[23]~input                                                                                                                 ; 3       ;
; Rd_addr[22]~input                                                                                                                 ; 3       ;
; Wr_addr[22]~input                                                                                                                 ; 3       ;
; Rd_addr[21]~input                                                                                                                 ; 3       ;
; Wr_addr[21]~input                                                                                                                 ; 3       ;
; Rd_addr[20]~input                                                                                                                 ; 3       ;
; Wr_addr[20]~input                                                                                                                 ; 3       ;
; Rd_addr[19]~input                                                                                                                 ; 3       ;
; Wr_addr[19]~input                                                                                                                 ; 3       ;
; Rd_addr[18]~input                                                                                                                 ; 3       ;
; Wr_addr[18]~input                                                                                                                 ; 3       ;
; Rd_addr[17]~input                                                                                                                 ; 3       ;
; Wr_addr[17]~input                                                                                                                 ; 3       ;
; Rd_addr[8]~input                                                                                                                  ; 3       ;
; Wr_addr[8]~input                                                                                                                  ; 3       ;
; Rd_addr[16]~input                                                                                                                 ; 3       ;
; Wr_addr[16]~input                                                                                                                 ; 3       ;
; Rd_addr[7]~input                                                                                                                  ; 3       ;
; Wr_addr[7]~input                                                                                                                  ; 3       ;
; Rd_addr[15]~input                                                                                                                 ; 3       ;
; Wr_addr[15]~input                                                                                                                 ; 3       ;
; Rd_addr[6]~input                                                                                                                  ; 3       ;
; Wr_addr[6]~input                                                                                                                  ; 3       ;
; Rd_addr[14]~input                                                                                                                 ; 3       ;
; Wr_addr[14]~input                                                                                                                 ; 3       ;
; Rd_addr[5]~input                                                                                                                  ; 3       ;
; Wr_addr[5]~input                                                                                                                  ; 3       ;
; Rd_addr[13]~input                                                                                                                 ; 3       ;
; Wr_addr[13]~input                                                                                                                 ; 3       ;
; Rd_addr[4]~input                                                                                                                  ; 3       ;
; Wr_addr[4]~input                                                                                                                  ; 3       ;
; Rd_addr[12]~input                                                                                                                 ; 3       ;
; Wr_addr[12]~input                                                                                                                 ; 3       ;
; Rd_addr[3]~input                                                                                                                  ; 3       ;
; Wr_addr[3]~input                                                                                                                  ; 3       ;
; Rd_addr[11]~input                                                                                                                 ; 3       ;
; Wr_addr[11]~input                                                                                                                 ; 3       ;
; Rd_addr[2]~input                                                                                                                  ; 3       ;
; Wr_addr[2]~input                                                                                                                  ; 3       ;
; Rd_addr[10]~input                                                                                                                 ; 3       ;
; Wr_addr[10]~input                                                                                                                 ; 3       ;
; Rd_addr[1]~input                                                                                                                  ; 3       ;
; Wr_addr[1]~input                                                                                                                  ; 3       ;
; Rd_addr[9]~input                                                                                                                  ; 3       ;
; Wr_addr[9]~input                                                                                                                  ; 3       ;
; Rd_addr[0]~input                                                                                                                  ; 3       ;
; Wr_addr[0]~input                                                                                                                  ; 3       ;
; Wr_load~input                                                                                                                     ; 3       ;
; rd_sdram_addr[23]~93                                                                                                              ; 3       ;
; wr_sdram_addr[23]~93                                                                                                              ; 3       ;
; rd_sdram_addr[22]~89                                                                                                              ; 3       ;
; wr_sdram_addr[22]~89                                                                                                              ; 3       ;
; rd_sdram_addr[21]~85                                                                                                              ; 3       ;
; wr_sdram_addr[21]~85                                                                                                              ; 3       ;
; rd_sdram_addr[20]~81                                                                                                              ; 3       ;
; wr_sdram_addr[20]~81                                                                                                              ; 3       ;
; rd_sdram_addr[19]~77                                                                                                              ; 3       ;
; wr_sdram_addr[19]~77                                                                                                              ; 3       ;
; rd_sdram_addr[18]~73                                                                                                              ; 3       ;
; wr_sdram_addr[18]~73                                                                                                              ; 3       ;
; rd_sdram_addr[17]~65                                                                                                              ; 3       ;
; wr_sdram_addr[17]~65                                                                                                              ; 3       ;
; rd_sdram_addr[8]~69                                                                                                               ; 3       ;
; wr_sdram_addr[8]~69                                                                                                               ; 3       ;
; rd_sdram_addr[16]~57                                                                                                              ; 3       ;
; wr_sdram_addr[16]~57                                                                                                              ; 3       ;
; rd_sdram_addr[7]~61                                                                                                               ; 3       ;
; wr_sdram_addr[7]~61                                                                                                               ; 3       ;
; rd_sdram_addr[15]~49                                                                                                              ; 3       ;
; wr_sdram_addr[15]~49                                                                                                              ; 3       ;
; rd_sdram_addr[6]~53                                                                                                               ; 3       ;
; wr_sdram_addr[6]~53                                                                                                               ; 3       ;
; rd_sdram_addr[14]~41                                                                                                              ; 3       ;
; wr_sdram_addr[14]~41                                                                                                              ; 3       ;
; rd_sdram_addr[5]~45                                                                                                               ; 3       ;
; wr_sdram_addr[5]~45                                                                                                               ; 3       ;
; rd_sdram_addr[13]~33                                                                                                              ; 3       ;
; wr_sdram_addr[13]~33                                                                                                              ; 3       ;
; rd_sdram_addr[4]~37                                                                                                               ; 3       ;
; wr_sdram_addr[4]~37                                                                                                               ; 3       ;
; rd_sdram_addr[12]~25                                                                                                              ; 3       ;
; wr_sdram_addr[12]~25                                                                                                              ; 3       ;
; rd_sdram_addr[3]~29                                                                                                               ; 3       ;
; wr_sdram_addr[3]~29                                                                                                               ; 3       ;
; rd_sdram_addr[11]~17                                                                                                              ; 3       ;
; wr_sdram_addr[11]~17                                                                                                              ; 3       ;
; rd_sdram_addr[2]~21                                                                                                               ; 3       ;
; wr_sdram_addr[2]~21                                                                                                               ; 3       ;
; rd_sdram_addr[10]~9                                                                                                               ; 3       ;
; wr_sdram_addr[10]~9                                                                                                               ; 3       ;
; rd_sdram_addr[1]~13                                                                                                               ; 3       ;
; wr_sdram_addr[1]~13                                                                                                               ; 3       ;
; rd_sdram_addr[9]~1                                                                                                                ; 3       ;
; wr_sdram_addr[9]~1                                                                                                                ; 3       ;
; rd_sdram_addr[0]~5                                                                                                                ; 3       ;
; wr_sdram_addr[0]~5                                                                                                                ; 3       ;
; sdram_control:sdram_control|rd_break_ref                                                                                          ; 3       ;
; sdram_control:sdram_control|Sa[9]~7                                                                                               ; 3       ;
; rd_sdram_addr[2]~120                                                                                                              ; 3       ;
; wr_sdram_addr[1]~120                                                                                                              ; 3       ;
; rd_sdram_addr[23]~94                                                                                                              ; 3       ;
; wr_sdram_addr[23]~94                                                                                                              ; 3       ;
; rd_sdram_addr[22]~90                                                                                                              ; 3       ;
; wr_sdram_addr[22]~90                                                                                                              ; 3       ;
; rd_sdram_addr[21]~86                                                                                                              ; 3       ;
; wr_sdram_addr[21]~86                                                                                                              ; 3       ;
; rd_sdram_addr[20]~82                                                                                                              ; 3       ;
; wr_sdram_addr[20]~82                                                                                                              ; 3       ;
; rd_sdram_addr[19]~78                                                                                                              ; 3       ;
; wr_sdram_addr[19]~78                                                                                                              ; 3       ;
; rd_sdram_addr[18]~74                                                                                                              ; 3       ;
; wr_sdram_addr[18]~74                                                                                                              ; 3       ;
; rd_sdram_addr[17]~66                                                                                                              ; 3       ;
; wr_sdram_addr[17]~66                                                                                                              ; 3       ;
; rd_sdram_addr[8]~70                                                                                                               ; 3       ;
; wr_sdram_addr[8]~70                                                                                                               ; 3       ;
; rd_sdram_addr[16]~58                                                                                                              ; 3       ;
; wr_sdram_addr[16]~58                                                                                                              ; 3       ;
; rd_sdram_addr[7]~62                                                                                                               ; 3       ;
; wr_sdram_addr[7]~62                                                                                                               ; 3       ;
; rd_sdram_addr[15]~50                                                                                                              ; 3       ;
; wr_sdram_addr[15]~50                                                                                                              ; 3       ;
; rd_sdram_addr[6]~54                                                                                                               ; 3       ;
; wr_sdram_addr[6]~54                                                                                                               ; 3       ;
; rd_sdram_addr[14]~42                                                                                                              ; 3       ;
; wr_sdram_addr[14]~42                                                                                                              ; 3       ;
; rd_sdram_addr[5]~46                                                                                                               ; 3       ;
; wr_sdram_addr[5]~46                                                                                                               ; 3       ;
; rd_sdram_addr[13]~34                                                                                                              ; 3       ;
; wr_sdram_addr[13]~34                                                                                                              ; 3       ;
; rd_sdram_addr[4]~38                                                                                                               ; 3       ;
; wr_sdram_addr[4]~38                                                                                                               ; 3       ;
; rd_sdram_addr[12]~26                                                                                                              ; 3       ;
; wr_sdram_addr[12]~26                                                                                                              ; 3       ;
; rd_sdram_addr[3]~30                                                                                                               ; 3       ;
; wr_sdram_addr[3]~30                                                                                                               ; 3       ;
; rd_sdram_addr[11]~18                                                                                                              ; 3       ;
; wr_sdram_addr[11]~18                                                                                                              ; 3       ;
; rd_sdram_addr[10]~10                                                                                                              ; 3       ;
; wr_sdram_addr[10]~10                                                                                                              ; 3       ;
; rd_sdram_addr[9]~2                                                                                                                ; 3       ;
; wr_sdram_addr[9]~2                                                                                                                ; 3       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin|xor2                        ; 3       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin|xor2                        ; 3       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin|xor2                        ; 3       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin|xor2                        ; 3       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|_~1                             ; 3       ;
; sdram_control:sdram_control|ref_time_cnt[6]~1                                                                                     ; 3       ;
; sdram_control:sdram_control|ref_opt                                                                                               ; 3       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|_~2                             ; 3       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|_~1                             ; 3       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe17a[3] ; 3       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe17a[6] ; 3       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe17a[1] ; 3       ;
; sdram_control:sdram_control|sdram_init:sdram_init|Equal0~4                                                                        ; 3       ;
; sdram_control:sdram_control|sdram_init:sdram_init|Equal0~3                                                                        ; 3       ;
; sdram_control:sdram_control|sdram_init:sdram_init|Equal4~0                                                                        ; 3       ;
; sdram_control:sdram_control|sdram_init:sdram_init|Equal2~0                                                                        ; 3       ;
; sdram_control:sdram_control|sdram_init:sdram_init|Equal0~2                                                                        ; 3       ;
; sdram_control:sdram_control|Equal0~10                                                                                             ; 3       ;
; sdram_control:sdram_control|Selector50~1                                                                                          ; 3       ;
; sd_rd                                                                                                                             ; 3       ;
; sdram_control:sdram_control|Selector51~4                                                                                          ; 3       ;
; sdram_control:sdram_control|ref_time_cnt[3]                                                                                       ; 3       ;
; sdram_control:sdram_control|ref_time_cnt[4]                                                                                       ; 3       ;
; sdram_control:sdram_control|ref_time_cnt[9]                                                                                       ; 3       ;
; sdram_control:sdram_control|ref_time_cnt[10]                                                                                      ; 3       ;
; sdram_control:sdram_control|ref_time_cnt[0]                                                                                       ; 3       ;
; sdram_control:sdram_control|Equal0~4                                                                                              ; 3       ;
; sdram_control:sdram_control|ref_opt_done                                                                                          ; 3       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|_~5                             ; 3       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; 3       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; 3       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|rdptr_g[0]                                                  ; 3       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|rdptr_g[2]                                                  ; 3       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|rdptr_g[5]                                                  ; 3       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|_~2                             ; 3       ;
; sdram_control:sdram_control|Command[2]~10                                                                                         ; 3       ;
; sdram_control:sdram_control|Equal1~5                                                                                              ; 3       ;
; sdram_control:sdram_control|Equal1~4                                                                                              ; 3       ;
; sdram_control:sdram_control|ref_cnt[1]                                                                                            ; 3       ;
; sdram_control:sdram_control|Equal7~1                                                                                              ; 3       ;
; sdram_control:sdram_control|Equal7~0                                                                                              ; 3       ;
; sdram_control:sdram_control|Equal11~0                                                                                             ; 3       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin|xor2                        ; 3       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin|xor2                        ; 3       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[3] ; 3       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[6] ; 3       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[1] ; 3       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin|xor2                        ; 3       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin|xor2                        ; 3       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; 3       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; 3       ;
; sdram_control:sdram_control|Sa[12]                                                                                                ; 3       ;
; sdram_control:sdram_control|Sa[11]                                                                                                ; 3       ;
; sdram_control:sdram_control|Sa[9]                                                                                                 ; 3       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|cmpr_f66:rdempty_eq_comp|aneb_result_wire[0]~6              ; 3       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|rdptr_g[0]                                                  ; 3       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe17a[3] ; 3       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|rdptr_g[2]                                                  ; 3       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|rdptr_g[5]                                                  ; 3       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe17a[6] ; 3       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|cmpr_f66:wrfull_eq_comp|aneb_result_wire[0]~4               ; 3       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[3] ; 3       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[6] ; 3       ;
; sdram_control:sdram_control|sdram_init:sdram_init|init_cnt[13]                                                                    ; 3       ;
; sdram_control:sdram_control|sdram_init:sdram_init|init_cnt[12]                                                                    ; 3       ;
; sdram_control:sdram_control|sdram_init:sdram_init|init_cnt[15]                                                                    ; 3       ;
; sdram_control:sdram_control|sdram_init:sdram_init|init_cnt[8]                                                                     ; 3       ;
; sdram_control:sdram_control|sdram_init:sdram_init|init_cnt[7]                                                                     ; 3       ;
; sdram_control:sdram_control|sdram_init:sdram_init|init_cnt[6]                                                                     ; 3       ;
; sdram_control:sdram_control|sdram_init:sdram_init|init_cnt[14]                                                                    ; 3       ;
; sdram_control:sdram_control|sdram_init:sdram_init|init_cnt[5]                                                                     ; 3       ;
; sdram_control:sdram_control|rd_cnt[1]                                                                                             ; 3       ;
; Rd_max_addr[3]~input                                                                                                              ; 2       ;
; Wr_max_addr[3]~input                                                                                                              ; 2       ;
; Rd_en~input                                                                                                                       ; 2       ;
; Wr_en~input                                                                                                                       ; 2       ;
; sd_baddr[1]                                                                                                                       ; 2       ;
; sd_baddr[0]                                                                                                                       ; 2       ;
; sd_raddr[12]                                                                                                                      ; 2       ;
; sd_raddr[11]                                                                                                                      ; 2       ;
; sd_raddr[10]                                                                                                                      ; 2       ;
; sd_raddr[9]                                                                                                                       ; 2       ;
; sd_raddr[8]                                                                                                                       ; 2       ;
; sd_caddr[8]                                                                                                                       ; 2       ;
; sd_raddr[7]                                                                                                                       ; 2       ;
; sd_caddr[7]                                                                                                                       ; 2       ;
; sd_raddr[6]                                                                                                                       ; 2       ;
; sd_caddr[6]                                                                                                                       ; 2       ;
; sd_raddr[5]                                                                                                                       ; 2       ;
; sd_caddr[5]                                                                                                                       ; 2       ;
; sd_raddr[4]                                                                                                                       ; 2       ;
; sd_caddr[4]                                                                                                                       ; 2       ;
; sd_raddr[3]                                                                                                                       ; 2       ;
; sd_caddr[3]                                                                                                                       ; 2       ;
; sd_raddr[2]                                                                                                                       ; 2       ;
; sd_caddr[2]                                                                                                                       ; 2       ;
; sd_raddr[1]                                                                                                                       ; 2       ;
; sd_caddr[1]                                                                                                                       ; 2       ;
; sd_raddr[0]                                                                                                                       ; 2       ;
; sd_caddr[0]                                                                                                                       ; 2       ;
; Equal1~15                                                                                                                         ; 2       ;
; Equal0~15                                                                                                                         ; 2       ;
; rd_sdram_addr[2]~22                                                                                                               ; 2       ;
; wr_sdram_addr[2]~22                                                                                                               ; 2       ;
; rd_sdram_addr[1]~14                                                                                                               ; 2       ;
; wr_sdram_addr[1]~14                                                                                                               ; 2       ;
; rd_sdram_addr[0]~6                                                                                                                ; 2       ;
; wr_sdram_addr[0]~6                                                                                                                ; 2       ;
; sdram_control:sdram_control|ref_time_cnt[6]~0                                                                                     ; 2       ;
; sdram_control:sdram_control|wr_opt                                                                                                ; 2       ;
; sdram_control:sdram_control|rd_opt                                                                                                ; 2       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe17a[0] ; 2       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe17a[2] ; 2       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe17a[5] ; 2       ;
; sdram_control:sdram_control|sdram_init:sdram_init|Equal1~0                                                                        ; 2       ;
; sdram_control:sdram_control|sdram_init:sdram_init|LessThan0~0                                                                     ; 2       ;
; sdram_control:sdram_control|Selector52~3                                                                                          ; 2       ;
; sdram_control:sdram_control|Selector52~2                                                                                          ; 2       ;
; sdram_control:sdram_control|Equal0~8                                                                                              ; 2       ;
; sdram_control:sdram_control|Equal0~7                                                                                              ; 2       ;
; sdram_control:sdram_control|ref_time_cnt[1]                                                                                       ; 2       ;
; sdram_control:sdram_control|ref_time_cnt[2]                                                                                       ; 2       ;
; sdram_control:sdram_control|ref_time_cnt[5]                                                                                       ; 2       ;
; sdram_control:sdram_control|Equal0~6                                                                                              ; 2       ;
; sdram_control:sdram_control|ref_time_cnt[6]                                                                                       ; 2       ;
; sdram_control:sdram_control|ref_time_cnt[7]                                                                                       ; 2       ;
; sdram_control:sdram_control|ref_time_cnt[8]                                                                                       ; 2       ;
; sdram_control:sdram_control|ref_time_cnt[11]                                                                                      ; 2       ;
; sdram_control:sdram_control|Equal0~5                                                                                              ; 2       ;
; sdram_control:sdram_control|ref_time_cnt[12]                                                                                      ; 2       ;
; sdram_control:sdram_control|ref_time_cnt[13]                                                                                      ; 2       ;
; sdram_control:sdram_control|ref_time_cnt[14]                                                                                      ; 2       ;
; sdram_control:sdram_control|ref_time_cnt[15]                                                                                      ; 2       ;
; sdram_control:sdram_control|ref_time_cnt[16]                                                                                      ; 2       ;
; sdram_control:sdram_control|ref_time_cnt[17]                                                                                      ; 2       ;
; sdram_control:sdram_control|ref_time_cnt[18]                                                                                      ; 2       ;
; sdram_control:sdram_control|ref_time_cnt[19]                                                                                      ; 2       ;
; sdram_control:sdram_control|ref_time_cnt[20]                                                                                      ; 2       ;
; sdram_control:sdram_control|ref_time_cnt[21]                                                                                      ; 2       ;
; sdram_control:sdram_control|ref_time_cnt[22]                                                                                      ; 2       ;
; sdram_control:sdram_control|ref_time_cnt[23]                                                                                      ; 2       ;
; sdram_control:sdram_control|ref_time_cnt[24]                                                                                      ; 2       ;
; sdram_control:sdram_control|ref_time_cnt[25]                                                                                      ; 2       ;
; sdram_control:sdram_control|ref_time_cnt[26]                                                                                      ; 2       ;
; sdram_control:sdram_control|ref_time_cnt[27]                                                                                      ; 2       ;
; sdram_control:sdram_control|ref_time_cnt[28]                                                                                      ; 2       ;
; sdram_control:sdram_control|ref_time_cnt[29]                                                                                      ; 2       ;
; sdram_control:sdram_control|ref_time_cnt[30]                                                                                      ; 2       ;
; sdram_control:sdram_control|ref_time_cnt[31]                                                                                      ; 2       ;
; sdram_control:sdram_control|WideNor0~0                                                                                            ; 2       ;
; sdram_control:sdram_control|Equal3~1                                                                                              ; 2       ;
; sdram_control:sdram_control|Ba[0]~2                                                                                               ; 2       ;
; sdram_control:sdram_control|raddr_r[12]                                                                                           ; 2       ;
; sdram_control:sdram_control|raddr_r[11]                                                                                           ; 2       ;
; sdram_control:sdram_control|sdram_init:sdram_init|Saddr[10]                                                                       ; 2       ;
; sdram_control:sdram_control|Equal1~2                                                                                              ; 2       ;
; sdram_control:sdram_control|ref_cnt[5]                                                                                            ; 2       ;
; sdram_control:sdram_control|ref_cnt[6]                                                                                            ; 2       ;
; sdram_control:sdram_control|ref_cnt[7]                                                                                            ; 2       ;
; sdram_control:sdram_control|Equal1~1                                                                                              ; 2       ;
; sdram_control:sdram_control|ref_cnt[8]                                                                                            ; 2       ;
; sdram_control:sdram_control|ref_cnt[9]                                                                                            ; 2       ;
; sdram_control:sdram_control|ref_cnt[10]                                                                                           ; 2       ;
; sdram_control:sdram_control|ref_cnt[11]                                                                                           ; 2       ;
; sdram_control:sdram_control|Equal1~0                                                                                              ; 2       ;
; sdram_control:sdram_control|ref_cnt[12]                                                                                           ; 2       ;
; sdram_control:sdram_control|ref_cnt[13]                                                                                           ; 2       ;
; sdram_control:sdram_control|ref_cnt[14]                                                                                           ; 2       ;
; sdram_control:sdram_control|ref_cnt[15]                                                                                           ; 2       ;
; sdram_control:sdram_control|raddr_r[10]                                                                                           ; 2       ;
; sdram_control:sdram_control|raddr_r[9]                                                                                            ; 2       ;
; sdram_control:sdram_control|Ba[0]~0                                                                                               ; 2       ;
; sdram_control:sdram_control|Equal12~0                                                                                             ; 2       ;
; sdram_control:sdram_control|Equal9~4                                                                                              ; 2       ;
; sdram_control:sdram_control|Equal5~2                                                                                              ; 2       ;
; sdram_control:sdram_control|Equal5~1                                                                                              ; 2       ;
; sdram_control:sdram_control|Equal5~0                                                                                              ; 2       ;
; sdram_control:sdram_control|Equal9~2                                                                                              ; 2       ;
; sdram_control:sdram_control|Equal9~1                                                                                              ; 2       ;
; sdram_control:sdram_control|Equal9~0                                                                                              ; 2       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[0] ; 2       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[2] ; 2       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[5] ; 2       ;
; sdram_control:sdram_control|Sa[10]                                                                                                ; 2       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe17a[0] ; 2       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe17a[2] ; 2       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe17a[5] ; 2       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|cmpr_f66:rdempty_eq_comp|data_wire[2]~0                     ; 2       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[0] ; 2       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[2] ; 2       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[5] ; 2       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|cmpr_f66:wrfull_eq_comp|data_wire[2]~0                      ; 2       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|op_2~14                                                     ; 2       ;
; sdram_control:sdram_control|sdram_init:sdram_init|init_cnt[11]                                                                    ; 2       ;
; sdram_control:sdram_control|sdram_init:sdram_init|init_cnt[10]                                                                    ; 2       ;
; sdram_control:sdram_control|sdram_init:sdram_init|init_cnt[9]                                                                     ; 2       ;
; sdram_control:sdram_control|wr_cnt[15]                                                                                            ; 2       ;
; sdram_control:sdram_control|wr_cnt[14]                                                                                            ; 2       ;
; sdram_control:sdram_control|wr_cnt[13]                                                                                            ; 2       ;
; sdram_control:sdram_control|wr_cnt[12]                                                                                            ; 2       ;
; sdram_control:sdram_control|wr_cnt[11]                                                                                            ; 2       ;
; sdram_control:sdram_control|wr_cnt[10]                                                                                            ; 2       ;
; sdram_control:sdram_control|wr_cnt[9]                                                                                             ; 2       ;
; sdram_control:sdram_control|wr_cnt[8]                                                                                             ; 2       ;
; sdram_control:sdram_control|wr_cnt[7]                                                                                             ; 2       ;
; sdram_control:sdram_control|wr_cnt[6]                                                                                             ; 2       ;
; sdram_control:sdram_control|wr_cnt[5]                                                                                             ; 2       ;
; sdram_control:sdram_control|rd_cnt[15]                                                                                            ; 2       ;
; sdram_control:sdram_control|rd_cnt[14]                                                                                            ; 2       ;
; sdram_control:sdram_control|rd_cnt[13]                                                                                            ; 2       ;
; sdram_control:sdram_control|rd_cnt[12]                                                                                            ; 2       ;
; sdram_control:sdram_control|rd_cnt[11]                                                                                            ; 2       ;
; sdram_control:sdram_control|rd_cnt[10]                                                                                            ; 2       ;
; sdram_control:sdram_control|rd_cnt[9]                                                                                             ; 2       ;
; sdram_control:sdram_control|rd_cnt[8]                                                                                             ; 2       ;
; sdram_control:sdram_control|rd_cnt[7]                                                                                             ; 2       ;
; sdram_control:sdram_control|rd_cnt[6]                                                                                             ; 2       ;
; sdram_control:sdram_control|rd_cnt[5]                                                                                             ; 2       ;
; sdram_control:sdram_control|rd_cnt[4]                                                                                             ; 2       ;
; Rd_max_addr[16]~input                                                                                                             ; 1       ;
; Rd_max_addr[17]~input                                                                                                             ; 1       ;
; Rd_max_addr[18]~input                                                                                                             ; 1       ;
; Rd_max_addr[19]~input                                                                                                             ; 1       ;
; Rd_max_addr[20]~input                                                                                                             ; 1       ;
; Rd_max_addr[21]~input                                                                                                             ; 1       ;
; Rd_max_addr[22]~input                                                                                                             ; 1       ;
; Rd_max_addr[23]~input                                                                                                             ; 1       ;
; Rd_max_addr[14]~input                                                                                                             ; 1       ;
; Rd_max_addr[15]~input                                                                                                             ; 1       ;
; Rd_max_addr[12]~input                                                                                                             ; 1       ;
; Rd_max_addr[13]~input                                                                                                             ; 1       ;
; Rd_max_addr[10]~input                                                                                                             ; 1       ;
; Rd_max_addr[11]~input                                                                                                             ; 1       ;
; Rd_max_addr[9]~input                                                                                                              ; 1       ;
; Rd_max_addr[8]~input                                                                                                              ; 1       ;
; Rd_max_addr[6]~input                                                                                                              ; 1       ;
; Rd_max_addr[7]~input                                                                                                              ; 1       ;
; Rd_max_addr[4]~input                                                                                                              ; 1       ;
; Rd_max_addr[5]~input                                                                                                              ; 1       ;
; Rd_max_addr[2]~input                                                                                                              ; 1       ;
; Rd_max_addr[0]~input                                                                                                              ; 1       ;
; Rd_max_addr[1]~input                                                                                                              ; 1       ;
; Wr_max_addr[16]~input                                                                                                             ; 1       ;
; Wr_max_addr[17]~input                                                                                                             ; 1       ;
; Wr_max_addr[18]~input                                                                                                             ; 1       ;
; Wr_max_addr[19]~input                                                                                                             ; 1       ;
; Wr_max_addr[20]~input                                                                                                             ; 1       ;
; Wr_max_addr[21]~input                                                                                                             ; 1       ;
; Wr_max_addr[22]~input                                                                                                             ; 1       ;
; Wr_max_addr[23]~input                                                                                                             ; 1       ;
; Wr_max_addr[14]~input                                                                                                             ; 1       ;
; Wr_max_addr[15]~input                                                                                                             ; 1       ;
; Wr_max_addr[12]~input                                                                                                             ; 1       ;
; Wr_max_addr[13]~input                                                                                                             ; 1       ;
; Wr_max_addr[10]~input                                                                                                             ; 1       ;
; Wr_max_addr[11]~input                                                                                                             ; 1       ;
; Wr_max_addr[9]~input                                                                                                              ; 1       ;
; Wr_max_addr[8]~input                                                                                                              ; 1       ;
; Wr_max_addr[6]~input                                                                                                              ; 1       ;
; Wr_max_addr[7]~input                                                                                                              ; 1       ;
; Wr_max_addr[4]~input                                                                                                              ; 1       ;
; Wr_max_addr[5]~input                                                                                                              ; 1       ;
; Wr_max_addr[2]~input                                                                                                              ; 1       ;
; Wr_max_addr[0]~input                                                                                                              ; 1       ;
; Wr_max_addr[1]~input                                                                                                              ; 1       ;
; Wr_data[15]~input                                                                                                                 ; 1       ;
; Wr_data[14]~input                                                                                                                 ; 1       ;
; Wr_data[13]~input                                                                                                                 ; 1       ;
; Wr_data[12]~input                                                                                                                 ; 1       ;
; Wr_data[11]~input                                                                                                                 ; 1       ;
; Wr_data[10]~input                                                                                                                 ; 1       ;
; Wr_data[9]~input                                                                                                                  ; 1       ;
; Wr_data[8]~input                                                                                                                  ; 1       ;
; Wr_data[7]~input                                                                                                                  ; 1       ;
; Wr_data[6]~input                                                                                                                  ; 1       ;
; Wr_data[5]~input                                                                                                                  ; 1       ;
; Wr_data[4]~input                                                                                                                  ; 1       ;
; Wr_data[3]~input                                                                                                                  ; 1       ;
; Wr_data[2]~input                                                                                                                  ; 1       ;
; Wr_data[1]~input                                                                                                                  ; 1       ;
; Wr_data[0]~input                                                                                                                  ; 1       ;
; Dq[15]~input                                                                                                                      ; 1       ;
; Dq[14]~input                                                                                                                      ; 1       ;
; Dq[13]~input                                                                                                                      ; 1       ;
; Dq[12]~input                                                                                                                      ; 1       ;
; Dq[11]~input                                                                                                                      ; 1       ;
; Dq[10]~input                                                                                                                      ; 1       ;
; Dq[9]~input                                                                                                                       ; 1       ;
; Dq[8]~input                                                                                                                       ; 1       ;
; Dq[7]~input                                                                                                                       ; 1       ;
; Dq[6]~input                                                                                                                       ; 1       ;
; Dq[5]~input                                                                                                                       ; 1       ;
; Dq[4]~input                                                                                                                       ; 1       ;
; Dq[3]~input                                                                                                                       ; 1       ;
; Dq[2]~input                                                                                                                       ; 1       ;
; Dq[1]~input                                                                                                                       ; 1       ;
; Dq[0]~input                                                                                                                       ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|rdptr_g[0]~0                                                ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|wrptr_g[0]~0                                                ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|rdptr_g[0]~0                                                ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|wrptr_g[0]~0                                                ; 1       ;
; sdram_control:sdram_control|Command~12                                                                                            ; 1       ;
; sdram_control:sdram_control|Command~11                                                                                            ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|cmpr_f66:rdempty_eq_comp|aneb_result_wire[0]                ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|wrfull~2                                                    ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|_~7                             ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|_~6                             ; 1       ;
; rd_sdram_addr[23]~95                                                                                                              ; 1       ;
; wr_sdram_addr[23]~95                                                                                                              ; 1       ;
; rd_sdram_addr[22]~91                                                                                                              ; 1       ;
; wr_sdram_addr[22]~91                                                                                                              ; 1       ;
; rd_sdram_addr[21]~87                                                                                                              ; 1       ;
; wr_sdram_addr[21]~87                                                                                                              ; 1       ;
; rd_sdram_addr[20]~83                                                                                                              ; 1       ;
; wr_sdram_addr[20]~83                                                                                                              ; 1       ;
; rd_sdram_addr[19]~79                                                                                                              ; 1       ;
; wr_sdram_addr[19]~79                                                                                                              ; 1       ;
; rd_sdram_addr[18]~75                                                                                                              ; 1       ;
; wr_sdram_addr[18]~75                                                                                                              ; 1       ;
; rd_sdram_addr[17]~67                                                                                                              ; 1       ;
; wr_sdram_addr[17]~67                                                                                                              ; 1       ;
; rd_sdram_addr[8]~71                                                                                                               ; 1       ;
; wr_sdram_addr[8]~71                                                                                                               ; 1       ;
; rd_sdram_addr[16]~59                                                                                                              ; 1       ;
; wr_sdram_addr[16]~59                                                                                                              ; 1       ;
; rd_sdram_addr[7]~63                                                                                                               ; 1       ;
; wr_sdram_addr[7]~63                                                                                                               ; 1       ;
; rd_sdram_addr[15]~51                                                                                                              ; 1       ;
; wr_sdram_addr[15]~51                                                                                                              ; 1       ;
; rd_sdram_addr[6]~55                                                                                                               ; 1       ;
; wr_sdram_addr[6]~55                                                                                                               ; 1       ;
; rd_sdram_addr[14]~43                                                                                                              ; 1       ;
; wr_sdram_addr[14]~43                                                                                                              ; 1       ;
; rd_sdram_addr[5]~47                                                                                                               ; 1       ;
; wr_sdram_addr[5]~47                                                                                                               ; 1       ;
; rd_sdram_addr[13]~35                                                                                                              ; 1       ;
; wr_sdram_addr[13]~35                                                                                                              ; 1       ;
; rd_sdram_addr[4]~39                                                                                                               ; 1       ;
; wr_sdram_addr[4]~39                                                                                                               ; 1       ;
; rd_sdram_addr[12]~27                                                                                                              ; 1       ;
; wr_sdram_addr[12]~27                                                                                                              ; 1       ;
; rd_sdram_addr[3]~31                                                                                                               ; 1       ;
; wr_sdram_addr[3]~31                                                                                                               ; 1       ;
; rd_sdram_addr[11]~19                                                                                                              ; 1       ;
; wr_sdram_addr[11]~19                                                                                                              ; 1       ;
; rd_sdram_addr[2]~23                                                                                                               ; 1       ;
; wr_sdram_addr[2]~23                                                                                                               ; 1       ;
; rd_sdram_addr[10]~11                                                                                                              ; 1       ;
; wr_sdram_addr[10]~11                                                                                                              ; 1       ;
; rd_sdram_addr[1]~15                                                                                                               ; 1       ;
; wr_sdram_addr[1]~15                                                                                                               ; 1       ;
; rd_sdram_addr[9]~3                                                                                                                ; 1       ;
; wr_sdram_addr[9]~3                                                                                                                ; 1       ;
; Equal1~14                                                                                                                         ; 1       ;
; Equal1~13                                                                                                                         ; 1       ;
; Equal1~12                                                                                                                         ; 1       ;
; Equal1~11                                                                                                                         ; 1       ;
; Equal1~10                                                                                                                         ; 1       ;
; Equal1~9                                                                                                                          ; 1       ;
; Equal1~8                                                                                                                          ; 1       ;
; Equal1~7                                                                                                                          ; 1       ;
; Equal1~6                                                                                                                          ; 1       ;
; Equal1~5                                                                                                                          ; 1       ;
; Equal1~4                                                                                                                          ; 1       ;
; Equal1~3                                                                                                                          ; 1       ;
; Equal1~2                                                                                                                          ; 1       ;
; Equal1~1                                                                                                                          ; 1       ;
; Equal1~0                                                                                                                          ; 1       ;
; rd_sdram_addr[0]~7                                                                                                                ; 1       ;
; Equal0~14                                                                                                                         ; 1       ;
; Equal0~13                                                                                                                         ; 1       ;
; Equal0~12                                                                                                                         ; 1       ;
; Equal0~11                                                                                                                         ; 1       ;
; Equal0~10                                                                                                                         ; 1       ;
; Equal0~9                                                                                                                          ; 1       ;
; Equal0~8                                                                                                                          ; 1       ;
; Equal0~7                                                                                                                          ; 1       ;
; Equal0~6                                                                                                                          ; 1       ;
; Equal0~5                                                                                                                          ; 1       ;
; Equal0~4                                                                                                                          ; 1       ;
; Equal0~3                                                                                                                          ; 1       ;
; Equal0~2                                                                                                                          ; 1       ;
; Equal0~1                                                                                                                          ; 1       ;
; Equal0~0                                                                                                                          ; 1       ;
; sdram_control:sdram_control|Equal7~2                                                                                              ; 1       ;
; wr_sdram_addr[0]~7                                                                                                                ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|_~8                             ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|_~7                             ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|delayed_wrptr_g[0]                                          ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|delayed_wrptr_g[3]                                          ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|delayed_wrptr_g[2]                                          ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|delayed_wrptr_g[5]                                          ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|delayed_wrptr_g[4]                                          ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|delayed_wrptr_g[7]                                          ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|delayed_wrptr_g[6]                                          ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|delayed_wrptr_g[8]                                          ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|delayed_wrptr_g[1]                                          ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|_~5                             ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; 1       ;
; rd_sdram_addr[23]~_emulated                                                                                                       ; 1       ;
; wr_sdram_addr[23]~_emulated                                                                                                       ; 1       ;
; rd_sdram_addr[22]~_emulated                                                                                                       ; 1       ;
; wr_sdram_addr[22]~_emulated                                                                                                       ; 1       ;
; rd_sdram_addr[21]~_emulated                                                                                                       ; 1       ;
; wr_sdram_addr[21]~_emulated                                                                                                       ; 1       ;
; rd_sdram_addr[20]~_emulated                                                                                                       ; 1       ;
; wr_sdram_addr[20]~_emulated                                                                                                       ; 1       ;
; rd_sdram_addr[19]~_emulated                                                                                                       ; 1       ;
; wr_sdram_addr[19]~_emulated                                                                                                       ; 1       ;
; rd_sdram_addr[18]~_emulated                                                                                                       ; 1       ;
; wr_sdram_addr[18]~_emulated                                                                                                       ; 1       ;
; rd_sdram_addr[17]~_emulated                                                                                                       ; 1       ;
; wr_sdram_addr[17]~_emulated                                                                                                       ; 1       ;
; rd_sdram_addr[8]~_emulated                                                                                                        ; 1       ;
; wr_sdram_addr[8]~_emulated                                                                                                        ; 1       ;
; rd_sdram_addr[16]~_emulated                                                                                                       ; 1       ;
; wr_sdram_addr[16]~_emulated                                                                                                       ; 1       ;
; rd_sdram_addr[7]~_emulated                                                                                                        ; 1       ;
; wr_sdram_addr[7]~_emulated                                                                                                        ; 1       ;
; rd_sdram_addr[15]~_emulated                                                                                                       ; 1       ;
; wr_sdram_addr[15]~_emulated                                                                                                       ; 1       ;
; rd_sdram_addr[6]~_emulated                                                                                                        ; 1       ;
; wr_sdram_addr[6]~_emulated                                                                                                        ; 1       ;
; rd_sdram_addr[14]~_emulated                                                                                                       ; 1       ;
; wr_sdram_addr[14]~_emulated                                                                                                       ; 1       ;
; rd_sdram_addr[5]~_emulated                                                                                                        ; 1       ;
; wr_sdram_addr[5]~_emulated                                                                                                        ; 1       ;
; rd_sdram_addr[13]~_emulated                                                                                                       ; 1       ;
; wr_sdram_addr[13]~_emulated                                                                                                       ; 1       ;
; rd_sdram_addr[4]~_emulated                                                                                                        ; 1       ;
; wr_sdram_addr[4]~_emulated                                                                                                        ; 1       ;
; rd_sdram_addr[12]~_emulated                                                                                                       ; 1       ;
; wr_sdram_addr[12]~_emulated                                                                                                       ; 1       ;
; rd_sdram_addr[3]~_emulated                                                                                                        ; 1       ;
; wr_sdram_addr[3]~_emulated                                                                                                        ; 1       ;
; rd_sdram_addr[11]~_emulated                                                                                                       ; 1       ;
; wr_sdram_addr[11]~_emulated                                                                                                       ; 1       ;
; rd_sdram_addr[2]~_emulated                                                                                                        ; 1       ;
; wr_sdram_addr[2]~_emulated                                                                                                        ; 1       ;
; rd_sdram_addr[10]~_emulated                                                                                                       ; 1       ;
; wr_sdram_addr[10]~_emulated                                                                                                       ; 1       ;
; rd_sdram_addr[1]~_emulated                                                                                                        ; 1       ;
; wr_sdram_addr[1]~_emulated                                                                                                        ; 1       ;
; rd_sdram_addr[9]~_emulated                                                                                                        ; 1       ;
; wr_sdram_addr[9]~_emulated                                                                                                        ; 1       ;
; sdram_control:sdram_control|ref_opt~0                                                                                             ; 1       ;
; sdram_control:sdram_control|wr_opt~0                                                                                              ; 1       ;
; sdram_control:sdram_control|rd_opt~0                                                                                              ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin|xor0                        ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin|xor0                        ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin|xor1                        ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin|xor1                        ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin|xor3                        ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin|xor3                        ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin|xor4                        ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin|xor4                        ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin|xor6                        ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin|xor6                        ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin|xor7                        ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin|xor0                        ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin|xor0                        ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin|xor1                        ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin|xor1                        ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin|xor3                        ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin|xor3                        ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin|xor4                        ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin|xor4                        ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin|xor6                        ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin|xor6                        ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin|xor7                        ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin|xor7                        ; 1       ;
; rd_sdram_addr[0]~_emulated                                                                                                        ; 1       ;
; wr_sdram_addr[0]~_emulated                                                                                                        ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|_~8                             ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|_~7                             ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|_~6                             ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|_~4                             ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3~0                    ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2~0                    ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|_~3                             ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5~0                    ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|_~2                             ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4~0                    ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7~0                    ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6~0                    ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8~0                    ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe16a[0] ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe16a[3] ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe16a[2] ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe16a[5] ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe16a[4] ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe16a[7] ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe16a[6] ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe16a[8] ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe16a[1] ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0]                               ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1~0                    ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|_~8                             ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|_~7                             ; 1       ;
; sdram_control:sdram_control|always9~1                                                                                             ; 1       ;
; sd_baddr[1]~2                                                                                                                     ; 1       ;
; sd_baddr[0]~1                                                                                                                     ; 1       ;
; sd_raddr[12]~12                                                                                                                   ; 1       ;
; sd_raddr[11]~11                                                                                                                   ; 1       ;
; sd_raddr[10]~10                                                                                                                   ; 1       ;
; sd_raddr[9]~9                                                                                                                     ; 1       ;
; sd_raddr[8]~8                                                                                                                     ; 1       ;
; sd_caddr[8]~8                                                                                                                     ; 1       ;
; sd_raddr[7]~7                                                                                                                     ; 1       ;
; sd_caddr[7]~7                                                                                                                     ; 1       ;
; sd_raddr[6]~6                                                                                                                     ; 1       ;
; sd_caddr[6]~6                                                                                                                     ; 1       ;
; sd_raddr[5]~5                                                                                                                     ; 1       ;
; sd_caddr[5]~5                                                                                                                     ; 1       ;
; sd_raddr[4]~4                                                                                                                     ; 1       ;
; sd_caddr[4]~4                                                                                                                     ; 1       ;
; sd_raddr[3]~3                                                                                                                     ; 1       ;
; sd_caddr[3]~3                                                                                                                     ; 1       ;
; sd_raddr[2]~2                                                                                                                     ; 1       ;
; sd_caddr[2]~2                                                                                                                     ; 1       ;
; sd_raddr[1]~1                                                                                                                     ; 1       ;
; sd_caddr[1]~1                                                                                                                     ; 1       ;
; sdram_control:sdram_control|sdram_init:sdram_init|LessThan0~3                                                                     ; 1       ;
; sdram_control:sdram_control|sdram_init:sdram_init|LessThan0~2                                                                     ; 1       ;
; sdram_control:sdram_control|sdram_init:sdram_init|LessThan0~1                                                                     ; 1       ;
; sd_raddr[0]~0                                                                                                                     ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|op_2~16                                                     ; 1       ;
; sdram_control:sdram_control|Add0~94                                                                                               ; 1       ;
; sdram_control:sdram_control|Add0~93                                                                                               ; 1       ;
; sdram_control:sdram_control|Add0~92                                                                                               ; 1       ;
; sdram_control:sdram_control|Add0~91                                                                                               ; 1       ;
; sdram_control:sdram_control|ref_time_cnt[0]~3                                                                                     ; 1       ;
; sdram_control:sdram_control|Add0~90                                                                                               ; 1       ;
; sdram_control:sdram_control|Add0~89                                                                                               ; 1       ;
; sdram_control:sdram_control|Add0~88                                                                                               ; 1       ;
; sdram_control:sdram_control|Add0~87                                                                                               ; 1       ;
; sdram_control:sdram_control|Add0~86                                                                                               ; 1       ;
; sdram_control:sdram_control|Add0~85                                                                                               ; 1       ;
; sdram_control:sdram_control|Add0~84                                                                                               ; 1       ;
; sdram_control:sdram_control|Add0~83                                                                                               ; 1       ;
; sdram_control:sdram_control|Add0~82                                                                                               ; 1       ;
; sdram_control:sdram_control|Add0~81                                                                                               ; 1       ;
; sdram_control:sdram_control|Add0~80                                                                                               ; 1       ;
; sdram_control:sdram_control|Add0~79                                                                                               ; 1       ;
; sdram_control:sdram_control|Add0~78                                                                                               ; 1       ;
; sdram_control:sdram_control|Add0~77                                                                                               ; 1       ;
; sdram_control:sdram_control|Add0~76                                                                                               ; 1       ;
; sdram_control:sdram_control|Add0~75                                                                                               ; 1       ;
; sdram_control:sdram_control|Add0~74                                                                                               ; 1       ;
; sdram_control:sdram_control|Add0~73                                                                                               ; 1       ;
; sdram_control:sdram_control|Add0~72                                                                                               ; 1       ;
; sdram_control:sdram_control|Add0~71                                                                                               ; 1       ;
; sdram_control:sdram_control|Add0~70                                                                                               ; 1       ;
; sdram_control:sdram_control|Add0~69                                                                                               ; 1       ;
; sdram_control:sdram_control|Add0~68                                                                                               ; 1       ;
; sdram_control:sdram_control|Add0~67                                                                                               ; 1       ;
; sdram_control:sdram_control|Add0~66                                                                                               ; 1       ;
; sdram_control:sdram_control|Add0~65                                                                                               ; 1       ;
; sdram_control:sdram_control|Add0~64                                                                                               ; 1       ;
; LessThan0~1                                                                                                                       ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[0]                               ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[0]                               ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[1]                               ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[1]                               ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[2]                               ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[2]                               ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[3]                               ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[3]                               ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[4]                               ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[4]                               ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[5]                               ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[5]                               ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[6]                               ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[6]                               ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[7]                               ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[7]                               ; 1       ;
; sd_caddr[0]~0                                                                                                                     ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_brp|dffe14a[0]                               ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_bwp|dffe14a[0]                               ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_brp|dffe14a[1]                               ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_bwp|dffe14a[1]                               ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_brp|dffe14a[2]                               ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_bwp|dffe14a[2]                               ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_brp|dffe14a[3]                               ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_bwp|dffe14a[3]                               ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_brp|dffe14a[4]                               ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_bwp|dffe14a[4]                               ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_brp|dffe14a[5]                               ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_bwp|dffe14a[5]                               ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_brp|dffe14a[6]                               ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_bwp|dffe14a[6]                               ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_brp|dffe14a[7]                               ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_bwp|dffe14a[7]                               ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|_~6                             ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|_~5                             ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3~0                    ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2~0                    ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|_~4                             ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5~0                    ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|_~3                             ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4~0                    ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7~0                    ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6~0                    ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8~0                    ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|_~0                             ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1~0                    ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|cmpr_f66:rdempty_eq_comp|aneb_result_wire[0]~4              ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|cmpr_f66:rdempty_eq_comp|aneb_result_wire[0]~3              ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|cmpr_f66:rdempty_eq_comp|aneb_result_wire[0]~2              ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|cmpr_f66:rdempty_eq_comp|aneb_result_wire[0]~1              ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|cmpr_f66:rdempty_eq_comp|aneb_result_wire[0]~0              ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|cmpr_f66:rdempty_eq_comp|data_wire[2]~0                     ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|_~6                             ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; 1       ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; 1       ;
; sdram_control:sdram_control|sdram_init:sdram_init|Command~1                                                                       ; 1       ;
; sdram_control:sdram_control|sdram_init:sdram_init|Command~0                                                                       ; 1       ;
; sdram_control:sdram_control|sdram_init:sdram_init|WideNor0                                                                        ; 1       ;
; sdram_control:sdram_control|sdram_init:sdram_init|Selector0~1                                                                     ; 1       ;
; sdram_control:sdram_control|Add1~47                                                                                               ; 1       ;
; sdram_control:sdram_control|Add1~46                                                                                               ; 1       ;
; sdram_control:sdram_control|Add1~45                                                                                               ; 1       ;
; sdram_control:sdram_control|Add1~44                                                                                               ; 1       ;
; sdram_control:sdram_control|Add1~43                                                                                               ; 1       ;
; sdram_control:sdram_control|Add1~42                                                                                               ; 1       ;
; sdram_control:sdram_control|Add1~41                                                                                               ; 1       ;
; sdram_control:sdram_control|Add1~40                                                                                               ; 1       ;
; sdram_control:sdram_control|Add1~39                                                                                               ; 1       ;
; sdram_control:sdram_control|Add1~38                                                                                               ; 1       ;
; sdram_control:sdram_control|Add1~37                                                                                               ; 1       ;
; sdram_control:sdram_control|Add1~36                                                                                               ; 1       ;
; sdram_control:sdram_control|Add1~35                                                                                               ; 1       ;
; sdram_control:sdram_control|Add1~34                                                                                               ; 1       ;
; sdram_control:sdram_control|Add1~33                                                                                               ; 1       ;
; sdram_control:sdram_control|Add1~2                                                                                                ; 1       ;
; sdram_control:sdram_control|Equal1~6                                                                                              ; 1       ;
; sdram_control:sdram_control|Selector44~3                                                                                          ; 1       ;
; sdram_control:sdram_control|Selector44~2                                                                                          ; 1       ;
; sdram_control:sdram_control|Selector44~1                                                                                          ; 1       ;
; sdram_control:sdram_control|Selector44~0                                                                                          ; 1       ;
; sdram_control:sdram_control|Selector47~5                                                                                          ; 1       ;
; sdram_control:sdram_control|Selector47~4                                                                                          ; 1       ;
; sdram_control:sdram_control|Selector47~3                                                                                          ; 1       ;
; sdram_control:sdram_control|Selector47~2                                                                                          ; 1       ;
; sdram_control:sdram_control|Selector47~1                                                                                          ; 1       ;
; sdram_control:sdram_control|Selector47~0                                                                                          ; 1       ;
; sdram_control:sdram_control|main_state.IDLE~0                                                                                     ; 1       ;
; sdram_control:sdram_control|sdram_init:sdram_init|Selector4~0                                                                     ; 1       ;
; sdram_control:sdram_control|sdram_init:sdram_init|Equal0~1                                                                        ; 1       ;
; sdram_control:sdram_control|sdram_init:sdram_init|Equal0~0                                                                        ; 1       ;
; sdram_control:sdram_control|Selector46~3                                                                                          ; 1       ;
; sdram_control:sdram_control|Selector46~2                                                                                          ; 1       ;
; sdram_control:sdram_control|Selector46~1                                                                                          ; 1       ;
; sdram_control:sdram_control|Selector46~0                                                                                          ; 1       ;
; sdram_control:sdram_control|Selector45~2                                                                                          ; 1       ;
; sdram_control:sdram_control|Selector45~1                                                                                          ; 1       ;
; sdram_control:sdram_control|Selector45~0                                                                                          ; 1       ;
; sdram_control:sdram_control|Selector50~2                                                                                          ; 1       ;
; sdram_control:sdram_control|always10~0                                                                                            ; 1       ;
; sdram_control:sdram_control|Selector52~1                                                                                          ; 1       ;
; sdram_control:sdram_control|Selector52~0                                                                                          ; 1       ;
; sdram_control:sdram_control|Equal0~3                                                                                              ; 1       ;
; sdram_control:sdram_control|Equal0~2                                                                                              ; 1       ;
; sdram_control:sdram_control|Equal0~1                                                                                              ; 1       ;
; sdram_control:sdram_control|Equal0~0                                                                                              ; 1       ;
; sdram_control:sdram_control|Selector51~3                                                                                          ; 1       ;
; sdram_control:sdram_control|Selector51~2                                                                                          ; 1       ;
; sdram_control:sdram_control|Selector51~1                                                                                          ; 1       ;
; sdram_control:sdram_control|Selector51~0                                                                                          ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|delayed_wrptr_g[0]                                          ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|delayed_wrptr_g[3]                                          ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|delayed_wrptr_g[2]                                          ; 1       ;
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|delayed_wrptr_g[5]                                          ; 1       ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------+----------------------+-----------------+-----------------+
; Name                                                                                                      ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location   ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-----------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------+----------------------+-----------------+-----------------+
; fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_jc11:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 4096 ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None ; Unassigned ; Don't care           ; Old data        ; Old data        ;
; fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_jc11:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 4096 ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None ; Unassigned ; Don't care           ; Old data        ; Old data        ;
+-----------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 2     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 7     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Unchecked    ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Unchecked    ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Unchecked    ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Unchecked    ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Unchecked    ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Unchecked    ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Unchecked    ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 6         ; 0            ; 0            ; 6         ; 6         ; 0            ; 0            ; 0            ; 0            ; 6            ; 0            ; 0            ; 137          ; 0            ; 0            ; 0            ; 72           ; 0            ; 0            ; 0            ; 0            ; 0            ; 6         ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 187       ; 0            ; 0            ; 187       ; 187       ; 0            ; 72           ; 0            ; 0            ; 131          ; 0            ; 72           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 187       ; 0            ; 0            ;
; Total Inapplicable ; 193          ; 193          ; 193          ; 193          ; 193          ; 0         ; 193          ; 193          ; 0         ; 0         ; 193          ; 121          ; 193          ; 193          ; 56           ; 193          ; 121          ; 56           ; 193          ; 193          ; 193          ; 121          ; 193          ; 193          ; 193          ; 193          ; 193          ; 0         ; 193          ; 193          ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Wr_full            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_use[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_use[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_use[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_use[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_use[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_use[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_use[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_use[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_data[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_data[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_data[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_data[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_data[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_data[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_data[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_data[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_data[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_data[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_data[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_data[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_data[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_data[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_data[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_data[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_empty           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_use[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_use[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_use[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_use[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_use[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_use[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_use[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_use[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Sa[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Sa[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Sa[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Sa[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Sa[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Sa[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Sa[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Sa[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Sa[8]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Sa[9]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Sa[10]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Sa[11]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Sa[12]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Ba[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Ba[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Cs_n               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Cke                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Ras_n              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Cas_n              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; We_n               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Dqm[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Dqm[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Dq[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Dq[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Dq[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Dq[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Dq[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Dq[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Dq[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Dq[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Dq[8]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Dq[9]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Dq[10]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Dq[11]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Dq[12]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Dq[13]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Dq[14]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Dq[15]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rst_n              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Wr_clk             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Wr_load            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Wr_en              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_en              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Sd_clk             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rd_clk             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Clk                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rd_load            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_data[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_data[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_data[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_data[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_data[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_data[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_data[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_data[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_data[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_data[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_data[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_data[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_data[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_data[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_data[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_data[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_addr[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_addr[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_addr[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_addr[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_addr[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_addr[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_addr[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_addr[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_addr[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_addr[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_addr[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_addr[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_addr[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_addr[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_addr[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_addr[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_addr[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_addr[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_addr[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_addr[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_addr[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_addr[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_addr[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_addr[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_addr[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_addr[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_addr[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_addr[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_addr[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_addr[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_addr[16]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_addr[16]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_addr[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_addr[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_addr[17]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_addr[17]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_addr[18]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_addr[18]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_addr[19]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_addr[19]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_addr[20]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_addr[20]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_addr[21]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_addr[21]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_addr[22]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_addr[22]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_addr[23]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_addr[23]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_max_addr[1]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_max_addr[0]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_max_addr[2]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_max_addr[3]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_max_addr[5]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_max_addr[4]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_max_addr[7]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_max_addr[6]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_max_addr[8]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_max_addr[9]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_max_addr[11]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_max_addr[10]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_max_addr[13]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_max_addr[12]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_max_addr[15]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_max_addr[14]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_max_addr[23]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_max_addr[22]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_max_addr[21]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_max_addr[20]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_max_addr[19]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_max_addr[18]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_max_addr[17]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Wr_max_addr[16]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_max_addr[1]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_max_addr[0]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_max_addr[2]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_max_addr[3]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_max_addr[5]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_max_addr[4]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_max_addr[7]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_max_addr[6]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_max_addr[8]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_max_addr[9]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_max_addr[11]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_max_addr[10]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_max_addr[13]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_max_addr[12]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_max_addr[15]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_max_addr[14]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_max_addr[23]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_max_addr[22]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_max_addr[21]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_max_addr[20]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_max_addr[19]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_max_addr[18]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_max_addr[17]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Rd_max_addr[16]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device EP4CE10F17C8 for design "Sdram_Control"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 193 pins of 193 total pins
    Info (169086): Pin Wr_full not assigned to an exact location on the device
    Info (169086): Pin Wr_use[0] not assigned to an exact location on the device
    Info (169086): Pin Wr_use[1] not assigned to an exact location on the device
    Info (169086): Pin Wr_use[2] not assigned to an exact location on the device
    Info (169086): Pin Wr_use[3] not assigned to an exact location on the device
    Info (169086): Pin Wr_use[4] not assigned to an exact location on the device
    Info (169086): Pin Wr_use[5] not assigned to an exact location on the device
    Info (169086): Pin Wr_use[6] not assigned to an exact location on the device
    Info (169086): Pin Wr_use[7] not assigned to an exact location on the device
    Info (169086): Pin Rd_data[0] not assigned to an exact location on the device
    Info (169086): Pin Rd_data[1] not assigned to an exact location on the device
    Info (169086): Pin Rd_data[2] not assigned to an exact location on the device
    Info (169086): Pin Rd_data[3] not assigned to an exact location on the device
    Info (169086): Pin Rd_data[4] not assigned to an exact location on the device
    Info (169086): Pin Rd_data[5] not assigned to an exact location on the device
    Info (169086): Pin Rd_data[6] not assigned to an exact location on the device
    Info (169086): Pin Rd_data[7] not assigned to an exact location on the device
    Info (169086): Pin Rd_data[8] not assigned to an exact location on the device
    Info (169086): Pin Rd_data[9] not assigned to an exact location on the device
    Info (169086): Pin Rd_data[10] not assigned to an exact location on the device
    Info (169086): Pin Rd_data[11] not assigned to an exact location on the device
    Info (169086): Pin Rd_data[12] not assigned to an exact location on the device
    Info (169086): Pin Rd_data[13] not assigned to an exact location on the device
    Info (169086): Pin Rd_data[14] not assigned to an exact location on the device
    Info (169086): Pin Rd_data[15] not assigned to an exact location on the device
    Info (169086): Pin Rd_empty not assigned to an exact location on the device
    Info (169086): Pin Rd_use[0] not assigned to an exact location on the device
    Info (169086): Pin Rd_use[1] not assigned to an exact location on the device
    Info (169086): Pin Rd_use[2] not assigned to an exact location on the device
    Info (169086): Pin Rd_use[3] not assigned to an exact location on the device
    Info (169086): Pin Rd_use[4] not assigned to an exact location on the device
    Info (169086): Pin Rd_use[5] not assigned to an exact location on the device
    Info (169086): Pin Rd_use[6] not assigned to an exact location on the device
    Info (169086): Pin Rd_use[7] not assigned to an exact location on the device
    Info (169086): Pin Sa[0] not assigned to an exact location on the device
    Info (169086): Pin Sa[1] not assigned to an exact location on the device
    Info (169086): Pin Sa[2] not assigned to an exact location on the device
    Info (169086): Pin Sa[3] not assigned to an exact location on the device
    Info (169086): Pin Sa[4] not assigned to an exact location on the device
    Info (169086): Pin Sa[5] not assigned to an exact location on the device
    Info (169086): Pin Sa[6] not assigned to an exact location on the device
    Info (169086): Pin Sa[7] not assigned to an exact location on the device
    Info (169086): Pin Sa[8] not assigned to an exact location on the device
    Info (169086): Pin Sa[9] not assigned to an exact location on the device
    Info (169086): Pin Sa[10] not assigned to an exact location on the device
    Info (169086): Pin Sa[11] not assigned to an exact location on the device
    Info (169086): Pin Sa[12] not assigned to an exact location on the device
    Info (169086): Pin Ba[0] not assigned to an exact location on the device
    Info (169086): Pin Ba[1] not assigned to an exact location on the device
    Info (169086): Pin Cs_n not assigned to an exact location on the device
    Info (169086): Pin Cke not assigned to an exact location on the device
    Info (169086): Pin Ras_n not assigned to an exact location on the device
    Info (169086): Pin Cas_n not assigned to an exact location on the device
    Info (169086): Pin We_n not assigned to an exact location on the device
    Info (169086): Pin Dqm[0] not assigned to an exact location on the device
    Info (169086): Pin Dqm[1] not assigned to an exact location on the device
    Info (169086): Pin Dq[0] not assigned to an exact location on the device
    Info (169086): Pin Dq[1] not assigned to an exact location on the device
    Info (169086): Pin Dq[2] not assigned to an exact location on the device
    Info (169086): Pin Dq[3] not assigned to an exact location on the device
    Info (169086): Pin Dq[4] not assigned to an exact location on the device
    Info (169086): Pin Dq[5] not assigned to an exact location on the device
    Info (169086): Pin Dq[6] not assigned to an exact location on the device
    Info (169086): Pin Dq[7] not assigned to an exact location on the device
    Info (169086): Pin Dq[8] not assigned to an exact location on the device
    Info (169086): Pin Dq[9] not assigned to an exact location on the device
    Info (169086): Pin Dq[10] not assigned to an exact location on the device
    Info (169086): Pin Dq[11] not assigned to an exact location on the device
    Info (169086): Pin Dq[12] not assigned to an exact location on the device
    Info (169086): Pin Dq[13] not assigned to an exact location on the device
    Info (169086): Pin Dq[14] not assigned to an exact location on the device
    Info (169086): Pin Dq[15] not assigned to an exact location on the device
    Info (169086): Pin Rst_n not assigned to an exact location on the device
    Info (169086): Pin Wr_clk not assigned to an exact location on the device
    Info (169086): Pin Wr_load not assigned to an exact location on the device
    Info (169086): Pin Wr_en not assigned to an exact location on the device
    Info (169086): Pin Rd_en not assigned to an exact location on the device
    Info (169086): Pin Sd_clk not assigned to an exact location on the device
    Info (169086): Pin Rd_clk not assigned to an exact location on the device
    Info (169086): Pin Clk not assigned to an exact location on the device
    Info (169086): Pin Rd_load not assigned to an exact location on the device
    Info (169086): Pin Wr_data[0] not assigned to an exact location on the device
    Info (169086): Pin Wr_data[1] not assigned to an exact location on the device
    Info (169086): Pin Wr_data[2] not assigned to an exact location on the device
    Info (169086): Pin Wr_data[3] not assigned to an exact location on the device
    Info (169086): Pin Wr_data[4] not assigned to an exact location on the device
    Info (169086): Pin Wr_data[5] not assigned to an exact location on the device
    Info (169086): Pin Wr_data[6] not assigned to an exact location on the device
    Info (169086): Pin Wr_data[7] not assigned to an exact location on the device
    Info (169086): Pin Wr_data[8] not assigned to an exact location on the device
    Info (169086): Pin Wr_data[9] not assigned to an exact location on the device
    Info (169086): Pin Wr_data[10] not assigned to an exact location on the device
    Info (169086): Pin Wr_data[11] not assigned to an exact location on the device
    Info (169086): Pin Wr_data[12] not assigned to an exact location on the device
    Info (169086): Pin Wr_data[13] not assigned to an exact location on the device
    Info (169086): Pin Wr_data[14] not assigned to an exact location on the device
    Info (169086): Pin Wr_data[15] not assigned to an exact location on the device
    Info (169086): Pin Wr_addr[0] not assigned to an exact location on the device
    Info (169086): Pin Rd_addr[0] not assigned to an exact location on the device
    Info (169086): Pin Wr_addr[9] not assigned to an exact location on the device
    Info (169086): Pin Rd_addr[9] not assigned to an exact location on the device
    Info (169086): Pin Wr_addr[1] not assigned to an exact location on the device
    Info (169086): Pin Rd_addr[1] not assigned to an exact location on the device
    Info (169086): Pin Wr_addr[10] not assigned to an exact location on the device
    Info (169086): Pin Rd_addr[10] not assigned to an exact location on the device
    Info (169086): Pin Wr_addr[2] not assigned to an exact location on the device
    Info (169086): Pin Rd_addr[2] not assigned to an exact location on the device
    Info (169086): Pin Wr_addr[11] not assigned to an exact location on the device
    Info (169086): Pin Rd_addr[11] not assigned to an exact location on the device
    Info (169086): Pin Wr_addr[3] not assigned to an exact location on the device
    Info (169086): Pin Rd_addr[3] not assigned to an exact location on the device
    Info (169086): Pin Wr_addr[12] not assigned to an exact location on the device
    Info (169086): Pin Rd_addr[12] not assigned to an exact location on the device
    Info (169086): Pin Wr_addr[4] not assigned to an exact location on the device
    Info (169086): Pin Rd_addr[4] not assigned to an exact location on the device
    Info (169086): Pin Wr_addr[13] not assigned to an exact location on the device
    Info (169086): Pin Rd_addr[13] not assigned to an exact location on the device
    Info (169086): Pin Wr_addr[5] not assigned to an exact location on the device
    Info (169086): Pin Rd_addr[5] not assigned to an exact location on the device
    Info (169086): Pin Wr_addr[14] not assigned to an exact location on the device
    Info (169086): Pin Rd_addr[14] not assigned to an exact location on the device
    Info (169086): Pin Wr_addr[6] not assigned to an exact location on the device
    Info (169086): Pin Rd_addr[6] not assigned to an exact location on the device
    Info (169086): Pin Wr_addr[15] not assigned to an exact location on the device
    Info (169086): Pin Rd_addr[15] not assigned to an exact location on the device
    Info (169086): Pin Wr_addr[7] not assigned to an exact location on the device
    Info (169086): Pin Rd_addr[7] not assigned to an exact location on the device
    Info (169086): Pin Wr_addr[16] not assigned to an exact location on the device
    Info (169086): Pin Rd_addr[16] not assigned to an exact location on the device
    Info (169086): Pin Wr_addr[8] not assigned to an exact location on the device
    Info (169086): Pin Rd_addr[8] not assigned to an exact location on the device
    Info (169086): Pin Wr_addr[17] not assigned to an exact location on the device
    Info (169086): Pin Rd_addr[17] not assigned to an exact location on the device
    Info (169086): Pin Wr_addr[18] not assigned to an exact location on the device
    Info (169086): Pin Rd_addr[18] not assigned to an exact location on the device
    Info (169086): Pin Wr_addr[19] not assigned to an exact location on the device
    Info (169086): Pin Rd_addr[19] not assigned to an exact location on the device
    Info (169086): Pin Wr_addr[20] not assigned to an exact location on the device
    Info (169086): Pin Rd_addr[20] not assigned to an exact location on the device
    Info (169086): Pin Wr_addr[21] not assigned to an exact location on the device
    Info (169086): Pin Rd_addr[21] not assigned to an exact location on the device
    Info (169086): Pin Wr_addr[22] not assigned to an exact location on the device
    Info (169086): Pin Rd_addr[22] not assigned to an exact location on the device
    Info (169086): Pin Wr_addr[23] not assigned to an exact location on the device
    Info (169086): Pin Rd_addr[23] not assigned to an exact location on the device
    Info (169086): Pin Wr_max_addr[1] not assigned to an exact location on the device
    Info (169086): Pin Wr_max_addr[0] not assigned to an exact location on the device
    Info (169086): Pin Wr_max_addr[2] not assigned to an exact location on the device
    Info (169086): Pin Wr_max_addr[3] not assigned to an exact location on the device
    Info (169086): Pin Wr_max_addr[5] not assigned to an exact location on the device
    Info (169086): Pin Wr_max_addr[4] not assigned to an exact location on the device
    Info (169086): Pin Wr_max_addr[7] not assigned to an exact location on the device
    Info (169086): Pin Wr_max_addr[6] not assigned to an exact location on the device
    Info (169086): Pin Wr_max_addr[8] not assigned to an exact location on the device
    Info (169086): Pin Wr_max_addr[9] not assigned to an exact location on the device
    Info (169086): Pin Wr_max_addr[11] not assigned to an exact location on the device
    Info (169086): Pin Wr_max_addr[10] not assigned to an exact location on the device
    Info (169086): Pin Wr_max_addr[13] not assigned to an exact location on the device
    Info (169086): Pin Wr_max_addr[12] not assigned to an exact location on the device
    Info (169086): Pin Wr_max_addr[15] not assigned to an exact location on the device
    Info (169086): Pin Wr_max_addr[14] not assigned to an exact location on the device
    Info (169086): Pin Wr_max_addr[23] not assigned to an exact location on the device
    Info (169086): Pin Wr_max_addr[22] not assigned to an exact location on the device
    Info (169086): Pin Wr_max_addr[21] not assigned to an exact location on the device
    Info (169086): Pin Wr_max_addr[20] not assigned to an exact location on the device
    Info (169086): Pin Wr_max_addr[19] not assigned to an exact location on the device
    Info (169086): Pin Wr_max_addr[18] not assigned to an exact location on the device
    Info (169086): Pin Wr_max_addr[17] not assigned to an exact location on the device
    Info (169086): Pin Wr_max_addr[16] not assigned to an exact location on the device
    Info (169086): Pin Rd_max_addr[1] not assigned to an exact location on the device
    Info (169086): Pin Rd_max_addr[0] not assigned to an exact location on the device
    Info (169086): Pin Rd_max_addr[2] not assigned to an exact location on the device
    Info (169086): Pin Rd_max_addr[3] not assigned to an exact location on the device
    Info (169086): Pin Rd_max_addr[5] not assigned to an exact location on the device
    Info (169086): Pin Rd_max_addr[4] not assigned to an exact location on the device
    Info (169086): Pin Rd_max_addr[7] not assigned to an exact location on the device
    Info (169086): Pin Rd_max_addr[6] not assigned to an exact location on the device
    Info (169086): Pin Rd_max_addr[8] not assigned to an exact location on the device
    Info (169086): Pin Rd_max_addr[9] not assigned to an exact location on the device
    Info (169086): Pin Rd_max_addr[11] not assigned to an exact location on the device
    Info (169086): Pin Rd_max_addr[10] not assigned to an exact location on the device
    Info (169086): Pin Rd_max_addr[13] not assigned to an exact location on the device
    Info (169086): Pin Rd_max_addr[12] not assigned to an exact location on the device
    Info (169086): Pin Rd_max_addr[15] not assigned to an exact location on the device
    Info (169086): Pin Rd_max_addr[14] not assigned to an exact location on the device
    Info (169086): Pin Rd_max_addr[23] not assigned to an exact location on the device
    Info (169086): Pin Rd_max_addr[22] not assigned to an exact location on the device
    Info (169086): Pin Rd_max_addr[21] not assigned to an exact location on the device
    Info (169086): Pin Rd_max_addr[20] not assigned to an exact location on the device
    Info (169086): Pin Rd_max_addr[19] not assigned to an exact location on the device
    Info (169086): Pin Rd_max_addr[18] not assigned to an exact location on the device
    Info (169086): Pin Rd_max_addr[17] not assigned to an exact location on the device
    Info (169086): Pin Rd_max_addr[16] not assigned to an exact location on the device
Warning (335093): TimeQuest Timing Analyzer is analyzing 76 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_ghl1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe18|dffe19a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe15|dffe16a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Sdram_Control.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node Clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_bwp|dffe14a[7]
        Info (176357): Destination node fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_brp|dffe14a[7]
        Info (176357): Destination node fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_bwp|dffe14a[6]
        Info (176357): Destination node fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_brp|dffe14a[6]
        Info (176357): Destination node fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_bwp|dffe14a[5]
        Info (176357): Destination node fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_brp|dffe14a[5]
        Info (176357): Destination node fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_bwp|dffe14a[4]
        Info (176357): Destination node fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_brp|dffe14a[4]
        Info (176357): Destination node fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_bwp|dffe14a[3]
        Info (176357): Destination node fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_brp|dffe14a[3]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node Wr_clk~input (placed in PIN M2 (CLK2, DIFFCLK_1p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node Rd_clk~input (placed in PIN M1 (CLK3, DIFFCLK_1n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node Sd_clk~input (placed in PIN M15 (CLK6, DIFFCLK_3p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[7]
        Info (176357): Destination node fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[7]
        Info (176357): Destination node fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[6]
        Info (176357): Destination node fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[6]
        Info (176357): Destination node fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[5]
        Info (176357): Destination node fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[5]
        Info (176357): Destination node fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[4]
        Info (176357): Destination node fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[4]
        Info (176357): Destination node fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[3]
        Info (176357): Destination node fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[3]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node Rst_n~input (placed in PIN M16 (CLK7, DIFFCLK_3n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sdram_control:sdram_control|Sa[10]
        Info (176357): Destination node sdram_control:sdram_control|Ba[0]~0
        Info (176357): Destination node sdram_control:sdram_control|Command[2]~10
        Info (176357): Destination node wr_sdram_addr[0]~6
        Info (176357): Destination node rd_sdram_addr[0]~6
        Info (176357): Destination node wr_sdram_addr[9]~2
        Info (176357): Destination node rd_sdram_addr[9]~2
        Info (176357): Destination node wr_sdram_addr[1]~14
        Info (176357): Destination node rd_sdram_addr[1]~14
        Info (176357): Destination node wr_sdram_addr[10]~10
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node sd_baddr[0]~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node Wr_load~input (placed in PIN E15 (CLK4, DIFFCLK_2p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node wr_sdram_addr[1]~120
        Info (176357): Destination node wr_sdram_addr[7]~121
        Info (176357): Destination node wr_sdram_addr[7]~122
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 187 (unused VREF, 2.5V VCCIO, 115 input, 56 output, 16 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
Info (176215): I/O bank details after I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
Error (176205): Can't place 187 pins with 2.5 V I/O standard because Fitter has only 169 such free pins available for general purpose I/O placement
Error (176204): Can't place pins due to device constraints
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Error (171000): Can't fit design in device
Warning (169069): Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info (169070): Pin Cs_n has GND driving its datain port
    Info (169070): Pin Dqm[0] has GND driving its datain port
    Info (169070): Pin Dqm[1] has GND driving its datain port
Info (144001): Generated suppressed messages file D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/dev/output_files/Sdram_Control.fit.smsg
Error: Quartus II 64-Bit Fitter was unsuccessful. 3 errors, 5 warnings
    Error: Peak virtual memory: 830 megabytes
    Error: Processing ended: Fri Dec 08 14:38:32 2017
    Error: Elapsed time: 00:00:04
    Error: Total CPU time (on all processors): 00:00:04


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/dev/output_files/Sdram_Control.fit.smsg.


