 
cpldfit:  version K.31                              Xilinx Inc.
                                  Fitter Report
Design Name: cpld                                Date:  7- 1-2018,  1:21PM
Device Used: XC9572XL-5-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
19 /72  ( 26%) 27  /360  (  7%) 30 /216 ( 14%)   14 /72  ( 19%) 19 /34  ( 56%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           6/18        9/54       10/90       2/ 9
FB2           7/18        8/54       12/90       3/ 9
FB3           4/18        2/54        2/90       4/ 9
FB4           2/18       11/54        3/90       2/ 7
             -----       -----       -----      -----    
             19/72       30/216      27/360     11/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'as' mapped onto global clock net GCK1.
Signal 'e' mapped onto global clock net GCK2.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    6           6    |  I/O              :    15      28
Output        :   11          11    |  GCK/IO           :     2       3
Bidirectional :    0           0    |  GTS/IO           :     1       2
GCK           :    2           2    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     19          19

** Power Data **

There are 19 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
*************************  Summary of Mapped Logic  ************************

** 11 Outputs **

Signal                   Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                     Pts   Inps          No.  Type    Use     Mode Rate State
duart_cs                 1     3     FB1_2   39   I/O     O       STD  FAST RESET
ram_evn_cs               1     3     FB1_8   42   I/O     O       STD  FAST RESET
rom_evn_cs               2     4     FB2_2   29   I/O     O       STD  FAST RESET
rom_odd_cs               2     4     FB2_6   31   I/O     O       STD  FAST RESET
ram_odd_cs               1     3     FB2_15  37   I/O     O       STD  FAST RESET
ipl<1>                   0     0     FB3_2   5    I/O     O       STD  FAST 
ipl<0>                   0     0     FB3_8   7    I/O     O       STD  FAST 
ipl<2>                   1     1     FB3_11  12   I/O     O       STD  FAST 
oe                       1     1     FB3_15  14   I/O     O       STD  FAST 
berr                     2     6     FB4_2   19   I/O     O       STD  FAST RESET
dtack_out                1     5     FB4_14  23   I/O     O       STD  FAST 

** 8 Buried Nodes **

Signal                   Total Total Loc     Pwr  Reg Init
Name                     Pts   Inps          Mode State
BUS_ERR/berr_count<3>    2     5     FB1_15  STD  RESET
BUS_ERR/berr_count<2>    2     4     FB1_16  STD  RESET
BUS_ERR/berr_count<1>    2     3     FB1_17  STD  RESET
BUS_ERR/berr_count<0>    2     5     FB1_18  STD  RESET
MEM_DECODER/as_count<0>  1     1     FB2_14  STD  RESET
MEM_DECODER/as_count<3>  2     4     FB2_16  STD  RESET
MEM_DECODER/as_count<2>  2     3     FB2_17  STD  RESET
MEM_DECODER/as_count<1>  2     2     FB2_18  STD  RESET

** 8 Inputs **

Signal                   Loc     Pin  Pin     Pin     
Name                             No.  Type    Use     
as                       FB1_9   43~  GCK/I/O GCK/I
e                        FB1_11  44~  GCK/I/O GCK
duart_irq                FB2_8   32   I/O     I
lds                      FB2_9   33   GSR/I/O I
rw                       FB2_11  34   GTS/I/O I
a21                      FB3_5   6    I/O     I
a17                      FB3_14  13   I/O     I
uds                      FB4_17  28   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               9/45
Number of signals used by logic mapping into function block:  9
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
duart_cs              1       0     0   4     FB1_2   39    I/O     O
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
(unused)              0       0     0   5     FB1_5   40    I/O     
(unused)              0       0     0   5     FB1_6   41    I/O     
(unused)              0       0     0   5     FB1_7         (b)     
ram_evn_cs            1       0     0   4     FB1_8   42    I/O     O
(unused)              0       0     0   5     FB1_9   43    GCK/I/O GCK/I
(unused)              0       0     0   5     FB1_10        (b)     
(unused)              0       0     0   5     FB1_11  44    GCK/I/O GCK
(unused)              0       0     0   5     FB1_12        (b)     
(unused)              0       0     0   5     FB1_13        (b)     
(unused)              0       0     0   5     FB1_14  1     GCK/I/O 
BUS_ERR/berr_count<3>
                      2       0     0   3     FB1_15  2     I/O     (b)
BUS_ERR/berr_count<2>
                      2       0     0   3     FB1_16        (b)     (b)
BUS_ERR/berr_count<1>
                      2       0     0   3     FB1_17  3     I/O     (b)
BUS_ERR/berr_count<0>
                      2       0     0   3     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: BUS_ERR/berr_count<0>   4: BUS_ERR/berr_count<3>     7: a21 
  2: BUS_ERR/berr_count<1>   5: MEM_DECODER/as_count<3>   8: as 
  3: BUS_ERR/berr_count<2>   6: a17                       9: uds 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
duart_cs             ....XXX................................. 3
ram_evn_cs           ....X.X.X............................... 3
BUS_ERR/berr_count<3> 
                     XXXX...X................................ 5
BUS_ERR/berr_count<2> 
                     XXX....X................................ 4
BUS_ERR/berr_count<1> 
                     XX.....X................................ 3
BUS_ERR/berr_count<0> 
                     XXXX...X................................ 5
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               8/46
Number of signals used by logic mapping into function block:  8
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
rom_evn_cs            2       0     0   3     FB2_2   29    I/O     O
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   30    I/O     
rom_odd_cs            2       0     0   3     FB2_6   31    I/O     O
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   32    I/O     I
(unused)              0       0     0   5     FB2_9   33    GSR/I/O I
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  34    GTS/I/O I
(unused)              0       0     0   5     FB2_12        (b)     
(unused)              0       0     0   5     FB2_13        (b)     
MEM_DECODER/as_count<0>
                      1       0     0   4     FB2_14  36    GTS/I/O (b)
ram_odd_cs            1       0     0   4     FB2_15  37    I/O     O
MEM_DECODER/as_count<3>
                      2       0     0   3     FB2_16        (b)     (b)
MEM_DECODER/as_count<2>
                      2       0     0   3     FB2_17  38    I/O     (b)
MEM_DECODER/as_count<1>
                      2       0     0   3     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: MEM_DECODER/as_count<0>   4: MEM_DECODER/as_count<3>   7: lds 
  2: MEM_DECODER/as_count<1>   5: a17                       8: uds 
  3: MEM_DECODER/as_count<2>   6: a21                     

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
rom_evn_cs           ...XXX.X................................ 4
rom_odd_cs           ...XXXX................................. 4
MEM_DECODER/as_count<0> 
                     ...X.................................... 1
ram_odd_cs           ...X.XX................................. 3
MEM_DECODER/as_count<3> 
                     XXXX.................................... 4
MEM_DECODER/as_count<2> 
                     XX.X.................................... 3
MEM_DECODER/as_count<1> 
                     X..X.................................... 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               2/52
Number of signals used by logic mapping into function block:  2
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
ipl<1>                0       0     0   5     FB3_2   5     I/O     O
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   6     I/O     I
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
ipl<0>                0       0     0   5     FB3_8   7     I/O     O
(unused)              0       0     0   5     FB3_9   8     I/O     
(unused)              0       0     0   5     FB3_10        (b)     
ipl<2>                1       0     0   4     FB3_11  12    I/O     O
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0     0   5     FB3_14  13    I/O     I
oe                    1       0     0   4     FB3_15  14    I/O     O
(unused)              0       0     0   5     FB3_16  18    I/O     
(unused)              0       0     0   5     FB3_17  16    I/O     
(unused)              0       0     0   5     FB3_18        (b)     

Signals Used by Logic in Function Block
  1: duart_irq          2: rw               

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
ipl<1>               ........................................ 0
ipl<0>               ........................................ 0
ipl<2>               X....................................... 1
oe                   .X...................................... 1
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               11/43
Number of signals used by logic mapping into function block:  11
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
berr                  2       0     0   3     FB4_2   19    I/O     O
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   20    I/O     
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   21    I/O     
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  22    I/O     
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
dtack_out             1       0     0   4     FB4_14  23    I/O     O
(unused)              0       0     0   5     FB4_15  27    I/O     
(unused)              0       0     0   5     FB4_16        (b)     
(unused)              0       0     0   5     FB4_17  28    I/O     I
(unused)              0       0     0   5     FB4_18        (b)     

Signals Used by Logic in Function Block
  1: BUS_ERR/berr_count<0>   5: as                 9: ram_odd_cs 
  2: BUS_ERR/berr_count<1>   6: berr              10: rom_evn_cs 
  3: BUS_ERR/berr_count<2>   7: duart_cs          11: rom_odd_cs 
  4: BUS_ERR/berr_count<3>   8: ram_evn_cs       

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
berr                 XXXXXX.................................. 6
dtack_out            ......XXXXX............................. 5
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FTCPE_BUS_ERR/berr_count0: FTCPE port map (BUS_ERR/berr_count(0),BUS_ERR/berr_count_T(0),e,'0','0');
BUS_ERR/berr_count_T(0) <= ((as AND NOT BUS_ERR/berr_count(0))
	OR (NOT BUS_ERR/berr_count(0) AND BUS_ERR/berr_count(1) AND 
	NOT BUS_ERR/berr_count(2) AND BUS_ERR/berr_count(3)));

FDCPE_BUS_ERR/berr_count1: FDCPE port map (BUS_ERR/berr_count(1),BUS_ERR/berr_count_D(1),e,'0','0');
BUS_ERR/berr_count_D(1) <= ((NOT as AND BUS_ERR/berr_count(0) AND 
	NOT BUS_ERR/berr_count(1))
	OR (NOT as AND NOT BUS_ERR/berr_count(0) AND 
	BUS_ERR/berr_count(1)));

FTCPE_BUS_ERR/berr_count2: FTCPE port map (BUS_ERR/berr_count(2),BUS_ERR/berr_count_T(2),e,'0','0');
BUS_ERR/berr_count_T(2) <= ((as AND BUS_ERR/berr_count(2))
	OR (NOT as AND BUS_ERR/berr_count(0) AND 
	BUS_ERR/berr_count(1)));

FTCPE_BUS_ERR/berr_count3: FTCPE port map (BUS_ERR/berr_count(3),BUS_ERR/berr_count_T(3),e,'0','0');
BUS_ERR/berr_count_T(3) <= ((as AND BUS_ERR/berr_count(3))
	OR (NOT as AND BUS_ERR/berr_count(0) AND 
	BUS_ERR/berr_count(1) AND BUS_ERR/berr_count(2)));

FTCPE_MEM_DECODER/as_count0: FTCPE port map (MEM_DECODER/as_count(0),'1',NOT as,'0','0',NOT MEM_DECODER/as_count(3));

FTCPE_MEM_DECODER/as_count1: FTCPE port map (MEM_DECODER/as_count(1),MEM_DECODER/as_count(0),NOT as,'0','0',NOT MEM_DECODER/as_count(3));

FTCPE_MEM_DECODER/as_count2: FTCPE port map (MEM_DECODER/as_count(2),MEM_DECODER/as_count_T(2),NOT as,'0','0',NOT MEM_DECODER/as_count(3));
MEM_DECODER/as_count_T(2) <= (MEM_DECODER/as_count(0) AND MEM_DECODER/as_count(1));

FTCPE_MEM_DECODER/as_count3: FTCPE port map (MEM_DECODER/as_count(3),MEM_DECODER/as_count_T(3),NOT as,'0','0',NOT MEM_DECODER/as_count(3));
MEM_DECODER/as_count_T(3) <= (MEM_DECODER/as_count(0) AND MEM_DECODER/as_count(1) AND 
	MEM_DECODER/as_count(2));

FDCPE_berr: FDCPE port map (berr,berr_D,e,'0','0');
berr_D <= ((NOT as AND NOT berr)
	OR (NOT as AND NOT BUS_ERR/berr_count(0) AND 
	BUS_ERR/berr_count(1) AND NOT BUS_ERR/berr_count(2) AND BUS_ERR/berr_count(3)));


dtack_out <= (duart_cs AND ram_evn_cs AND ram_odd_cs AND rom_evn_cs AND 
	rom_odd_cs);

FDCPE_duart_cs: FDCPE port map (duart_cs,duart_cs_D,NOT as,'0','0');
duart_cs_D <= (MEM_DECODER/as_count(3) AND a21 AND a17);


ipl(0) <= '0';


ipl(1) <= '0';


ipl(2) <= NOT duart_irq;


oe <= NOT rw;

FDCPE_ram_evn_cs: FDCPE port map (ram_evn_cs,ram_evn_cs_D,NOT as,'0','0');
ram_evn_cs_D <= (MEM_DECODER/as_count(3) AND NOT a21 AND NOT uds);

FDCPE_ram_odd_cs: FDCPE port map (ram_odd_cs,ram_odd_cs_D,NOT as,'0','0');
ram_odd_cs_D <= (MEM_DECODER/as_count(3) AND NOT a21 AND NOT lds);

FDCPE_rom_evn_cs: FDCPE port map (rom_evn_cs,rom_evn_cs_D,NOT as,'0','0');
rom_evn_cs_D <= ((NOT MEM_DECODER/as_count(3))
	OR (a21 AND NOT a17 AND NOT uds));

FDCPE_rom_odd_cs: FDCPE port map (rom_odd_cs,rom_odd_cs_D,NOT as,'0','0');
rom_odd_cs_D <= ((NOT MEM_DECODER/as_count(3))
	OR (a21 AND NOT a17 AND NOT lds));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-5-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5         XC9572XL-5-VQ44     29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 dtack_out                     
  2 KPR                              24 TDO                           
  3 KPR                              25 GND                           
  4 GND                              26 VCC                           
  5 ipl<1>                           27 KPR                           
  6 a21                              28 uds                           
  7 ipl<0>                           29 rom_evn_cs                    
  8 KPR                              30 KPR                           
  9 TDI                              31 rom_odd_cs                    
 10 TMS                              32 duart_irq                     
 11 TCK                              33 lds                           
 12 ipl<2>                           34 rw                            
 13 a17                              35 VCC                           
 14 oe                               36 KPR                           
 15 VCC                              37 ram_odd_cs                    
 16 KPR                              38 KPR                           
 17 GND                              39 duart_cs                      
 18 KPR                              40 KPR                           
 19 berr                             41 KPR                           
 20 KPR                              42 ram_evn_cs                    
 21 KPR                              43 as                            
 22 KPR                              44 e                             


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-5-VQ44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
