

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Wed Jun 14 06:52:57 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_float
* Solution:       matmul_5b_16x16
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.44|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4167|  4167|  4168|  4168|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- L_col   |  4165|  4165|        86|         16|          1|   256|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    111|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    345|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    674|
|Register         |        -|      -|    1376|    299|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1724|   1429|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |matmul_hw_fadd_32dEe_U1  |matmul_hw_fadd_32dEe  |        0|      2|  205|  205|
    |matmul_hw_fmul_32eOg_U2  |matmul_hw_fmul_32eOg  |        0|      3|  143|  140|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  348|  345|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_436_p2               |     +    |      0|  0|  10|          10|          10|
    |exitcond_flatten_fu_661_p2  |   icmp   |      0|  0|   4|           9|          10|
    |exitcond_fu_667_p2          |   icmp   |      0|  0|   3|           5|           6|
    |tmp_11_fu_783_p2            |    or    |      0|  0|  12|           8|           3|
    |tmp_13_fu_807_p2            |    or    |      0|  0|  12|           8|           3|
    |tmp_15_fu_828_p2            |    or    |      0|  0|  12|           8|           3|
    |tmp_17_fu_856_p2            |    or    |      0|  0|  12|           8|           3|
    |tmp_4_fu_709_p2             |    or    |      0|  0|  12|           8|           1|
    |tmp_7_fu_734_p2             |    or    |      0|  0|  12|           8|           2|
    |tmp_9_fu_758_p2             |    or    |      0|  0|  12|           8|           2|
    |j_mid2_fu_673_p3            |  select  |      0|  0|   5|           1|           1|
    |tmp_mid2_v_fu_681_p3        |  select  |      0|  0|   5|           1|           5|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 111|          82|          49|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |a_0_Addr_A_orig               |   64|          9|   32|        288|
    |a_1_Addr_A_orig               |   64|          9|   32|        288|
    |ap_NS_fsm                     |   15|         19|    1|         19|
    |ap_enable_reg_pp0_iter5       |    1|          2|    1|          2|
    |b_0_Addr_A_orig               |   64|          9|   32|        288|
    |b_1_Addr_A_orig               |   64|          9|   32|        288|
    |c_WEN_A                       |    4|          2|    4|          8|
    |grp_fu_436_p0                 |   20|          9|   10|         90|
    |grp_fu_436_p1                 |   20|          8|   10|         80|
    |grp_fu_488_p0                 |   32|          7|   32|        224|
    |grp_fu_488_p1                 |  160|         17|   32|        544|
    |grp_fu_545_p0                 |   64|         10|   32|        320|
    |grp_fu_545_p1                 |   64|         10|   32|        320|
    |i_phi_fu_418_p4               |    5|          2|    5|         10|
    |i_reg_414                     |    5|          2|    5|         10|
    |indvar_flatten_phi_fu_406_p4  |    9|          2|    9|         18|
    |indvar_flatten_reg_402        |    9|          2|    9|         18|
    |j_phi_fu_429_p4               |    5|          2|    5|         10|
    |j_reg_425                     |    5|          2|    5|         10|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  674|        132|  320|       2835|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |a_1_load_1_reg_1001                         |  32|   0|   32|          0|
    |a_1_load_2_reg_1036                         |  32|   0|   32|          0|
    |a_1_load_3_reg_1071                         |  32|   0|   32|          0|
    |a_1_load_4_reg_1106                         |  32|   0|   32|          0|
    |a_1_load_5_reg_1141                         |  32|   0|   32|          0|
    |a_1_load_6_reg_1176                         |  32|   0|   32|          0|
    |a_1_load_7_reg_1191                         |  32|   0|   32|          0|
    |a_1_load_reg_971                            |  32|   0|   32|          0|
    |ap_CS_fsm                                   |  18|   0|   18|          0|
    |ap_enable_reg_pp0_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_6_4_reg_1186  |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_6_5_reg_1201  |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_6_6_reg_1206  |  32|   0|   32|          0|
    |b_1_load_1_reg_1006                         |  32|   0|   32|          0|
    |b_1_load_2_reg_1041                         |  32|   0|   32|          0|
    |b_1_load_3_reg_1076                         |  32|   0|   32|          0|
    |b_1_load_4_reg_1111                         |  32|   0|   32|          0|
    |b_1_load_5_reg_1146                         |  32|   0|   32|          0|
    |b_1_load_6_reg_1181                         |  32|   0|   32|          0|
    |b_1_load_7_reg_1196                         |  32|   0|   32|          0|
    |b_1_load_reg_976                            |  32|   0|   32|          0|
    |exitcond_flatten_reg_898                    |   1|   0|    1|          0|
    |i_reg_414                                   |   5|   0|    5|          0|
    |indvar_flatten_next_reg_447                 |   9|   0|    9|          0|
    |indvar_flatten_reg_402                      |   9|   0|    9|          0|
    |j_1_reg_452                                 |   5|   0|    5|          0|
    |j_mid2_reg_902                              |   5|   0|    5|          0|
    |j_reg_425                                   |   5|   0|    5|          0|
    |reg_635                                     |  32|   0|   32|          0|
    |reg_640                                     |  32|   0|   32|          0|
    |reg_645                                     |  32|   0|   32|          0|
    |reg_650                                     |  32|   0|   32|          0|
    |reg_655                                     |  32|   0|   32|          0|
    |tmp_26_reg_467                              |   8|   0|    8|          0|
    |tmp_27_reg_478                              |  10|   0|   10|          0|
    |tmp_2_cast3_reg_1021                        |   5|   0|    7|          2|
    |tmp_6_10_reg_1231                           |  32|   0|   32|          0|
    |tmp_6_11_reg_1236                           |  32|   0|   32|          0|
    |tmp_6_12_reg_1241                           |  32|   0|   32|          0|
    |tmp_6_13_reg_1246                           |  32|   0|   32|          0|
    |tmp_6_14_reg_1251                           |  32|   0|   32|          0|
    |tmp_6_1_reg_1101                            |  32|   0|   32|          0|
    |tmp_6_2_reg_1136                            |  32|   0|   32|          0|
    |tmp_6_3_reg_1171                            |  32|   0|   32|          0|
    |tmp_6_4_reg_1186                            |  32|   0|   32|          0|
    |tmp_6_5_reg_1201                            |  32|   0|   32|          0|
    |tmp_6_6_reg_1206                            |  32|   0|   32|          0|
    |tmp_6_7_reg_1211                            |  32|   0|   32|          0|
    |tmp_6_8_reg_1216                            |  32|   0|   32|          0|
    |tmp_6_9_reg_1221                            |  32|   0|   32|          0|
    |tmp_6_reg_1066                              |  32|   0|   32|          0|
    |tmp_6_s_reg_1226                            |  32|   0|   32|          0|
    |tmp_mid2_v_reg_914                          |   5|   0|    5|          0|
    |tmp_reg_920                                 |   5|   0|    8|          3|
    |exitcond_flatten_reg_898                    |   0|   1|    1|          0|
    |tmp_27_reg_478                              |   0|  10|   10|          0|
    |tmp_6_10_reg_1231                           |   0|  32|   32|          0|
    |tmp_6_11_reg_1236                           |   0|  32|   32|          0|
    |tmp_6_12_reg_1241                           |   0|  32|   32|          0|
    |tmp_6_13_reg_1246                           |   0|  32|   32|          0|
    |tmp_6_14_reg_1251                           |   0|  32|   32|          0|
    |tmp_6_7_reg_1211                            |   0|  32|   32|          0|
    |tmp_6_8_reg_1216                            |   0|  32|   32|          0|
    |tmp_6_9_reg_1221                            |   0|  32|   32|          0|
    |tmp_6_s_reg_1226                            |   0|  32|   32|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |1376| 299| 1680|          5|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
|b_0_Addr_A  | out |   32|    bram    |      b_0     |     array    |
|b_0_EN_A    | out |    1|    bram    |      b_0     |     array    |
|b_0_WEN_A   | out |    4|    bram    |      b_0     |     array    |
|b_0_Din_A   | out |   32|    bram    |      b_0     |     array    |
|b_0_Dout_A  |  in |   32|    bram    |      b_0     |     array    |
|b_0_Clk_A   | out |    1|    bram    |      b_0     |     array    |
|b_0_Rst_A   | out |    1|    bram    |      b_0     |     array    |
|b_1_Addr_A  | out |   32|    bram    |      b_1     |     array    |
|b_1_EN_A    | out |    1|    bram    |      b_1     |     array    |
|b_1_WEN_A   | out |    4|    bram    |      b_1     |     array    |
|b_1_Din_A   | out |   32|    bram    |      b_1     |     array    |
|b_1_Dout_A  |  in |   32|    bram    |      b_1     |     array    |
|b_1_Clk_A   | out |    1|    bram    |      b_1     |     array    |
|b_1_Rst_A   | out |    1|    bram    |      b_1     |     array    |
|c_Addr_A    | out |   32|    bram    |       c      |     array    |
|c_EN_A      | out |    1|    bram    |       c      |     array    |
|c_WEN_A     | out |    4|    bram    |       c      |     array    |
|c_Din_A     | out |   32|    bram    |       c      |     array    |
|c_Dout_A    |  in |   32|    bram    |       c      |     array    |
|c_Clk_A     | out |    1|    bram    |       c      |     array    |
|c_Rst_A     | out |    1|    bram    |       c      |     array    |
+------------+-----+-----+------------+--------------+--------------+

