<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › nouveau › nv10_fb.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>nv10_fb.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;drm.h&quot;</span>
<span class="cp">#include &quot;nouveau_drv.h&quot;</span>
<span class="cp">#include &quot;nouveau_drm.h&quot;</span>

<span class="kt">void</span>
<span class="nf">nv10_fb_init_tile_region</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">addr</span><span class="p">,</span>
			 <span class="kt">uint32_t</span> <span class="n">size</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">pitch</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_tile_reg</span> <span class="o">*</span><span class="n">tile</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">tile</span><span class="p">.</span><span class="n">reg</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

	<span class="n">tile</span><span class="o">-&gt;</span><span class="n">addr</span>  <span class="o">=</span> <span class="mh">0x80000000</span> <span class="o">|</span> <span class="n">addr</span><span class="p">;</span>
	<span class="n">tile</span><span class="o">-&gt;</span><span class="n">limit</span> <span class="o">=</span> <span class="n">max</span><span class="p">(</span><span class="mi">1u</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">size</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">tile</span><span class="o">-&gt;</span><span class="n">pitch</span> <span class="o">=</span> <span class="n">pitch</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nv10_fb_free_tile_region</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_tile_reg</span> <span class="o">*</span><span class="n">tile</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">tile</span><span class="p">.</span><span class="n">reg</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

	<span class="n">tile</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">=</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">limit</span> <span class="o">=</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">pitch</span> <span class="o">=</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">zcomp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nv10_fb_set_tile_region</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_tile_reg</span> <span class="o">*</span><span class="n">tile</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">tile</span><span class="p">.</span><span class="n">reg</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PFB_TLIMIT</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">limit</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PFB_TSIZE</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">pitch</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PFB_TILE</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv1a_fb_vram_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">bridge</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">mem</span><span class="p">,</span> <span class="n">mib</span><span class="p">;</span>

	<span class="n">bridge</span> <span class="o">=</span> <span class="n">pci_get_bus_and_slot</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">PCI_DEVFN</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">bridge</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no bridge device</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">==</span> <span class="mh">0x1a</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">bridge</span><span class="p">,</span> <span class="mh">0x7c</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mem</span><span class="p">);</span>
		<span class="n">mib</span> <span class="o">=</span> <span class="p">((</span><span class="n">mem</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">31</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">bridge</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mem</span><span class="p">);</span>
		<span class="n">mib</span> <span class="o">=</span> <span class="p">((</span><span class="n">mem</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">127</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_size</span> <span class="o">=</span> <span class="n">mib</span> <span class="o">*</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv10_fb_vram_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">fifo_data</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFB_FIFO_DATA</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">cfg0</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100200</span><span class="p">);</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_size</span> <span class="o">=</span> <span class="n">fifo_data</span> <span class="o">&amp;</span> <span class="n">NV10_PFB_FIFO_DATA_RAM_AMOUNT_MB_MASK</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cfg0</span> <span class="o">&amp;</span> <span class="mh">0x00000001</span><span class="p">)</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_type</span> <span class="o">=</span> <span class="n">NV_MEM_TYPE_DDR1</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_type</span> <span class="o">=</span> <span class="n">NV_MEM_TYPE_SDRAM</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv10_fb_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_fb_engine</span> <span class="o">*</span><span class="n">pfb</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">engine</span><span class="p">.</span><span class="n">fb</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Turn all the tiling regions off. */</span>
	<span class="n">pfb</span><span class="o">-&gt;</span><span class="n">num_tiles</span> <span class="o">=</span> <span class="n">NV10_PFB_TILE__SIZE</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">pfb</span><span class="o">-&gt;</span><span class="n">num_tiles</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">pfb</span><span class="o">-&gt;</span><span class="n">set_tile_region</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nv10_fb_takedown</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_fb_engine</span> <span class="o">*</span><span class="n">pfb</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">engine</span><span class="p">.</span><span class="n">fb</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">pfb</span><span class="o">-&gt;</span><span class="n">num_tiles</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">pfb</span><span class="o">-&gt;</span><span class="n">free_tile_region</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
