Library IEEE;
use IEEE.STD_logic_1164.ALL;

ENTITY LAB2 is
	port(CLK 	:IN STD_LOGIC;
		  RESET  :IN STD_LOGIC;
		  OUTPUT :OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
	END LAB2;
	
	
ARCHITECTURE BEHAVIOR OF LAB2 IS

SIGNAL C : std_logic_vector(7 DOWNTO 0);

BEGIN 

	IF (RESET = '0') THEN
		OUTPUT = "0x00";
	ELSE 
		C + 1;
	END IF;
	
	IF RISING_EDGE(CLK) THEN 
		OUTPUT <= C;
	END IF;
END BEHAVIOR;