<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.0" title="camera64x64_dummy" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="camera64x64_dummy" top="camera64x64_dummy"/>
        <Source name="../camera64x64_dummy/spi_detector.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../camera64x64_dummy/pulse_gen.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../camera64x64_dummy/nbit_counter.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../camera64x64_dummy/camera64x64-dummy.v" type="Verilog" type_short="Verilog">
            <Options top_module="camera64x64_dummy"/>
        </Source>
        <Source name="constraint.ldc" type="LSE Design Constraints File" type_short="LDC">
            <Options/>
        </Source>
        <Source name="constraint.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="camera64x64_dummy1.sty"/>
</RadiantProject>
