INFO: [VRFC 10-163] Analyzing VHDL file "D:/Anidipta_002/full_adder_bh/full_adder_bh.srcs/sources_1/new/FULL_ADDER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FULL_ADDER
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Anidipta_002/full_adder_bh/full_adder_bh.srcs/sim_1/new/full_adder_gate_flow.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder_gate_flow
