

================================================================
== Vitis HLS Report for 'Loop_1_proc1_Pipeline_ps_i'
================================================================
* Date:           Wed Apr 12 06:48:24 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.210 us|  0.210 us|   21|   21|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- ps_i    |       19|       19|         5|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    649|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   48|    2640|    800|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     691|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   48|    3331|   1517|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   21|       3|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+-----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U19  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U20  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U21  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U22  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U23  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U24  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U25  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U26  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U27  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U28  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U29  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U30  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U31  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U32  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U33  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U34  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |Total                   |                    |        0|  48| 2640| 800|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |AB_10_d0             |         +|   0|  0|  39|          32|          32|
    |AB_11_d0             |         +|   0|  0|  39|          32|          32|
    |AB_12_d0             |         +|   0|  0|  39|          32|          32|
    |AB_13_d0             |         +|   0|  0|  39|          32|          32|
    |AB_14_d0             |         +|   0|  0|  39|          32|          32|
    |AB_15_d0             |         +|   0|  0|  39|          32|          32|
    |AB_1_d0              |         +|   0|  0|  39|          32|          32|
    |AB_2_d0              |         +|   0|  0|  39|          32|          32|
    |AB_3_d0              |         +|   0|  0|  39|          32|          32|
    |AB_4_d0              |         +|   0|  0|  39|          32|          32|
    |AB_5_d0              |         +|   0|  0|  39|          32|          32|
    |AB_6_d0              |         +|   0|  0|  39|          32|          32|
    |AB_7_d0              |         +|   0|  0|  39|          32|          32|
    |AB_8_d0              |         +|   0|  0|  39|          32|          32|
    |AB_9_d0              |         +|   0|  0|  39|          32|          32|
    |AB_d0                |         +|   0|  0|  39|          32|          32|
    |add_ln26_fu_507_p2   |         +|   0|  0|  13|           5|           1|
    |icmp_ln26_fu_501_p2  |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 649|         523|         521|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    5|         10|
    |i_fu_98                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |AB_10_addr_reg_941                |   4|   0|    4|          0|
    |AB_11_addr_reg_952                |   4|   0|    4|          0|
    |AB_12_addr_reg_963                |   4|   0|    4|          0|
    |AB_13_addr_reg_974                |   4|   0|    4|          0|
    |AB_14_addr_reg_985                |   4|   0|    4|          0|
    |AB_15_addr_reg_996                |   4|   0|    4|          0|
    |AB_1_addr_reg_842                 |   4|   0|    4|          0|
    |AB_2_addr_reg_853                 |   4|   0|    4|          0|
    |AB_3_addr_reg_864                 |   4|   0|    4|          0|
    |AB_4_addr_reg_875                 |   4|   0|    4|          0|
    |AB_5_addr_reg_886                 |   4|   0|    4|          0|
    |AB_6_addr_reg_897                 |   4|   0|    4|          0|
    |AB_7_addr_reg_908                 |   4|   0|    4|          0|
    |AB_8_addr_reg_919                 |   4|   0|    4|          0|
    |AB_9_addr_reg_930                 |   4|   0|    4|          0|
    |AB_addr_reg_831                   |   4|   0|    4|          0|
    |A_load_reg_811                    |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_1_reg_797                       |   5|   0|    5|          0|
    |i_fu_98                           |   5|   0|    5|          0|
    |mul_ln28_10_reg_947               |  32|   0|   32|          0|
    |mul_ln28_11_reg_958               |  32|   0|   32|          0|
    |mul_ln28_12_reg_969               |  32|   0|   32|          0|
    |mul_ln28_13_reg_980               |  32|   0|   32|          0|
    |mul_ln28_14_reg_991               |  32|   0|   32|          0|
    |mul_ln28_15_reg_1002              |  32|   0|   32|          0|
    |mul_ln28_1_reg_848                |  32|   0|   32|          0|
    |mul_ln28_2_reg_859                |  32|   0|   32|          0|
    |mul_ln28_3_reg_870                |  32|   0|   32|          0|
    |mul_ln28_4_reg_881                |  32|   0|   32|          0|
    |mul_ln28_5_reg_892                |  32|   0|   32|          0|
    |mul_ln28_6_reg_903                |  32|   0|   32|          0|
    |mul_ln28_7_reg_914                |  32|   0|   32|          0|
    |mul_ln28_8_reg_925                |  32|   0|   32|          0|
    |mul_ln28_9_reg_936                |  32|   0|   32|          0|
    |mul_ln28_reg_837                  |  32|   0|   32|          0|
    |i_1_reg_797                       |  64|  32|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 691|  32|  632|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+----------------+-----+-----+------------+----------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_ps_i|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_ps_i|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_ps_i|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_ps_i|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_ps_i|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_ps_i|  return value|
|zext_ln23       |   in|    6|     ap_none|                   zext_ln23|        scalar|
|AB_15_address0  |  out|    4|   ap_memory|                       AB_15|         array|
|AB_15_ce0       |  out|    1|   ap_memory|                       AB_15|         array|
|AB_15_we0       |  out|    1|   ap_memory|                       AB_15|         array|
|AB_15_d0        |  out|   32|   ap_memory|                       AB_15|         array|
|AB_15_address1  |  out|    4|   ap_memory|                       AB_15|         array|
|AB_15_ce1       |  out|    1|   ap_memory|                       AB_15|         array|
|AB_15_q1        |   in|   32|   ap_memory|                       AB_15|         array|
|AB_14_address0  |  out|    4|   ap_memory|                       AB_14|         array|
|AB_14_ce0       |  out|    1|   ap_memory|                       AB_14|         array|
|AB_14_we0       |  out|    1|   ap_memory|                       AB_14|         array|
|AB_14_d0        |  out|   32|   ap_memory|                       AB_14|         array|
|AB_14_address1  |  out|    4|   ap_memory|                       AB_14|         array|
|AB_14_ce1       |  out|    1|   ap_memory|                       AB_14|         array|
|AB_14_q1        |   in|   32|   ap_memory|                       AB_14|         array|
|AB_13_address0  |  out|    4|   ap_memory|                       AB_13|         array|
|AB_13_ce0       |  out|    1|   ap_memory|                       AB_13|         array|
|AB_13_we0       |  out|    1|   ap_memory|                       AB_13|         array|
|AB_13_d0        |  out|   32|   ap_memory|                       AB_13|         array|
|AB_13_address1  |  out|    4|   ap_memory|                       AB_13|         array|
|AB_13_ce1       |  out|    1|   ap_memory|                       AB_13|         array|
|AB_13_q1        |   in|   32|   ap_memory|                       AB_13|         array|
|AB_12_address0  |  out|    4|   ap_memory|                       AB_12|         array|
|AB_12_ce0       |  out|    1|   ap_memory|                       AB_12|         array|
|AB_12_we0       |  out|    1|   ap_memory|                       AB_12|         array|
|AB_12_d0        |  out|   32|   ap_memory|                       AB_12|         array|
|AB_12_address1  |  out|    4|   ap_memory|                       AB_12|         array|
|AB_12_ce1       |  out|    1|   ap_memory|                       AB_12|         array|
|AB_12_q1        |   in|   32|   ap_memory|                       AB_12|         array|
|AB_11_address0  |  out|    4|   ap_memory|                       AB_11|         array|
|AB_11_ce0       |  out|    1|   ap_memory|                       AB_11|         array|
|AB_11_we0       |  out|    1|   ap_memory|                       AB_11|         array|
|AB_11_d0        |  out|   32|   ap_memory|                       AB_11|         array|
|AB_11_address1  |  out|    4|   ap_memory|                       AB_11|         array|
|AB_11_ce1       |  out|    1|   ap_memory|                       AB_11|         array|
|AB_11_q1        |   in|   32|   ap_memory|                       AB_11|         array|
|AB_10_address0  |  out|    4|   ap_memory|                       AB_10|         array|
|AB_10_ce0       |  out|    1|   ap_memory|                       AB_10|         array|
|AB_10_we0       |  out|    1|   ap_memory|                       AB_10|         array|
|AB_10_d0        |  out|   32|   ap_memory|                       AB_10|         array|
|AB_10_address1  |  out|    4|   ap_memory|                       AB_10|         array|
|AB_10_ce1       |  out|    1|   ap_memory|                       AB_10|         array|
|AB_10_q1        |   in|   32|   ap_memory|                       AB_10|         array|
|AB_9_address0   |  out|    4|   ap_memory|                        AB_9|         array|
|AB_9_ce0        |  out|    1|   ap_memory|                        AB_9|         array|
|AB_9_we0        |  out|    1|   ap_memory|                        AB_9|         array|
|AB_9_d0         |  out|   32|   ap_memory|                        AB_9|         array|
|AB_9_address1   |  out|    4|   ap_memory|                        AB_9|         array|
|AB_9_ce1        |  out|    1|   ap_memory|                        AB_9|         array|
|AB_9_q1         |   in|   32|   ap_memory|                        AB_9|         array|
|AB_8_address0   |  out|    4|   ap_memory|                        AB_8|         array|
|AB_8_ce0        |  out|    1|   ap_memory|                        AB_8|         array|
|AB_8_we0        |  out|    1|   ap_memory|                        AB_8|         array|
|AB_8_d0         |  out|   32|   ap_memory|                        AB_8|         array|
|AB_8_address1   |  out|    4|   ap_memory|                        AB_8|         array|
|AB_8_ce1        |  out|    1|   ap_memory|                        AB_8|         array|
|AB_8_q1         |   in|   32|   ap_memory|                        AB_8|         array|
|AB_7_address0   |  out|    4|   ap_memory|                        AB_7|         array|
|AB_7_ce0        |  out|    1|   ap_memory|                        AB_7|         array|
|AB_7_we0        |  out|    1|   ap_memory|                        AB_7|         array|
|AB_7_d0         |  out|   32|   ap_memory|                        AB_7|         array|
|AB_7_address1   |  out|    4|   ap_memory|                        AB_7|         array|
|AB_7_ce1        |  out|    1|   ap_memory|                        AB_7|         array|
|AB_7_q1         |   in|   32|   ap_memory|                        AB_7|         array|
|AB_6_address0   |  out|    4|   ap_memory|                        AB_6|         array|
|AB_6_ce0        |  out|    1|   ap_memory|                        AB_6|         array|
|AB_6_we0        |  out|    1|   ap_memory|                        AB_6|         array|
|AB_6_d0         |  out|   32|   ap_memory|                        AB_6|         array|
|AB_6_address1   |  out|    4|   ap_memory|                        AB_6|         array|
|AB_6_ce1        |  out|    1|   ap_memory|                        AB_6|         array|
|AB_6_q1         |   in|   32|   ap_memory|                        AB_6|         array|
|AB_5_address0   |  out|    4|   ap_memory|                        AB_5|         array|
|AB_5_ce0        |  out|    1|   ap_memory|                        AB_5|         array|
|AB_5_we0        |  out|    1|   ap_memory|                        AB_5|         array|
|AB_5_d0         |  out|   32|   ap_memory|                        AB_5|         array|
|AB_5_address1   |  out|    4|   ap_memory|                        AB_5|         array|
|AB_5_ce1        |  out|    1|   ap_memory|                        AB_5|         array|
|AB_5_q1         |   in|   32|   ap_memory|                        AB_5|         array|
|AB_4_address0   |  out|    4|   ap_memory|                        AB_4|         array|
|AB_4_ce0        |  out|    1|   ap_memory|                        AB_4|         array|
|AB_4_we0        |  out|    1|   ap_memory|                        AB_4|         array|
|AB_4_d0         |  out|   32|   ap_memory|                        AB_4|         array|
|AB_4_address1   |  out|    4|   ap_memory|                        AB_4|         array|
|AB_4_ce1        |  out|    1|   ap_memory|                        AB_4|         array|
|AB_4_q1         |   in|   32|   ap_memory|                        AB_4|         array|
|AB_3_address0   |  out|    4|   ap_memory|                        AB_3|         array|
|AB_3_ce0        |  out|    1|   ap_memory|                        AB_3|         array|
|AB_3_we0        |  out|    1|   ap_memory|                        AB_3|         array|
|AB_3_d0         |  out|   32|   ap_memory|                        AB_3|         array|
|AB_3_address1   |  out|    4|   ap_memory|                        AB_3|         array|
|AB_3_ce1        |  out|    1|   ap_memory|                        AB_3|         array|
|AB_3_q1         |   in|   32|   ap_memory|                        AB_3|         array|
|AB_2_address0   |  out|    4|   ap_memory|                        AB_2|         array|
|AB_2_ce0        |  out|    1|   ap_memory|                        AB_2|         array|
|AB_2_we0        |  out|    1|   ap_memory|                        AB_2|         array|
|AB_2_d0         |  out|   32|   ap_memory|                        AB_2|         array|
|AB_2_address1   |  out|    4|   ap_memory|                        AB_2|         array|
|AB_2_ce1        |  out|    1|   ap_memory|                        AB_2|         array|
|AB_2_q1         |   in|   32|   ap_memory|                        AB_2|         array|
|AB_1_address0   |  out|    4|   ap_memory|                        AB_1|         array|
|AB_1_ce0        |  out|    1|   ap_memory|                        AB_1|         array|
|AB_1_we0        |  out|    1|   ap_memory|                        AB_1|         array|
|AB_1_d0         |  out|   32|   ap_memory|                        AB_1|         array|
|AB_1_address1   |  out|    4|   ap_memory|                        AB_1|         array|
|AB_1_ce1        |  out|    1|   ap_memory|                        AB_1|         array|
|AB_1_q1         |   in|   32|   ap_memory|                        AB_1|         array|
|AB_address0     |  out|    4|   ap_memory|                          AB|         array|
|AB_ce0          |  out|    1|   ap_memory|                          AB|         array|
|AB_we0          |  out|    1|   ap_memory|                          AB|         array|
|AB_d0           |  out|   32|   ap_memory|                          AB|         array|
|AB_address1     |  out|    4|   ap_memory|                          AB|         array|
|AB_ce1          |  out|    1|   ap_memory|                          AB|         array|
|AB_q1           |   in|   32|   ap_memory|                          AB|         array|
|tempB_a         |   in|   32|     ap_none|                     tempB_a|        scalar|
|tempB_a_1       |   in|   32|     ap_none|                   tempB_a_1|        scalar|
|tmp_14          |   in|   32|     ap_none|                      tmp_14|        scalar|
|tmp_15          |   in|   32|     ap_none|                      tmp_15|        scalar|
|tmp_16          |   in|   32|     ap_none|                      tmp_16|        scalar|
|tmp_17          |   in|   32|     ap_none|                      tmp_17|        scalar|
|tmp_18          |   in|   32|     ap_none|                      tmp_18|        scalar|
|tmp_19          |   in|   32|     ap_none|                      tmp_19|        scalar|
|tmp_20          |   in|   32|     ap_none|                      tmp_20|        scalar|
|tmp_21          |   in|   32|     ap_none|                      tmp_21|        scalar|
|tmp_22          |   in|   32|     ap_none|                      tmp_22|        scalar|
|tmp_23          |   in|   32|     ap_none|                      tmp_23|        scalar|
|tmp_24          |   in|   32|     ap_none|                      tmp_24|        scalar|
|tmp_25          |   in|   32|     ap_none|                      tmp_25|        scalar|
|trunc_ln145_2   |   in|   32|     ap_none|               trunc_ln145_2|        scalar|
|trunc_ln145_3   |   in|   32|     ap_none|               trunc_ln145_3|        scalar|
|A_address0      |  out|   10|   ap_memory|                           A|         array|
|A_ce0           |  out|    1|   ap_memory|                           A|         array|
|A_q0            |   in|   32|   ap_memory|                           A|         array|
+----------------+-----+-----+------------+----------------------------+--------------+

