C:/Users/COJEDADESILVA/Downloads/fpga_dev_board_test/fpga_dev_board_test/source/impl_1/top.sv {2 {vlog -work work -vopt -sv -stats=none C:/Users/COJEDADESILVA/Downloads/fpga_dev_board_test/fpga_dev_board_test/source/impl_1/top.sv
Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
-- Compiling module top
** Warning: C:/Users/COJEDADESILVA/Downloads/fpga_dev_board_test/fpga_dev_board_test/source/impl_1/top.sv(2): (vlog-13314) Defaulting port 's' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	top

} {} {}} C:/Users/COJEDADESILVA/Downloads/fpga_dev_board_test/fpga_dev_board_test/source/impl_1/lab1_co.sv {2 {vlog -work work -vopt -sv -stats=none C:/Users/COJEDADESILVA/Downloads/fpga_dev_board_test/fpga_dev_board_test/source/impl_1/lab1_co.sv
Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
-- Compiling module lab1_co
** Warning: C:/Users/COJEDADESILVA/Downloads/fpga_dev_board_test/fpga_dev_board_test/source/impl_1/lab1_co.sv(9): (vlog-13314) Defaulting port 's' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	lab1_co

} {} {}} C:/Users/COJEDADESILVA/Downloads/fpga_dev_board_test/fpga_dev_board_test/source/impl_1/leds_co.sv {2 {vlog -work work -vopt -sv -stats=none C:/Users/COJEDADESILVA/Downloads/fpga_dev_board_test/fpga_dev_board_test/source/impl_1/leds_co.sv
Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
-- Compiling module leds_co
** Warning: C:/Users/COJEDADESILVA/Downloads/fpga_dev_board_test/fpga_dev_board_test/source/impl_1/leds_co.sv(2): (vlog-13314) Defaulting port 's' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	leds_co

} {} {}} C:/Users/COJEDADESILVA/Downloads/testbench.sv {2 {vlog -work work -vopt -sv -stats=none C:/Users/COJEDADESILVA/Downloads/testbench.sv
Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
-- Compiling module testbench
** Warning: C:/Users/COJEDADESILVA/Downloads/testbench.sv(61): (vlog-2244) Variable 'testvectors' is implicitly static. You must either explicitly declare it as static or automatic
or remove the initialization in the declaration of variable.
** Warning: C:/Users/COJEDADESILVA/Downloads/testbench.sv(61): (vlog-13174) Illegal assignment pattern. The number of elements (16) doesn't match with the type's width (13).

Top level modules:
	testbench

} {} {}}
