#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Mon Aug 21 01:01:40 2023
# Process ID: 12672
# Current directory: D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11200 D:\Materiale_pentru_facultate\Licenta\Anul_4\Semestrul_1\P3\Block_Design\Block_Design.xpr
# Log file: D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/vivado.log
# Journal file: D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design\vivado.jou
# Running On: DESKTOP-7P0D6RH, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 10, Host memory: 16836 MB
#-----------------------------------------------------------
start_gui
open_project D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/Materiale_pentru_facultate/Anul_4/Semestrul_1/P3/Block_Design' since last save.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Florin/AppData/Roaming/Xilinx/Vivado/2022.1.2/xhub/board_store/xilinx_board_store'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/ip_repo/FPU_IP_Slave_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2023.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'Block_Design.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
Block_Design_clk_wiz_0_0
Block_Design_dlmb_bram_if_cntlr_0
Block_Design_ilmb_bram_if_cntlr_0
Block_Design_axi_uartlite_0_0
Block_Design_mdm_1_0
Block_Design_lmb_bram_0
Block_Design_xbar_0
Block_Design_rst_clk_wiz_0_100M_0
Block_Design_microblaze_0_0
Block_Design_microblaze_0_axi_periph_0

INFO: [Project 1-230] Project 'Block_Design.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 1546.875 ; gain = 340.273
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {Block_Design_lmb_bram_0 Block_Design_ilmb_bram_if_cntlr_0 Block_Design_rst_clk_wiz_0_100M_0 Block_Design_mdm_1_0 Block_Design_dlmb_bram_if_cntlr_0 Block_Design_microblaze_0_0 Block_Design_axi_uartlite_0_0 Block_Design_microblaze_0_axi_periph_0 Block_Design_clk_wiz_0_0}] -log ip_upgrade.log
Reading block design file <D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.srcs/sources_1/bd/Block_Design/Block_Design.bd>...
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- Florin:user:FPU_IP_Slave:1.0 - FPU_IP_Slave_0
Successfully read diagram <Block_Design> from block design file <D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.srcs/sources_1/bd/Block_Design/Block_Design.bd>
Upgrading 'D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.srcs/sources_1/bd/Block_Design/Block_Design.bd'
WARNING: [IP_Flow 19-4050] The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.
WARNING: [IP_Flow 19-3932] Unable to set the value 'usb_uart' on parameter 'UARTLITE BOARD INTERFACE' due to the following failure - 
Value 'usb_uart' is out of the range for parameter 'UARTLITE BOARD INTERFACE(UARTLITE_BOARD_INTERFACE)' for BD Cell 'Block_Design_axi_uartlite_0_0' . Valid values are - Custom
. Restoring to an old valid value of 'Custom'
INFO: [IP_Flow 19-3422] Upgraded Block_Design_axi_uartlite_0_0 (AXI Uartlite 2.0) from revision 31 to revision 32
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [IP_Flow 19-3422] Upgraded Block_Design_clk_wiz_0_0 (Clocking Wizard 6.0) from revision 11 to revision 12
INFO: [IP_Flow 19-3422] Upgraded Block_Design_dlmb_bram_if_cntlr_0 (LMB BRAM Controller 4.0) from revision 21 to revision 22
WARNING: [IP_Flow 19-5892] Upgrade has added address block 'SLMB4/Mem'
WARNING: [IP_Flow 19-5892] Upgrade has added address block 'SLMB5/Mem'
WARNING: [IP_Flow 19-5892] Upgrade has added address block 'SLMB6/Mem'
WARNING: [IP_Flow 19-5892] Upgrade has added address block 'SLMB7/Mem'
WARNING: [IP_Flow 19-5891] Detected addressing differences while upgrading 'Block_Design_dlmb_bram_if_cntlr_0'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded Block_Design_ilmb_bram_if_cntlr_0 (LMB BRAM Controller 4.0) from revision 21 to revision 22
WARNING: [IP_Flow 19-5892] Upgrade has added address block 'SLMB4/Mem'
WARNING: [IP_Flow 19-5892] Upgrade has added address block 'SLMB5/Mem'
WARNING: [IP_Flow 19-5892] Upgrade has added address block 'SLMB6/Mem'
WARNING: [IP_Flow 19-5892] Upgrade has added address block 'SLMB7/Mem'
WARNING: [IP_Flow 19-5891] Detected addressing differences while upgrading 'Block_Design_ilmb_bram_if_cntlr_0'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded Block_Design_lmb_bram_0 (Block Memory Generator 8.4) from revision 5 to revision 6
INFO: [IP_Flow 19-3422] Upgraded Block_Design_mdm_1_0 (MicroBlaze Debug Module (MDM) 3.2) from revision 23 to revision 24
INFO: [IP_Flow 19-3422] Upgraded Block_Design_microblaze_0_0 (MicroBlaze 11.0) from revision 10 to revision 11
INFO: [IP_Flow 19-3422] Upgraded Block_Design_microblaze_0_axi_periph_0 (AXI Interconnect 2.1) from revision 28 to revision 29
INFO: [IP_Flow 19-3420] Updated Block_Design_rst_clk_wiz_0_100M_0 to use current project options
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'Block_Design_axi_uartlite_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'Block_Design_dlmb_bram_if_cntlr_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'Block_Design_ilmb_bram_if_cntlr_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:\Materiale_pentru_facultate\Licenta\Anul_4\Semestrul_1\P3\Block_Design\Block_Design.srcs\sources_1\bd\Block_Design\Block_Design.bd> 
Wrote  : <D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.srcs/sources_1/bd/Block_Design/ui/bd_306fc770.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2022.141 ; gain = 104.176
export_ip_user_files -of_objects [get_ips {Block_Design_lmb_bram_0 Block_Design_ilmb_bram_if_cntlr_0 Block_Design_rst_clk_wiz_0_100M_0 Block_Design_mdm_1_0 Block_Design_dlmb_bram_if_cntlr_0 Block_Design_microblaze_0_0 Block_Design_axi_uartlite_0_0 Block_Design_microblaze_0_axi_periph_0 Block_Design_clk_wiz_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.srcs/sources_1/bd/Block_Design/Block_Design.bd]
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <D:\Materiale_pentru_facultate\Licenta\Anul_4\Semestrul_1\P3\Block_Design\Block_Design.srcs\sources_1\bd\Block_Design\Block_Design.bd> 
Verilog Output written to : d:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/synth/Block_Design.v
Verilog Output written to : d:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/sim/Block_Design.v
Verilog Output written to : d:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/hdl/Block_Design_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_axi_uartlite_0_0/Block_Design_axi_uartlite_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FPU_IP_Slave_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
Exporting to file d:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/hw_handoff/Block_Design.hwh
Generated Hardware Definition File d:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/synth/Block_Design.hwdef
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2058.023 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all Block_Design_dlmb_v10_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_Design_dlmb_v10_0
catch { config_ip_cache -export [get_ips -all Block_Design_ilmb_v10_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_Design_ilmb_v10_0
catch { config_ip_cache -export [get_ips -all Block_Design_dlmb_bram_if_cntlr_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_Design_dlmb_bram_if_cntlr_0
catch { config_ip_cache -export [get_ips -all Block_Design_ilmb_bram_if_cntlr_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_Design_ilmb_bram_if_cntlr_0
catch { config_ip_cache -export [get_ips -all Block_Design_lmb_bram_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_Design_lmb_bram_0
catch { config_ip_cache -export [get_ips -all Block_Design_mdm_1_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_Design_mdm_1_0
catch { config_ip_cache -export [get_ips -all Block_Design_rst_clk_wiz_0_100M_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_Design_rst_clk_wiz_0_100M_0
catch { config_ip_cache -export [get_ips -all Block_Design_axi_uartlite_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_Design_axi_uartlite_0_0
catch { config_ip_cache -export [get_ips -all Block_Design_clk_wiz_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_Design_clk_wiz_0_0
catch { config_ip_cache -export [get_ips -all Block_Design_microblaze_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_Design_microblaze_0_0
catch { config_ip_cache -export [get_ips -all Block_Design_FPU_IP_Slave_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_Design_FPU_IP_Slave_0_0
catch { config_ip_cache -export [get_ips -all Block_Design_xbar_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_Design_xbar_0
export_ip_user_files -of_objects [get_files D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.srcs/sources_1/bd/Block_Design/Block_Design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.srcs/sources_1/bd/Block_Design/Block_Design.bd]
launch_runs Block_Design_FPU_IP_Slave_0_0_synth_1 Block_Design_axi_uartlite_0_0_synth_1 Block_Design_clk_wiz_0_0_synth_1 Block_Design_dlmb_bram_if_cntlr_0_synth_1 Block_Design_dlmb_v10_0_synth_1 Block_Design_ilmb_bram_if_cntlr_0_synth_1 Block_Design_ilmb_v10_0_synth_1 Block_Design_lmb_bram_0_synth_1 Block_Design_mdm_1_0_synth_1 Block_Design_microblaze_0_0_synth_1 Block_Design_rst_clk_wiz_0_100M_0_synth_1 Block_Design_xbar_0_synth_1 -jobs 6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_Design_FPU_IP_Slave_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_Design_axi_uartlite_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_Design_clk_wiz_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_Design_dlmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_Design_dlmb_v10_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_Design_ilmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_Design_ilmb_v10_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_Design_lmb_bram_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_Design_mdm_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_Design_microblaze_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_Design_rst_clk_wiz_0_100M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_Design_xbar_0
[Mon Aug 21 01:03:15 2023] Launched Block_Design_FPU_IP_Slave_0_0_synth_1, Block_Design_axi_uartlite_0_0_synth_1, Block_Design_clk_wiz_0_0_synth_1, Block_Design_dlmb_bram_if_cntlr_0_synth_1, Block_Design_dlmb_v10_0_synth_1, Block_Design_ilmb_bram_if_cntlr_0_synth_1, Block_Design_ilmb_v10_0_synth_1, Block_Design_lmb_bram_0_synth_1, Block_Design_mdm_1_0_synth_1, Block_Design_microblaze_0_0_synth_1, Block_Design_rst_clk_wiz_0_100M_0_synth_1, Block_Design_xbar_0_synth_1...
Run output will be captured here:
Block_Design_FPU_IP_Slave_0_0_synth_1: D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.runs/Block_Design_FPU_IP_Slave_0_0_synth_1/runme.log
Block_Design_axi_uartlite_0_0_synth_1: D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.runs/Block_Design_axi_uartlite_0_0_synth_1/runme.log
Block_Design_clk_wiz_0_0_synth_1: D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.runs/Block_Design_clk_wiz_0_0_synth_1/runme.log
Block_Design_dlmb_bram_if_cntlr_0_synth_1: D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.runs/Block_Design_dlmb_bram_if_cntlr_0_synth_1/runme.log
Block_Design_dlmb_v10_0_synth_1: D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.runs/Block_Design_dlmb_v10_0_synth_1/runme.log
Block_Design_ilmb_bram_if_cntlr_0_synth_1: D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.runs/Block_Design_ilmb_bram_if_cntlr_0_synth_1/runme.log
Block_Design_ilmb_v10_0_synth_1: D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.runs/Block_Design_ilmb_v10_0_synth_1/runme.log
Block_Design_lmb_bram_0_synth_1: D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.runs/Block_Design_lmb_bram_0_synth_1/runme.log
Block_Design_mdm_1_0_synth_1: D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.runs/Block_Design_mdm_1_0_synth_1/runme.log
Block_Design_microblaze_0_0_synth_1: D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.runs/Block_Design_microblaze_0_0_synth_1/runme.log
Block_Design_rst_clk_wiz_0_100M_0_synth_1: D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.runs/Block_Design_rst_clk_wiz_0_100M_0_synth_1/runme.log
Block_Design_xbar_0_synth_1: D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.runs/Block_Design_xbar_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.srcs/sources_1/bd/Block_Design/Block_Design.bd] -directory D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.ip_user_files/sim_scripts -ip_user_files_dir D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.ip_user_files -ipstatic_source_dir D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.cache/compile_simlib/modelsim} {questa=D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.cache/compile_simlib/questa} {riviera=D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.cache/compile_simlib/riviera} {activehdl=D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs Block_Design_dlmb_v10_0_synth_1]
set_property needs_refresh false [get_runs Block_Design_ilmb_v10_0_synth_1]
set_property needs_refresh false [get_runs Block_Design_FPU_IP_Slave_0_0_synth_1]
set_property needs_refresh false [get_runs Block_Design_dlmb_bram_if_cntlr_0_synth_1]
set_property needs_refresh false [get_runs Block_Design_ilmb_bram_if_cntlr_0_synth_1]
set_property needs_refresh false [get_runs Block_Design_lmb_bram_0_synth_1]
set_property needs_refresh false [get_runs Block_Design_mdm_1_0_synth_1]
set_property needs_refresh false [get_runs Block_Design_rst_clk_wiz_0_100M_0_synth_1]
set_property needs_refresh false [get_runs Block_Design_axi_uartlite_0_0_synth_1]
set_property needs_refresh false [get_runs Block_Design_clk_wiz_0_0_synth_1]
set_property needs_refresh false [get_runs Block_Design_microblaze_0_0_synth_1]
set_property needs_refresh false [get_runs Block_Design_xbar_0_synth_1]
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 21 01:08:36 2023...
