/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  reg [2:0] _01_;
  wire [20:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [16:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [10:0] celloutsig_0_23z;
  wire [10:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire [5:0] celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire [5:0] celloutsig_0_34z;
  wire [36:0] celloutsig_0_35z;
  wire [8:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_42z;
  wire [11:0] celloutsig_0_43z;
  wire [7:0] celloutsig_0_44z;
  wire [2:0] celloutsig_0_49z;
  wire [8:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_51z;
  wire [3:0] celloutsig_0_5z;
  wire [10:0] celloutsig_0_68z;
  wire [2:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_71z;
  wire [5:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_91z;
  wire [13:0] celloutsig_0_92z;
  wire [8:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [29:0] celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_14z;
  wire [12:0] celloutsig_1_15z;
  wire [11:0] celloutsig_1_16z;
  wire [10:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [17:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [15:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 7'h00;
    else _00_ <= { celloutsig_0_7z[4:2], celloutsig_0_2z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 3'h0;
    else _01_ <= in_data[173:171];
  assign celloutsig_0_49z = celloutsig_0_34z[4:2] & celloutsig_0_30z[3:1];
  assign celloutsig_0_68z = celloutsig_0_43z[11:1] & { celloutsig_0_44z[3:0], _00_ };
  assign celloutsig_0_91z = celloutsig_0_71z[7:2] & { celloutsig_0_10z[1:0], celloutsig_0_28z };
  assign celloutsig_0_92z = { celloutsig_0_9z[8:4], celloutsig_0_51z } & celloutsig_0_35z[16:3];
  assign celloutsig_1_0z = in_data[107:104] & in_data[102:99];
  assign celloutsig_1_9z = { celloutsig_1_3z[2:0], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z } & { celloutsig_1_5z[9:8], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_7z[4], celloutsig_1_3z } & { celloutsig_1_11z[10:9], celloutsig_1_1z };
  assign celloutsig_1_16z = celloutsig_1_2z & { in_data[179:176], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_11z = { in_data[91:87], celloutsig_0_9z } & in_data[56:43];
  assign celloutsig_0_15z = celloutsig_0_0z[13:9] & { celloutsig_0_7z[1], celloutsig_0_5z };
  assign celloutsig_0_17z = celloutsig_0_16z[3:1] & celloutsig_0_7z[2:0];
  assign celloutsig_0_18z = celloutsig_0_16z & celloutsig_0_0z[9:6];
  assign celloutsig_0_20z = { celloutsig_0_10z[3:0], celloutsig_0_16z, celloutsig_0_4z } & { celloutsig_0_11z[13:5], celloutsig_0_19z, celloutsig_0_19z };
  assign celloutsig_0_25z = celloutsig_0_15z & _00_[5:1];
  assign celloutsig_0_30z = { celloutsig_0_17z[0], celloutsig_0_21z } & in_data[9:4];
  assign celloutsig_0_34z = celloutsig_0_24z[5] ? { celloutsig_0_25z[1], celloutsig_0_21z } : { celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_42z = celloutsig_0_2z[0] ? { celloutsig_0_15z[2:0], celloutsig_0_17z } : celloutsig_0_7z;
  assign celloutsig_0_43z = celloutsig_0_3z[5] ? { celloutsig_0_9z, celloutsig_0_17z } : celloutsig_0_35z[25:14];
  assign celloutsig_0_51z = celloutsig_0_5z[3] ? { celloutsig_0_19z[3:1], celloutsig_0_27z } : celloutsig_0_35z[29:21];
  assign celloutsig_0_6z = celloutsig_0_3z[4] ? celloutsig_0_0z[5:3] : celloutsig_0_1z;
  assign celloutsig_1_6z = _01_[1] ? { in_data[152:151], celloutsig_1_0z } : celloutsig_1_5z[7:2];
  assign celloutsig_1_7z = celloutsig_1_6z[2] ? { _01_[1:0], _01_ } : { celloutsig_1_6z[3], celloutsig_1_1z };
  assign celloutsig_0_10z = celloutsig_0_7z[4] ? { celloutsig_0_1z[2:1], celloutsig_0_6z } : celloutsig_0_3z[7:3];
  assign celloutsig_1_15z = celloutsig_1_14z[2] ? celloutsig_1_9z[15:3] : { celloutsig_1_10z[27:18], _01_ };
  assign celloutsig_1_18z = celloutsig_1_7z[3] ? celloutsig_1_9z[15:5] : celloutsig_1_16z[10:0];
  assign celloutsig_0_1z = in_data[80] ? in_data[89:87] : celloutsig_0_0z[20:18];
  assign celloutsig_0_13z = in_data[50] ? { celloutsig_0_12z[5:3], celloutsig_0_1z } : celloutsig_0_11z[9:4];
  assign celloutsig_0_16z = _00_[0] ? celloutsig_0_11z[7:4] : celloutsig_0_14z[4:1];
  assign celloutsig_0_27z = celloutsig_0_22z[1] ? { celloutsig_0_24z[10], celloutsig_0_10z } : celloutsig_0_3z[8:3];
  assign celloutsig_0_0z = in_data[87:67] >> in_data[24:4];
  assign celloutsig_0_3z = { in_data[77:72], celloutsig_0_1z } >> celloutsig_0_0z[15:7];
  assign celloutsig_0_7z = { celloutsig_0_6z[2:1], celloutsig_0_2z } >> { celloutsig_0_6z[2:1], celloutsig_0_2z };
  assign celloutsig_1_2z = in_data[127:116] >> { in_data[133:130], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_3z = { celloutsig_1_2z[11], celloutsig_1_0z } >> in_data[146:142];
  assign celloutsig_0_9z = celloutsig_0_0z[14:6] >> { celloutsig_0_7z[5:1], celloutsig_0_2z };
  assign celloutsig_1_10z = { in_data[179:171], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_7z } >> { celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_19z = celloutsig_1_14z[5:1] >> celloutsig_1_15z[9:5];
  assign celloutsig_0_19z = { celloutsig_0_13z[5], celloutsig_0_1z } >> celloutsig_0_18z;
  assign celloutsig_0_21z = celloutsig_0_7z[5:1] >> celloutsig_0_20z[12:8];
  assign celloutsig_0_23z = in_data[20:10] >> { celloutsig_0_9z[6:0], celloutsig_0_18z };
  assign celloutsig_0_35z = { celloutsig_0_1z[1], celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_22z, _00_, celloutsig_0_12z, celloutsig_0_6z } ~^ { in_data[50:28], celloutsig_0_6z, celloutsig_0_24z };
  assign celloutsig_0_4z = celloutsig_0_3z ~^ { celloutsig_0_3z[5:0], celloutsig_0_1z };
  assign celloutsig_0_44z = { celloutsig_0_23z[5:2], celloutsig_0_5z } ~^ { celloutsig_0_11z[12:10], celloutsig_0_15z };
  assign celloutsig_0_5z = celloutsig_0_2z ~^ { in_data[0], celloutsig_0_1z };
  assign celloutsig_0_71z = { celloutsig_0_49z[2:1], celloutsig_0_30z } ~^ { celloutsig_0_68z[3:2], celloutsig_0_42z };
  assign celloutsig_1_1z = in_data[184:181] ~^ celloutsig_1_0z;
  assign celloutsig_1_5z = { in_data[165:154], _01_, _01_ } ~^ { in_data[118:110], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_11z = { celloutsig_1_2z[4:3], celloutsig_1_6z, _01_ } ~^ celloutsig_1_5z[11:1];
  assign celloutsig_0_12z = { _00_[6:5], _00_ } ~^ in_data[77:69];
  assign celloutsig_0_14z = celloutsig_0_4z[8:4] ~^ celloutsig_0_12z[4:0];
  assign celloutsig_0_22z = _00_[3:0] ~^ { celloutsig_0_17z[0], celloutsig_0_1z };
  assign celloutsig_0_2z = { celloutsig_0_1z[2], celloutsig_0_1z } ~^ celloutsig_0_0z[9:6];
  assign celloutsig_0_24z = { celloutsig_0_20z[9:5], celloutsig_0_7z } ~^ { celloutsig_0_10z[2:0], celloutsig_0_21z, celloutsig_0_17z };
  assign celloutsig_0_28z = celloutsig_0_21z[4:1] ~^ celloutsig_0_19z;
  assign { out_data[138:128], out_data[100:96], out_data[37:32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_91z, celloutsig_0_92z };
endmodule
