{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652197832452 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652197832455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 21:20:32 2022 " "Processing started: Tue May 10 21:20:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652197832455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197832455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197832455 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1652197832762 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652197832762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842364 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197842364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842375 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197842375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_1-str " "Found design unit 1: ALU_1-str" {  } { { "Alu_1.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/Alu_1.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842376 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_1 " "Found entity 1: ALU_1" {  } { { "Alu_1.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/Alu_1.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197842376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-flow " "Found design unit 1: datapath-flow" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842396 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197842396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elem.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file elem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elem " "Found design unit 1: elem" {  } { { "elem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/elem.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197842420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-beh " "Found design unit 1: registerFile-beh" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842434 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197842434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ram_mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_mem-beh " "Found design unit 1: ram_mem-beh" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842441 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_mem " "Found entity 1: ram_mem" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197842441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_interfacer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mem_interfacer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_interfacer-interface " "Found design unit 1: mem_interfacer-interface" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842455 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_interfacer " "Found entity 1: mem_interfacer" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197842455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-beh " "Found design unit 1: data_mem-beh" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842467 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197842467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-beh " "Found design unit 1: alu-beh" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842487 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197842487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "staller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file staller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 staller-write_enable " "Found design unit 1: staller-write_enable" {  } { { "staller.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/staller.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842503 ""} { "Info" "ISGN_ENTITY_NAME" "1 staller " "Found entity 1: staller" {  } { { "staller.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/staller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197842503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_dec.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file inst_dec.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_dec-decode " "Found design unit 1: inst_dec-decode" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842512 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_dec " "Found entity 1: inst_dec" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197842512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file priority_mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priority_mux-beh " "Found design unit 1: priority_mux-beh" {  } { { "priority_mux.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/priority_mux.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842513 ""} { "Info" "ISGN_ENTITY_NAME" "1 priority_mux " "Found entity 1: priority_mux" {  } { { "priority_mux.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/priority_mux.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197842513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LUT-arch " "Found design unit 1: LUT-arch" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842521 ""} { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197842521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_oper_sel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu_oper_sel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Oper_Sel-beh " "Found design unit 1: ALU_Oper_Sel-beh" {  } { { "ALU_Oper_Sel.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842534 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Oper_Sel " "Found entity 1: ALU_Oper_Sel" {  } { { "ALU_Oper_Sel.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197842534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_enable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_enable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_enable-WB_enable_contol " "Found design unit 1: write_enable-WB_enable_contol" {  } { { "write_enable.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/write_enable.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842543 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_enable " "Found entity 1: write_enable" {  } { { "write_enable.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/write_enable.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197842543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_sign_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sel_sign_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel_sign_extender-conditon " "Found design unit 1: sel_sign_extender-conditon" {  } { { "sel_sign_extender.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/sel_sign_extender.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842550 ""} { "Info" "ISGN_ENTITY_NAME" "1 sel_sign_extender " "Found entity 1: sel_sign_extender" {  } { { "sel_sign_extender.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/sel_sign_extender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197842550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_register.vhd 15 7 " "Found 15 design units, including 7 entities, in source file pipeline_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_reg-behave " "Found design unit 1: pipe_reg-behave" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842567 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pipe_bit-behave " "Found design unit 2: pipe_bit-behave" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842567 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 pipeline_register " "Found design unit 3: pipeline_register" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842567 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 pipe_IFD-reg_1_2 " "Found design unit 4: pipe_IFD-reg_1_2" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 196 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842567 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 pipe_IDRR-reg_2_3 " "Found design unit 5: pipe_IDRR-reg_2_3" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 263 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842567 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 pipe_RREX-reg_3_4 " "Found design unit 6: pipe_RREX-reg_3_4" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 349 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842567 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 pipe_EXMEM-reg_4_5 " "Found design unit 7: pipe_EXMEM-reg_4_5" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 442 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842567 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 pipe_MEMWB-reg_5_6 " "Found design unit 8: pipe_MEMWB-reg_5_6" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 538 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842567 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_reg " "Found entity 1: pipe_reg" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842567 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipe_bit " "Found entity 2: pipe_bit" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842567 ""} { "Info" "ISGN_ENTITY_NAME" "3 pipe_IFD " "Found entity 3: pipe_IFD" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842567 ""} { "Info" "ISGN_ENTITY_NAME" "4 pipe_IDRR " "Found entity 4: pipe_IDRR" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842567 ""} { "Info" "ISGN_ENTITY_NAME" "5 pipe_RREX " "Found entity 5: pipe_RREX" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842567 ""} { "Info" "ISGN_ENTITY_NAME" "6 pipe_EXMEM " "Found entity 6: pipe_EXMEM" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842567 ""} { "Info" "ISGN_ENTITY_NAME" "7 pipe_MEMWB " "Found entity 7: pipe_MEMWB" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 514 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197842567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_pred.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_pred.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_pred-prediction " "Found design unit 1: pc_pred-prediction" {  } { { "pc_pred.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pc_pred.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842583 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_pred " "Found entity 1: pc_pred" {  } { { "pc_pred.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pc_pred.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197842583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cond_left_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cond_left_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cond_left_shift-cond_shifter " "Found design unit 1: cond_left_shift-cond_shifter" {  } { { "cond_left_shift.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/cond_left_shift.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842591 ""} { "Info" "ISGN_ENTITY_NAME" "1 cond_left_shift " "Found entity 1: cond_left_shift" {  } { { "cond_left_shift.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/cond_left_shift.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197842591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beq_jcheck.vhd 2 1 " "Found 2 design units, including 1 entities, in source file beq_jcheck.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BEQ_jcheck-jump_controller " "Found design unit 1: BEQ_jcheck-jump_controller" {  } { { "BEQ_jcheck.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/BEQ_jcheck.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842592 ""} { "Info" "ISGN_ENTITY_NAME" "1 BEQ_jcheck " "Found entity 1: BEQ_jcheck" {  } { { "BEQ_jcheck.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/BEQ_jcheck.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197842592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_oprd_sel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_oprd_sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Oprd_Sel-controller " "Found design unit 1: ALU_Oprd_Sel-controller" {  } { { "ALU_Oprd_Sel.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oprd_Sel.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842598 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Oprd_Sel " "Found entity 1: ALU_Oprd_Sel" {  } { { "ALU_Oprd_Sel.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oprd_Sel.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197842598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_cmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addr_cmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Addr_cmp-comparator " "Found design unit 1: Addr_cmp-comparator" {  } { { "Addr_cmp.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/Addr_cmp.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842599 ""} { "Info" "ISGN_ENTITY_NAME" "1 Addr_cmp " "Found entity 1: Addr_cmp" {  } { { "Addr_cmp.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/Addr_cmp.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652197842599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197842599 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652197842741 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "output_bank 48 128 DUT.vhdl(26) " "VHDL Incomplete Partial Association warning at DUT.vhdl(26): port or argument \"output_bank\" has 48/128 unassociated elements" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 26 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1652197842781 "|DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:add_instance " "Elaborating entity \"datapath\" for hierarchy \"datapath:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652197842798 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_out_MEM datapath.vhdl(182) " "Verilog HDL or VHDL warning at datapath.vhdl(182): object \"valid_out_MEM\" assigned a value but never read" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652197842816 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C_out_MEM datapath.vhdl(182) " "Verilog HDL or VHDL warning at datapath.vhdl(182): object \"C_out_MEM\" assigned a value but never read" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652197842816 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Z_out_MEM datapath.vhdl(182) " "Verilog HDL or VHDL warning at datapath.vhdl(182): object \"Z_out_MEM\" assigned a value but never read" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652197842816 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_out_MEM datapath.vhdl(187) " "Verilog HDL or VHDL warning at datapath.vhdl(187): object \"pc_out_MEM\" assigned a value but never read" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652197842817 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_2_out_MEM datapath.vhdl(187) " "Verilog HDL or VHDL warning at datapath.vhdl(187): object \"pc_2_out_MEM\" assigned a value but never read" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652197842817 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cond_out_MEM datapath.vhdl(190) " "Verilog HDL or VHDL warning at datapath.vhdl(190): object \"cond_out_MEM\" assigned a value but never read" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652197842818 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "immd_out_ID datapath.vhdl(193) " "VHDL Signal Declaration warning at datapath.vhdl(193): used explicit default value for signal \"immd_out_ID\" because signal was never assigned a value" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 193 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652197842819 "|DUT|datapath:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT datapath:add_instance\|LUT:LUT_FLUSH " "Elaborating entity \"LUT\" for hierarchy \"datapath:add_instance\|LUT:LUT_FLUSH\"" {  } { { "datapath.vhdl" "LUT_FLUSH" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652197843023 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "v LUT.vhdl(30) " "VHDL Process Statement warning at LUT.vhdl(30): signal \"v\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843047 "|LUT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CA LUT.vhdl(31) " "VHDL Process Statement warning at LUT.vhdl(31): signal \"CA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843047 "|LUT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BA LUT.vhdl(32) " "VHDL Process Statement warning at LUT.vhdl(32): signal \"BA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843047 "|LUT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "v LUT.vhdl(43) " "VHDL Process Statement warning at LUT.vhdl(43): signal \"v\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843047 "|LUT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CA LUT.vhdl(44) " "VHDL Process Statement warning at LUT.vhdl(44): signal \"CA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843047 "|LUT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "v LUT.vhdl(50) " "VHDL Process Statement warning at LUT.vhdl(50): signal \"v\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843047 "|LUT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BA LUT.vhdl(23) " "VHDL Process Statement warning at LUT.vhdl(23): inferring latch(es) for signal or variable \"BA\", which holds its previous value in one or more paths through the process" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652197843047 "|LUT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CA LUT.vhdl(23) " "VHDL Process Statement warning at LUT.vhdl(23): inferring latch(es) for signal or variable \"CA\", which holds its previous value in one or more paths through the process" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652197843047 "|LUT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "v LUT.vhdl(23) " "VHDL Process Statement warning at LUT.vhdl(23): inferring latch(es) for signal or variable \"v\", which holds its previous value in one or more paths through the process" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652197843047 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v\[7\] LUT.vhdl(23) " "Inferred latch for \"v\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843047 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v\[6\] LUT.vhdl(23) " "Inferred latch for \"v\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843047 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v\[5\] LUT.vhdl(23) " "Inferred latch for \"v\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v\[4\] LUT.vhdl(23) " "Inferred latch for \"v\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v\[3\] LUT.vhdl(23) " "Inferred latch for \"v\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v\[2\] LUT.vhdl(23) " "Inferred latch for \"v\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v\[1\] LUT.vhdl(23) " "Inferred latch for \"v\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v\[0\] LUT.vhdl(23) " "Inferred latch for \"v\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[0\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[1\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[2\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[3\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[4\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[5\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[6\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[7\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[8\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[9\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[10\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[11\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[12\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[13\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[14\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[15\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[0\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[1\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[2\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[3\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[4\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[5\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[6\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[7\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[8\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[9\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[10\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[11\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[12\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[13\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[14\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[15\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[0\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[1\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[2\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843048 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[3\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[4\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[5\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[6\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[7\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[8\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[9\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[10\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[11\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[12\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[13\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[14\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[15\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[0\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[1\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[2\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[3\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[4\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[5\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[6\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[7\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[8\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[9\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[10\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[11\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[12\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[13\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[14\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[15\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[0\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[1\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[2\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[3\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[4\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[5\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[6\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[7\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[8\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[9\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[10\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843049 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[11\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[12\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[13\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[14\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[15\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[0\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[1\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[2\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[3\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[4\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[5\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[6\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[7\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[8\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[9\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[10\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[11\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[12\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[13\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[14\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[15\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[0\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[1\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[2\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[3\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[4\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[5\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[6\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[7\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[8\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[9\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[10\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[11\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[12\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[13\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[14\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[15\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843050 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[0\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[1\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[2\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[3\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[4\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[5\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[6\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[7\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[8\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[9\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[10\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[11\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[12\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[13\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[14\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[15\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[0\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[1\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[2\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[3\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[4\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[5\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[6\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[7\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[8\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[9\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[10\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[11\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[12\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[13\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[14\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[15\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[0\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[1\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[2\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[3\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[4\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[5\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[6\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[7\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[8\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843051 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[9\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[10\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[11\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[12\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[13\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[14\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[15\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[0\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[1\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[2\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[3\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[4\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[5\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[6\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[7\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[8\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[9\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[10\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[11\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[12\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[13\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[14\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[15\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[0\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[1\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[2\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[3\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[4\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[5\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[6\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[7\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[8\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[9\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[10\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[11\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[12\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[13\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[14\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[15\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[0\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[1\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843052 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[2\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[3\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[4\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[5\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[6\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[7\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[8\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[9\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[10\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[11\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[12\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[13\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[14\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[15\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[0\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[1\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[2\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[3\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[4\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[5\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[6\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[7\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[8\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[9\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[10\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[11\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[12\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[13\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[14\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[15\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[0\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[1\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[2\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[3\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[4\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[5\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[6\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[7\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843053 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[8\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843054 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[9\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843054 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[10\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843054 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[11\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843054 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[12\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843054 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[13\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843054 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[14\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843054 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[15\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843054 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[0\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843054 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[1\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843054 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[2\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843054 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[3\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843054 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[4\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843054 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[5\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843054 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[6\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843054 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[7\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843054 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[8\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843054 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[9\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843054 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[10\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843054 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[11\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843054 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[12\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843054 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[13\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843054 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[14\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843054 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[15\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843054 "|LUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg datapath:add_instance\|pipe_reg:PC " "Elaborating entity \"pipe_reg\" for hierarchy \"datapath:add_instance\|pipe_reg:PC\"" {  } { { "datapath.vhdl" "PC" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652197843055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_1 datapath:add_instance\|ALU_1:main_alu_1 " "Elaborating entity \"ALU_1\" for hierarchy \"datapath:add_instance\|ALU_1:main_alu_1\"" {  } { { "datapath.vhdl" "main_alu_1" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652197843068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_mem datapath:add_instance\|ram_mem:code_mem " "Elaborating entity \"ram_mem\" for hierarchy \"datapath:add_instance\|ram_mem:code_mem\"" {  } { { "datapath.vhdl" "code_mem" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652197843081 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ram_mem.vhdl(25) " "VHDL Process Statement warning at ram_mem.vhdl(25): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843083 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ram_block ram_mem.vhdl(23) " "VHDL Process Statement warning at ram_mem.vhdl(23): inferring latch(es) for signal or variable \"ram_block\", which holds its previous value in one or more paths through the process" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652197843083 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[0\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[0\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843085 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[1\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[1\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843085 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[2\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[2\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843085 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[3\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[3\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843085 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[4\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[4\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843085 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[5\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[5\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843085 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[6\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[6\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843085 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[7\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[7\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843085 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[8\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[8\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843085 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[9\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[9\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843085 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[10\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[10\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843085 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[11\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[11\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843085 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[12\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[12\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843085 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[13\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[13\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843085 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[14\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[14\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843085 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[15\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[15\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843085 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[0\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[0\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843086 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[1\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[1\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843086 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[2\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[2\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843086 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[3\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[3\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843086 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[4\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[4\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843086 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[5\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[5\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843086 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[6\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[6\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843086 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[7\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[7\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843086 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[8\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[8\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843086 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[9\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[9\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843086 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[10\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[10\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843086 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[11\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[11\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843086 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[12\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[12\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843086 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[13\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[13\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843086 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[14\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[14\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843086 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[15\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[15\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843086 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[0\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[0\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843086 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[1\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[1\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843086 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[2\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[2\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843086 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[3\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[3\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843086 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[4\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[4\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843086 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[5\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[5\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843087 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[6\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[6\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843087 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[7\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[7\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843087 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[8\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[8\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843087 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[9\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[9\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843087 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[10\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[10\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843087 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[11\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[11\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843087 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[12\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[12\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843087 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[13\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[13\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843087 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[14\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[14\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843087 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[15\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[15\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843087 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[0\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[0\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843087 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[1\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[1\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843087 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[2\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[2\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843087 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[3\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[3\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843087 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[4\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[4\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843087 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[5\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[5\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843087 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[6\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[6\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843087 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[7\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[7\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843088 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[8\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[8\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843088 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[9\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[9\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843088 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[10\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[10\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843088 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[11\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[11\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843088 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[12\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[12\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843088 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[13\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[13\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843088 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[14\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[14\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843088 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[15\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[15\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843088 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[0\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[0\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843088 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[1\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[1\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843088 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[2\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[2\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843088 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[3\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[3\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843088 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[4\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[4\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843088 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[5\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[5\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843088 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[6\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[6\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843088 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[7\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[7\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843088 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[8\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[8\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843089 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[9\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[9\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843089 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[10\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[10\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843089 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[11\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[11\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843089 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[12\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[12\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843089 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[13\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[13\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843089 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[14\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[14\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843089 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[15\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[15\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843089 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[0\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[0\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843089 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[1\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[1\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843089 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[2\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[2\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843089 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[3\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[3\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843089 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[4\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[4\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843090 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[5\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[5\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843090 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[6\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[6\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843090 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[7\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[7\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843090 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[8\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[8\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843090 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[9\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[9\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843090 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[10\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[10\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843090 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[11\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[11\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843090 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[12\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[12\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843090 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[13\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[13\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843090 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[14\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[14\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843090 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[15\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[15\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843090 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[0\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[0\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843090 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[1\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[1\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843090 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[2\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[2\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843090 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[3\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[3\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843090 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[4\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[4\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843090 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[5\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[5\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843090 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[6\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[6\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843090 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[7\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[7\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843091 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[8\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[8\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843091 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[9\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[9\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843091 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[10\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[10\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843091 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[11\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[11\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843091 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[12\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[12\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843091 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[13\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[13\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843091 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[14\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[14\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843091 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[15\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[15\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843091 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[0\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[0\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843091 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[1\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[1\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843091 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[2\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[2\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843091 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[3\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[3\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843091 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[4\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[4\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843091 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[5\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[5\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843091 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[6\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[6\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843091 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[7\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[7\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843091 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[8\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[8\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843091 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[9\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[9\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843091 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[10\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[10\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843091 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[11\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[11\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843091 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[12\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[12\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843092 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[13\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[13\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843092 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[14\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[14\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843092 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[15\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[15\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843092 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[0\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[0\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843092 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[1\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[1\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843092 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[2\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[2\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843092 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[3\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[3\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843092 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[4\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[4\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843092 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[5\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[5\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843092 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[6\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[6\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843092 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[7\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[7\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843092 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[8\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[8\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843092 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[9\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[9\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843092 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[10\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[10\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843092 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[11\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[11\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843092 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[12\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[12\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843092 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[13\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[13\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843092 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[14\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[14\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843092 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[15\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[15\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843092 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[0\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[0\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843092 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[1\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[1\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843093 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[2\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[2\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843093 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[3\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[3\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843093 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[4\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[4\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843093 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[5\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[5\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843093 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[6\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[6\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843093 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[7\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[7\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843093 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[8\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[8\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843093 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[9\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[9\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843093 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[10\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[10\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843093 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[11\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[11\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843093 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[12\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[12\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843093 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[13\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[13\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843093 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[14\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[14\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843093 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[15\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[15\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843093 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_sign_extender datapath:add_instance\|sel_sign_extender:sign_extender " "Elaborating entity \"sel_sign_extender\" for hierarchy \"datapath:add_instance\|sel_sign_extender:sign_extender\"" {  } { { "datapath.vhdl" "sign_extender" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652197843106 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition sel_sign_extender.vhd(28) " "VHDL Process Statement warning at sel_sign_extender.vhd(28): signal \"condition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sel_sign_extender.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/sel_sign_extender.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843122 "|datapath|sel_sign_extender:sign_extender"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_op sel_sign_extender.vhd(47) " "VHDL Process Statement warning at sel_sign_extender.vhd(47): signal \"temp_op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sel_sign_extender.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/sel_sign_extender.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843122 "|datapath|sel_sign_extender:sign_extender"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Oprd_Sel datapath:add_instance\|ALU_Oprd_Sel:Alu_Oprd_sel1 " "Elaborating entity \"ALU_Oprd_Sel\" for hierarchy \"datapath:add_instance\|ALU_Oprd_Sel:Alu_Oprd_sel1\"" {  } { { "datapath.vhdl" "Alu_Oprd_sel1" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652197843122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_mux datapath:add_instance\|priority_mux:Prio_mux_1 " "Elaborating entity \"priority_mux\" for hierarchy \"datapath:add_instance\|priority_mux:Prio_mux_1\"" {  } { { "datapath.vhdl" "Prio_mux_1" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652197843134 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel priority_mux.vhdl(19) " "VHDL Process Statement warning at priority_mux.vhdl(19): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "priority_mux.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/priority_mux.vhdl" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843135 "|DUT|datapath:add_instance|priority_mux:Prio_mux_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel priority_mux.vhdl(21) " "VHDL Process Statement warning at priority_mux.vhdl(21): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "priority_mux.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/priority_mux.vhdl" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843135 "|DUT|datapath:add_instance|priority_mux:Prio_mux_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel priority_mux.vhdl(23) " "VHDL Process Statement warning at priority_mux.vhdl(23): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "priority_mux.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/priority_mux.vhdl" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843135 "|DUT|datapath:add_instance|priority_mux:Prio_mux_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addr_cmp datapath:add_instance\|Addr_cmp:Addr_cmp_1 " "Elaborating entity \"Addr_cmp\" for hierarchy \"datapath:add_instance\|Addr_cmp:Addr_cmp_1\"" {  } { { "datapath.vhdl" "Addr_cmp_1" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652197843140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Oper_Sel datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1 " "Elaborating entity \"ALU_Oper_Sel\" for hierarchy \"datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\"" {  } { { "datapath.vhdl" "alu_oper_sel1" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652197843159 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_op ALU_Oper_Sel.vhdl(18) " "VHDL Process Statement warning at ALU_Oper_Sel.vhdl(18): inferring latch(es) for signal or variable \"alu_op\", which holds its previous value in one or more paths through the process" {  } { { "ALU_Oper_Sel.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652197843159 "|DUT|datapath:add_instance|ALU_Oper_Sel:alu_oper_sel1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_en ALU_Oper_Sel.vhdl(18) " "VHDL Process Statement warning at ALU_Oper_Sel.vhdl(18): inferring latch(es) for signal or variable \"alu_en\", which holds its previous value in one or more paths through the process" {  } { { "ALU_Oper_Sel.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652197843159 "|DUT|datapath:add_instance|ALU_Oper_Sel:alu_oper_sel1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_en ALU_Oper_Sel.vhdl(18) " "Inferred latch for \"alu_en\" at ALU_Oper_Sel.vhdl(18)" {  } { { "ALU_Oper_Sel.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843160 "|DUT|datapath:add_instance|ALU_Oper_Sel:alu_oper_sel1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[0\] ALU_Oper_Sel.vhdl(18) " "Inferred latch for \"alu_op\[0\]\" at ALU_Oper_Sel.vhdl(18)" {  } { { "ALU_Oper_Sel.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843160 "|DUT|datapath:add_instance|ALU_Oper_Sel:alu_oper_sel1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[1\] ALU_Oper_Sel.vhdl(18) " "Inferred latch for \"alu_op\[1\]\" at ALU_Oper_Sel.vhdl(18)" {  } { { "ALU_Oper_Sel.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843160 "|DUT|datapath:add_instance|ALU_Oper_Sel:alu_oper_sel1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_enable datapath:add_instance\|write_enable:WB_WR_EN " "Elaborating entity \"write_enable\" for hierarchy \"datapath:add_instance\|write_enable:WB_WR_EN\"" {  } { { "datapath.vhdl" "WB_WR_EN" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652197843164 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable write_enable.vhd(53) " "VHDL Process Statement warning at write_enable.vhd(53): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "write_enable.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/write_enable.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843178 "|write_enable"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:add_instance\|alu:main_alu " "Elaborating entity \"alu\" for hierarchy \"datapath:add_instance\|alu:main_alu\"" {  } { { "datapath.vhdl" "main_alu" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652197843178 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(86) " "VHDL Process Statement warning at alu.vhdl(86): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843180 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(87) " "VHDL Process Statement warning at alu.vhdl(87): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843180 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adl_temp alu.vhdl(90) " "VHDL Process Statement warning at alu.vhdl(90): signal \"adl_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843180 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adl_temp alu.vhdl(91) " "VHDL Process Statement warning at alu.vhdl(91): signal \"adl_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843180 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adl_temp alu.vhdl(92) " "VHDL Process Statement warning at alu.vhdl(92): signal \"adl_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843180 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dest_temp alu.vhdl(95) " "VHDL Process Statement warning at alu.vhdl(95): signal \"dest_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843180 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest alu.vhdl(72) " "VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable \"dest\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652197843180 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest_temp alu.vhdl(72) " "VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable \"dest_temp\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652197843180 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C alu.vhdl(72) " "VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652197843180 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z alu.vhdl(72) " "VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652197843182 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z alu.vhdl(72) " "Inferred latch for \"Z\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843182 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C alu.vhdl(72) " "Inferred latch for \"C\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843182 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[0\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[0\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843182 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[1\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[1\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843182 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[2\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[2\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843182 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[3\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[3\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843182 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[4\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[4\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843182 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[5\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[5\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843182 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[6\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[6\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843182 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[7\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[7\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843182 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[8\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[8\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843182 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[9\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[9\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843182 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[10\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[10\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843182 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[11\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[11\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843183 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[12\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[12\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843183 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[13\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[13\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843183 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[14\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[14\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843183 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[15\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[15\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843183 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[0\] alu.vhdl(72) " "Inferred latch for \"dest\[0\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843183 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[1\] alu.vhdl(72) " "Inferred latch for \"dest\[1\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843183 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[2\] alu.vhdl(72) " "Inferred latch for \"dest\[2\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843183 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[3\] alu.vhdl(72) " "Inferred latch for \"dest\[3\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843183 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[4\] alu.vhdl(72) " "Inferred latch for \"dest\[4\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843183 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[5\] alu.vhdl(72) " "Inferred latch for \"dest\[5\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843183 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[6\] alu.vhdl(72) " "Inferred latch for \"dest\[6\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843183 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[7\] alu.vhdl(72) " "Inferred latch for \"dest\[7\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843183 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[8\] alu.vhdl(72) " "Inferred latch for \"dest\[8\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843183 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[9\] alu.vhdl(72) " "Inferred latch for \"dest\[9\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843183 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[10\] alu.vhdl(72) " "Inferred latch for \"dest\[10\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843184 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[11\] alu.vhdl(72) " "Inferred latch for \"dest\[11\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843184 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[12\] alu.vhdl(72) " "Inferred latch for \"dest\[12\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843184 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[13\] alu.vhdl(72) " "Inferred latch for \"dest\[13\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843184 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[14\] alu.vhdl(72) " "Inferred latch for \"dest\[14\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843184 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[15\] alu.vhdl(72) " "Inferred latch for \"dest\[15\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843184 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_pred datapath:add_instance\|pc_pred:pc_predictor " "Elaborating entity \"pc_pred\" for hierarchy \"datapath:add_instance\|pc_pred:pc_predictor\"" {  } { { "datapath.vhdl" "pc_predictor" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652197843193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BEQ_jcheck datapath:add_instance\|BEQ_jcheck:BEQ_JCHECK1 " "Elaborating entity \"BEQ_jcheck\" for hierarchy \"datapath:add_instance\|BEQ_jcheck:BEQ_JCHECK1\"" {  } { { "datapath.vhdl" "BEQ_JCHECK1" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652197843207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem datapath:add_instance\|data_mem:data_mem1 " "Elaborating entity \"data_mem\" for hierarchy \"datapath:add_instance\|data_mem:data_mem1\"" {  } { { "datapath.vhdl" "data_mem1" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652197843217 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset data_mem.vhdl(32) " "VHDL Process Statement warning at data_mem.vhdl(32): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843248 "|datapath|data_mem:data_mem1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "staller datapath:add_instance\|staller:stl " "Elaborating entity \"staller\" for hierarchy \"datapath:add_instance\|staller:stl\"" {  } { { "datapath.vhdl" "stl" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652197843249 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CS staller.vhd(75) " "VHDL Process Statement warning at staller.vhd(75): signal \"CS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "staller.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/staller.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843257 "|datapath|staller:stl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile datapath:add_instance\|registerFile:RF " "Elaborating entity \"registerFile\" for hierarchy \"datapath:add_instance\|registerFile:RF\"" {  } { { "datapath.vhdl" "RF" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652197843257 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in registerFile.vhdl(33) " "VHDL Process Statement warning at registerFile.vhdl(33): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843271 "|datapath|registerFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_in registerFile.vhdl(33) " "VHDL Process Statement warning at registerFile.vhdl(33): signal \"addr_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843271 "|datapath|registerFile:RF"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "registers registerFile.vhdl(30) " "VHDL Process Statement warning at registerFile.vhdl(30): inferring latch(es) for signal or variable \"registers\", which holds its previous value in one or more paths through the process" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652197843271 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843271 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843271 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843271 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843271 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843271 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843271 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843271 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843271 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843271 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843271 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843271 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843271 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843271 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843271 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843271 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843271 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843272 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843273 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843274 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843275 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843275 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843275 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843275 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843275 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843275 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843275 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843275 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843275 "|datapath|registerFile:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_IFD datapath:add_instance\|pipe_IFD:IF_ID_pipe " "Elaborating entity \"pipe_IFD\" for hierarchy \"datapath:add_instance\|pipe_IFD:IF_ID_pipe\"" {  } { { "datapath.vhdl" "IF_ID_pipe" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652197843275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_bit datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_bit:valid_reg " "Elaborating entity \"pipe_bit\" for hierarchy \"datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_bit:valid_reg\"" {  } { { "pipeline_register.vhd" "valid_reg" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652197843277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_IDRR datapath:add_instance\|pipe_IDRR:ID_RR_pipe " "Elaborating entity \"pipe_IDRR\" for hierarchy \"datapath:add_instance\|pipe_IDRR:ID_RR_pipe\"" {  } { { "datapath.vhdl" "ID_RR_pipe" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652197843279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg datapath:add_instance\|pipe_IDRR:ID_RR_pipe\|pipe_reg:AD1_reg " "Elaborating entity \"pipe_reg\" for hierarchy \"datapath:add_instance\|pipe_IDRR:ID_RR_pipe\|pipe_reg:AD1_reg\"" {  } { { "pipeline_register.vhd" "AD1_reg" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652197843292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg datapath:add_instance\|pipe_IDRR:ID_RR_pipe\|pipe_reg:cond_reg " "Elaborating entity \"pipe_reg\" for hierarchy \"datapath:add_instance\|pipe_IDRR:ID_RR_pipe\|pipe_reg:cond_reg\"" {  } { { "pipeline_register.vhd" "cond_reg" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652197843295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg datapath:add_instance\|pipe_IDRR:ID_RR_pipe\|pipe_reg:immd_reg " "Elaborating entity \"pipe_reg\" for hierarchy \"datapath:add_instance\|pipe_IDRR:ID_RR_pipe\|pipe_reg:immd_reg\"" {  } { { "pipeline_register.vhd" "immd_reg" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652197843296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_RREX datapath:add_instance\|pipe_RREX:RR_EXE_pipe " "Elaborating entity \"pipe_RREX\" for hierarchy \"datapath:add_instance\|pipe_RREX:RR_EXE_pipe\"" {  } { { "datapath.vhdl" "RR_EXE_pipe" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652197843297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_EXMEM datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe " "Elaborating entity \"pipe_EXMEM\" for hierarchy \"datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\"" {  } { { "datapath.vhdl" "EXE_MEM_pipe" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652197843317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_MEMWB datapath:add_instance\|pipe_MEMWB:p_mem_wb " "Elaborating entity \"pipe_MEMWB\" for hierarchy \"datapath:add_instance\|pipe_MEMWB:p_mem_wb\"" {  } { { "datapath.vhdl" "p_mem_wb" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652197843324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_interfacer datapath:add_instance\|mem_interfacer:mi " "Elaborating entity \"mem_interfacer\" for hierarchy \"datapath:add_instance\|mem_interfacer:mi\"" {  } { { "datapath.vhdl" "mi" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652197843330 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem_addr mem_interfacer.vhdl(22) " "VHDL Process Statement warning at mem_interfacer.vhdl(22): inferring latch(es) for signal or variable \"Mem_addr\", which holds its previous value in one or more paths through the process" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652197843333 "|datapath|mem_interfacer:mi"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "WB_d3 mem_interfacer.vhdl(22) " "VHDL Process Statement warning at mem_interfacer.vhdl(22): inferring latch(es) for signal or variable \"WB_d3\", which holds its previous value in one or more paths through the process" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652197843333 "|datapath|mem_interfacer:mi"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem_in mem_interfacer.vhdl(22) " "VHDL Process Statement warning at mem_interfacer.vhdl(22): inferring latch(es) for signal or variable \"Mem_in\", which holds its previous value in one or more paths through the process" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652197843333 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[0\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[0\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843333 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[1\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[1\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843333 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[2\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[2\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843333 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[3\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[3\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843333 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[4\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[4\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843333 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[5\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[5\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843333 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[6\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[6\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843333 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[7\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[7\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843333 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[8\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[8\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843333 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[9\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[9\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[10\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[10\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[11\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[11\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[12\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[12\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[13\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[13\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[14\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[14\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[15\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[15\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[0\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[0\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[1\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[1\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[2\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[2\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[3\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[3\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[4\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[4\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[5\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[5\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[6\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[6\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[7\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[7\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[8\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[8\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[9\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[9\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[10\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[10\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[11\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[11\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[12\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[12\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[13\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[13\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[14\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[14\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[15\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[15\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[0\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[0\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[1\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[1\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[2\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[2\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[3\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[3\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[4\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[4\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[5\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[5\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[6\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[6\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[7\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[7\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[8\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[8\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[9\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[9\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[10\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[10\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[11\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[11\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[12\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[12\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[13\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[13\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843334 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[14\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[14\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843335 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[15\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[15\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843335 "|datapath|mem_interfacer:mi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_dec datapath:add_instance\|inst_dec:id " "Elaborating entity \"inst_dec\" for hierarchy \"datapath:add_instance\|inst_dec:id\"" {  } { { "datapath.vhdl" "id" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652197843335 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "junk inst_dec.vhdl(39) " "VHDL Process Statement warning at inst_dec.vhdl(39): signal \"junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843354 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con_junk inst_dec.vhdl(42) " "VHDL Process Statement warning at inst_dec.vhdl(42): signal \"con_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843354 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con_junk inst_dec.vhdl(49) " "VHDL Process Statement warning at inst_dec.vhdl(49): signal \"con_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843354 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con_junk inst_dec.vhdl(56) " "VHDL Process Statement warning at inst_dec.vhdl(56): signal \"con_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843355 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con_junk inst_dec.vhdl(62) " "VHDL Process Statement warning at inst_dec.vhdl(62): signal \"con_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843355 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_junk inst_dec.vhdl(66) " "VHDL Process Statement warning at inst_dec.vhdl(66): signal \"reg_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843355 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con_junk inst_dec.vhdl(68) " "VHDL Process Statement warning at inst_dec.vhdl(68): signal \"con_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843355 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con_junk inst_dec.vhdl(74) " "VHDL Process Statement warning at inst_dec.vhdl(74): signal \"con_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843355 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_junk inst_dec.vhdl(78) " "VHDL Process Statement warning at inst_dec.vhdl(78): signal \"reg_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843355 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con_junk inst_dec.vhdl(80) " "VHDL Process Statement warning at inst_dec.vhdl(80): signal \"con_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843355 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_junk inst_dec.vhdl(83) " "VHDL Process Statement warning at inst_dec.vhdl(83): signal \"reg_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843355 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con_junk inst_dec.vhdl(86) " "VHDL Process Statement warning at inst_dec.vhdl(86): signal \"con_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843355 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con_junk inst_dec.vhdl(92) " "VHDL Process Statement warning at inst_dec.vhdl(92): signal \"con_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843355 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_junk inst_dec.vhdl(95) " "VHDL Process Statement warning at inst_dec.vhdl(95): signal \"reg_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843355 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_junk inst_dec.vhdl(96) " "VHDL Process Statement warning at inst_dec.vhdl(96): signal \"reg_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843355 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CZ inst_dec.vhdl(29) " "VHDL Process Statement warning at inst_dec.vhdl(29): inferring latch(es) for signal or variable \"CZ\", which holds its previous value in one or more paths through the process" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652197843355 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AD2 inst_dec.vhdl(29) " "VHDL Process Statement warning at inst_dec.vhdl(29): inferring latch(es) for signal or variable \"AD2\", which holds its previous value in one or more paths through the process" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652197843355 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AD3 inst_dec.vhdl(29) " "VHDL Process Statement warning at inst_dec.vhdl(29): inferring latch(es) for signal or variable \"AD3\", which holds its previous value in one or more paths through the process" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652197843355 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "immediate inst_dec.vhdl(29) " "VHDL Process Statement warning at inst_dec.vhdl(29): inferring latch(es) for signal or variable \"immediate\", which holds its previous value in one or more paths through the process" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652197843355 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[0\] inst_dec.vhdl(29) " "Inferred latch for \"immediate\[0\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843355 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[1\] inst_dec.vhdl(29) " "Inferred latch for \"immediate\[1\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843355 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[2\] inst_dec.vhdl(29) " "Inferred latch for \"immediate\[2\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843355 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[3\] inst_dec.vhdl(29) " "Inferred latch for \"immediate\[3\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843355 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[4\] inst_dec.vhdl(29) " "Inferred latch for \"immediate\[4\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843355 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[5\] inst_dec.vhdl(29) " "Inferred latch for \"immediate\[5\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843355 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[6\] inst_dec.vhdl(29) " "Inferred latch for \"immediate\[6\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843355 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[7\] inst_dec.vhdl(29) " "Inferred latch for \"immediate\[7\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843355 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[8\] inst_dec.vhdl(29) " "Inferred latch for \"immediate\[8\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843355 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[9\] inst_dec.vhdl(29) " "Inferred latch for \"immediate\[9\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843355 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD3\[0\] inst_dec.vhdl(29) " "Inferred latch for \"AD3\[0\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843356 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD3\[1\] inst_dec.vhdl(29) " "Inferred latch for \"AD3\[1\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843356 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD3\[2\] inst_dec.vhdl(29) " "Inferred latch for \"AD3\[2\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843356 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2\[0\] inst_dec.vhdl(29) " "Inferred latch for \"AD2\[0\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843356 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2\[1\] inst_dec.vhdl(29) " "Inferred latch for \"AD2\[1\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843356 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2\[2\] inst_dec.vhdl(29) " "Inferred latch for \"AD2\[2\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843356 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CZ\[0\] inst_dec.vhdl(29) " "Inferred latch for \"CZ\[0\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843356 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CZ\[1\] inst_dec.vhdl(29) " "Inferred latch for \"CZ\[1\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197843356 "|datapath|inst_dec:id"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cond_left_shift datapath:add_instance\|cond_left_shift:cls " "Elaborating entity \"cond_left_shift\" for hierarchy \"datapath:add_instance\|cond_left_shift:cls\"" {  } { { "datapath.vhdl" "cls" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652197843356 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_temp cond_left_shift.vhd(41) " "VHDL Process Statement warning at cond_left_shift.vhd(41): signal \"out_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cond_left_shift.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/cond_left_shift.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652197843358 "|datapath|cond_left_shift:cls"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[0\] " "Latch datapath:add_instance\|mem_interfacer:mi\|WB_d3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844850 ""}  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[1\] " "Latch datapath:add_instance\|mem_interfacer:mi\|WB_d3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844850 ""}  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[2\] " "Latch datapath:add_instance\|mem_interfacer:mi\|WB_d3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844850 ""}  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[3\] " "Latch datapath:add_instance\|mem_interfacer:mi\|WB_d3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844850 ""}  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[4\] " "Latch datapath:add_instance\|mem_interfacer:mi\|WB_d3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844850 ""}  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[5\] " "Latch datapath:add_instance\|mem_interfacer:mi\|WB_d3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844850 ""}  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[6\] " "Latch datapath:add_instance\|mem_interfacer:mi\|WB_d3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844850 ""}  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[7\] " "Latch datapath:add_instance\|mem_interfacer:mi\|WB_d3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844850 ""}  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[8\] " "Latch datapath:add_instance\|mem_interfacer:mi\|WB_d3\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844850 ""}  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[9\] " "Latch datapath:add_instance\|mem_interfacer:mi\|WB_d3\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844850 ""}  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[10\] " "Latch datapath:add_instance\|mem_interfacer:mi\|WB_d3\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844850 ""}  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[11\] " "Latch datapath:add_instance\|mem_interfacer:mi\|WB_d3\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844850 ""}  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[12\] " "Latch datapath:add_instance\|mem_interfacer:mi\|WB_d3\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844850 ""}  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[13\] " "Latch datapath:add_instance\|mem_interfacer:mi\|WB_d3\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844851 ""}  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[14\] " "Latch datapath:add_instance\|mem_interfacer:mi\|WB_d3\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844851 ""}  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[15\] " "Latch datapath:add_instance\|mem_interfacer:mi\|WB_d3\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844851 ""}  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu:main_alu\|C " "Latch datapath:add_instance\|alu:main_alu\|C has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_op\[1\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_op\[1\]" {  } { { "ALU_Oper_Sel.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844851 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_en " "Latch datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[15\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[15\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844851 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports ENA and PRE on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844851 ""}  } { { "ALU_Oper_Sel.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_op\[0\] " "Latch datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_op\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844851 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports ENA and CLR on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844851 ""}  } { { "ALU_Oper_Sel.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_op\[1\] " "Latch datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_op\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844851 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports ENA and PRE on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844851 ""}  } { { "ALU_Oper_Sel.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|inst_dec:id\|AD3\[2\] " "Latch datapath:add_instance\|inst_dec:id\|AD3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[15\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[15\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844851 ""}  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|inst_dec:id\|AD3\[1\] " "Latch datapath:add_instance\|inst_dec:id\|AD3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844852 ""}  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|inst_dec:id\|AD3\[0\] " "Latch datapath:add_instance\|inst_dec:id\|AD3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844852 ""}  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|inst_dec:id\|CZ\[1\] " "Latch datapath:add_instance\|inst_dec:id\|CZ\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[15\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[15\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844852 ""}  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|inst_dec:id\|CZ\[0\] " "Latch datapath:add_instance\|inst_dec:id\|CZ\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[15\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[15\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844852 ""}  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|inst_dec:id\|AD2\[0\] " "Latch datapath:add_instance\|inst_dec:id\|AD2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[15\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[15\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844852 ""}  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|inst_dec:id\|AD2\[1\] " "Latch datapath:add_instance\|inst_dec:id\|AD2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[15\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[15\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844852 ""}  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|inst_dec:id\|AD2\[2\] " "Latch datapath:add_instance\|inst_dec:id\|AD2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[15\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[15\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844852 ""}  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[4\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[4\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[4\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844852 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[4\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[4\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[4\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844852 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[4\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[4\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[4\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844852 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[4\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[4\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[4\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844853 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[4\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[4\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[4\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844853 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[4\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[4\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[4\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844853 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[4\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[4\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[4\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844853 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[4\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[4\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[4\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844854 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[0\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[0\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[0\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844854 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[0\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[0\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[0\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844854 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[0\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[0\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[0\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844854 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[0\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[0\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[0\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844855 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[0\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[0\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[0\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844855 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[0\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[0\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[0\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844855 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[0\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[0\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[0\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844855 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[0\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[0\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[0\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844855 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[1\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[1\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[1\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844855 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[1\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[1\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[1\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844855 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[1\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[1\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[1\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844855 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[1\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[1\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[1\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844855 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[1\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[1\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[1\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844855 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[1\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[1\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[1\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844855 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[1\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[1\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[1\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844856 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[1\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[1\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[1\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844856 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[2\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[2\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844856 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[2\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[2\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844856 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[2\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[2\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844856 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[2\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[2\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844856 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[2\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[2\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844856 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[2\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[2\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844856 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[2\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[2\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844856 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[2\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[2\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844856 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[3\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[3\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844856 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[3\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[3\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844857 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[3\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[3\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844857 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[3\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[3\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844857 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[3\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[3\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844857 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[3\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[3\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844857 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[3\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[3\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844857 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[3\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[3\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844857 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[5\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[5\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[5\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844857 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[5\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[5\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[5\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844857 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[5\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[5\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[5\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844857 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[5\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[5\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[5\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844858 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[5\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[5\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[5\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844858 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[5\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[5\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[5\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844858 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[5\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[5\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[5\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844858 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[5\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[5\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[5\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844858 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[6\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[6\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844858 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[6\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[6\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844858 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[6\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[6\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844858 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[6\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[6\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844858 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[6\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[6\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844858 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[6\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[6\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844859 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[6\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[6\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844859 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[6\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[6\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844859 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[7\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[7\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[7\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844859 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[7\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[7\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[7\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844859 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[7\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[7\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[7\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844859 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[7\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[7\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[7\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844859 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[7\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[7\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[7\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844859 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[7\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[7\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[7\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844859 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[7\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[7\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[7\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844859 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[7\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[7\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[7\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844860 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[8\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[8\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[8\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844860 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[8\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[8\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[8\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844860 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[8\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[8\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[8\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844860 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[8\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[8\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[8\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844860 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[8\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[8\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[8\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844860 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[8\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[8\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[8\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844860 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[8\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[8\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[8\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844860 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[8\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[8\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[8\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844860 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[9\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[9\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[9\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844860 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[9\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[9\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[9\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844860 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[9\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[9\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[9\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844861 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[9\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[9\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[9\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844861 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[9\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[9\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[9\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844861 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[9\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[9\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[9\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844861 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[9\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[9\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[9\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844861 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[9\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[9\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[9\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844861 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[10\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[10\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[10\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844861 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[10\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[10\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[10\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844861 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[10\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[10\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[10\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844861 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[10\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[10\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[10\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844861 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[10\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[10\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[10\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844861 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[10\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[10\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[10\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844862 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[10\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[10\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[10\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844862 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[10\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[10\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[10\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844862 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[11\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[11\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[11\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844862 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[11\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[11\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[11\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844862 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[11\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[11\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[11\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844862 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[11\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[11\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[11\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844862 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[11\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[11\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[11\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844862 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[11\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[11\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[11\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844862 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[11\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[11\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[11\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844862 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[11\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[11\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[11\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844863 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[12\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844863 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[12\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844863 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[12\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844863 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[12\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844863 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[12\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844863 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[12\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844863 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[12\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844863 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[12\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844863 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[13\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[13\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[13\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844863 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[13\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[13\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[13\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844863 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[13\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[13\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[13\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844864 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[13\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[13\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[13\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844864 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[13\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[13\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[13\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844864 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[13\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[13\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[13\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844864 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[13\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[13\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[13\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844864 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[13\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[13\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[13\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844864 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[14\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[14\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[14\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844864 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[14\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[14\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[14\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844864 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[14\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[14\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[14\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844864 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[14\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[14\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[14\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844864 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[14\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[14\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[14\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844865 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[14\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[14\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[14\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844865 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[14\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[14\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[14\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844865 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[14\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[14\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[14\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844865 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[15\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[15\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[15\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844865 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[15\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[15\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[15\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844865 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[15\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[15\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[15\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844865 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[15\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[15\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[15\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844865 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[15\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[15\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[15\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844865 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[15\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[15\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[15\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844865 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[15\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[15\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[15\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844865 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[15\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[15\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[15\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652197844866 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652197844866 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652197845517 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[0\]\[0\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[0\]\[0\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[2\]\[0\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[2\]\[0\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[3\]\[0\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[3\]\[0\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[5\]\[0\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[5\]\[0\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[13\]\[0\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[13\]\[0\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[0\]\[1\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[0\]\[1\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[2\]\[1\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[2\]\[1\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[5\]\[1\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[5\]\[1\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[13\]\[1\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[13\]\[1\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[4\]\[2\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[4\]\[2\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[5\]\[2\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[5\]\[2\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[3\]\[3\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[3\]\[3\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[3\]\[4\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[3\]\[4\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[0\]\[6\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[0\]\[6\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[1\]\[6\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[1\]\[6\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[4\]\[6\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[4\]\[6\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[12\]\[6\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[12\]\[6\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[2\]\[7\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[2\]\[7\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[3\]\[7\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[3\]\[7\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[3\]\[8\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[3\]\[8\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[0\]\[9\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[0\]\[9\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[1\]\[9\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[1\]\[9\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[0\]\[10\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[0\]\[10\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[1\]\[10\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[1\]\[10\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[0\]\[12\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[0\]\[12\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[1\]\[12\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[1\]\[12\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[2\]\[12\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[2\]\[12\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[5\]\[12\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[5\]\[12\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[0\]\[13\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[0\]\[13\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[12\]\[13\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[12\]\[13\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[0\]\[14\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[0\]\[14\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[2\]\[14\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[2\]\[14\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[3\]\[14\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[3\]\[14\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[13\]\[14\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[13\]\[14\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[4\]\[15\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[4\]\[15\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[5\]\[15\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[5\]\[15\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[12\]\[15\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[12\]\[15\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[13\]\[15\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[13\]\[15\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652197845752 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1652197845752 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/output_files/RISC.map.smsg " "Generated suppressed messages file D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/output_files/RISC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197847015 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652197847350 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652197847350 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2163 " "Implemented 2163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652197847644 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652197847644 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2081 " "Implemented 2081 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652197847644 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652197847644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 380 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 380 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652197847692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 21:20:47 2022 " "Processing ended: Tue May 10 21:20:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652197847692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652197847692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652197847692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652197847692 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1652197849347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652197849349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 21:20:49 2022 " "Processing started: Tue May 10 21:20:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652197849349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1652197849349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RISC -c RISC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1652197849349 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1652197849418 ""}
{ "Info" "0" "" "Project  = RISC" {  } {  } 0 0 "Project  = RISC" 0 0 "Fitter" 0 0 1652197849419 ""}
{ "Info" "0" "" "Revision = RISC" {  } {  } 0 0 "Revision = RISC" 0 0 "Fitter" 0 0 1652197849419 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Fitter" 0 -1 1652197849550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652197849551 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RISC 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"RISC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652197849569 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652197849609 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652197849609 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652197850423 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652197850447 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1652197850580 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "82 82 " "No exact pin location assignment(s) for 82 pins of 82 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1652197850811 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1652197858158 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "input_vector\[0\]~inputCLKENA0 776 global CLKCTRL_G10 " "input_vector\[0\]~inputCLKENA0 with 776 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1652197858614 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "input_vector\[1\]~inputCLKENA0 160 global CLKCTRL_G8 " "input_vector\[1\]~inputCLKENA0 with 160 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1652197858614 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1652197858614 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652197858615 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1652197858647 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652197858649 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652197858654 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1652197858658 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1652197858658 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1652197858660 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1652197858661 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1652197858663 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1652197858663 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652197859086 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "474 " "The Timing Analyzer is analyzing 474 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1652197865436 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISC.sdc " "Synopsys Design Constraints File file not found: 'RISC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1652197865439 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1652197865440 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: datac  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: datad  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~10  from: dataa  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~10  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~10  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~10  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~11  from: dataa  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~11  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~11  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~11  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~12  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~12  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~12  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~12  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: datac  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: datad  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: datac  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: datad  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~3  from: datac  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~3  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~3  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~4  from: dataa  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~4  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~4  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~5  from: dataa  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~5  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~5  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~6  from: dataa  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~6  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~6  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~7  from: dataa  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~7  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~7  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~8  from: dataa  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~8  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~8  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~8  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[0\]~15  from: datac  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[0\]~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[0\]~15  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[0\]~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[10\]~5  from: datac  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[10\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[10\]~5  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[10\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[11\]~4  from: datac  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[11\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[11\]~4  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[11\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[12\]~3  from: datac  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[12\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[12\]~3  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[12\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[13\]~2  from: datac  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[13\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[13\]~2  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[13\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[14\]~1  from: datac  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[14\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[14\]~1  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[14\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[15\]~0  from: datac  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[15\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[15\]~0  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[15\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[1\]~14  from: datac  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[1\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[1\]~14  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[1\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[2\]~13  from: datac  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[2\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[2\]~13  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[2\]~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[3\]~12  from: datac  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[3\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[3\]~12  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[3\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[4\]~11  from: datac  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[4\]~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[4\]~11  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[4\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[5\]~10  from: datac  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[5\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[5\]~10  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[5\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[6\]~9  from: datac  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[6\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[6\]~9  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[6\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[7\]~8  from: datac  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[7\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[7\]~8  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[7\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[8\]~7  from: datac  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[8\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[8\]~7  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[8\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[9\]~6  from: datac  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[9\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[9\]~6  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[9\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[0\]~15  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[0\]~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[0\]~15  from: datae  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[0\]~15  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[10\]~5  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[10\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[10\]~5  from: datae  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[10\]~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[11\]~4  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[11\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[11\]~4  from: datae  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[11\]~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[12\]~3  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[12\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[12\]~3  from: datae  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[12\]~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[13\]~2  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[13\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[13\]~2  from: datae  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[13\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[14\]~1  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[14\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[14\]~1  from: datae  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[14\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[15\]~0  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[15\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[15\]~0  from: datae  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[15\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[1\]~14  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[1\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[1\]~14  from: datae  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[1\]~14  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[2\]~13  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[2\]~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[2\]~13  from: datae  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[2\]~13  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[3\]~12  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[3\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[3\]~12  from: datae  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[3\]~12  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[4\]~11  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[4\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[4\]~11  from: datae  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[4\]~11  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[5\]~10  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[5\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[5\]~10  from: datae  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[5\]~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[6\]~9  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[6\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[6\]~9  from: datae  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[6\]~9  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[7\]~8  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[7\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[7\]~8  from: datae  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[7\]~8  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[8\]~7  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[8\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[8\]~7  from: datae  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[8\]~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[9\]~6  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[9\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[9\]~6  from: datae  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[9\]~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|alu_oper_sel1\|alu_op\[1\]~1  from: datad  to: combout " "Cell: add_instance\|alu_oper_sel1\|alu_op\[1\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|id\|Mux18~0  from: dataa  to: combout " "Cell: add_instance\|id\|Mux18~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux0~0  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux0~0  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux1~0  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux1~0  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux1~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~0  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~0  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~0  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~0  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~0  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~0  from: dataf  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~1  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~1  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~1  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~1  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~1  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~1  from: dataf  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~2  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~2  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~2  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~2  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~2  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~2  from: dataf  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~3  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~3  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~3  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~3  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~3  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~3  from: dataf  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~4  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~4  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~4  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~4  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~5  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~5  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~5  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~5  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux4~1  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux4~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux4~1  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux4~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux5~1  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux5~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux5~1  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux5~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux6~1  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux6~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux6~1  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux6~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux7~1  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux7~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux7~1  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux7~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux8~1  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux8~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux8~1  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux8~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux9~1  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux9~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux9~1  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux9~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652197865459 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1652197865459 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1652197865471 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1652197865472 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1652197865476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1652197865514 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1652197865899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652197874223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1652197882516 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1652197889096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652197889096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1652197890948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+03 ns 1.8% " "5e+03 ns of routing delay (approximately 1.8% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1652197900180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X67_Y35 X77_Y45 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X67_Y35 to location X77_Y45" {  } { { "loc" "" { Generic "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X67_Y35 to location X77_Y45"} { { 12 { 0 ""} 67 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1652197904481 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1652197904481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1652198038213 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1652198038213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:23 " "Fitter routing operations ending: elapsed time is 00:02:23" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652198038220 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.25 " "Total time spent on timing analysis during the Fitter is 12.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1652198041992 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652198042037 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652198043685 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652198043686 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652198045843 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652198050811 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/output_files/RISC.fit.smsg " "Generated suppressed messages file D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/output_files/RISC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1652198051224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6734 " "Peak virtual memory: 6734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652198052195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 21:24:12 2022 " "Processing ended: Tue May 10 21:24:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652198052195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:23 " "Elapsed time: 00:03:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652198052195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:07 " "Total CPU time (on all processors): 00:05:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652198052195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652198052195 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1652198053620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652198053623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 21:24:13 2022 " "Processing started: Tue May 10 21:24:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652198053623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1652198053623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RISC -c RISC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1652198053624 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Assembler" 0 -1 1652198054304 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1652198060457 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652198060833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 21:24:20 2022 " "Processing ended: Tue May 10 21:24:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652198060833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652198060833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652198060833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1652198060833 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1652198061436 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1652198061933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652198061936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 21:24:21 2022 " "Processing started: Tue May 10 21:24:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652198061936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1652198061936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISC -c RISC " "Command: quartus_sta RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1652198061936 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1652198061996 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Timing Analyzer" 0 -1 1652198062551 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1652198062551 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652198062586 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652198062586 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "474 " "The Timing Analyzer is analyzing 474 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1652198063162 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISC.sdc " "Synopsys Design Constraints File file not found: 'RISC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1652198063219 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1652198063219 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name input_vector\[0\] input_vector\[0\] " "create_clock -period 1.000 -name input_vector\[0\] input_vector\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652198063230 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "create_clock -period 1.000 -name datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652198063230 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_en datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_en " "create_clock -period 1.000 -name datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_en datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_en" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652198063230 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\] datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "create_clock -period 1.000 -name datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\] datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652198063230 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name datapath:add_instance\|LUT:LUT_FLUSH\|v\[0\] datapath:add_instance\|LUT:LUT_FLUSH\|v\[0\] " "create_clock -period 1.000 -name datapath:add_instance\|LUT:LUT_FLUSH\|v\[0\] datapath:add_instance\|LUT:LUT_FLUSH\|v\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652198063230 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout " "create_clock -period 1.000 -name datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652198063230 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\] datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "create_clock -period 1.000 -name datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\] datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652198063230 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652198063230 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: datac  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: datad  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~10  from: dataa  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~10  from: datac  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~10  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~11  from: datab  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~11  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~11  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~11  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~12  from: dataa  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~12  from: datad  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: datab  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: datad  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: datac  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: datad  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~3  from: datab  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~3  from: datac  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~3  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~4  from: datab  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~4  from: datad  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~4  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~5  from: datab  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~5  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~5  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~6  from: datad  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~6  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~6  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~7  from: datad  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~7  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~7  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~8  from: datab  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~8  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~8  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~8  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[0\]~15  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[0\]~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[0\]~15  from: datac  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[0\]~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[10\]~5  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[10\]~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[10\]~5  from: datac  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[10\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[11\]~4  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[11\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[11\]~4  from: dataf  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[11\]~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[12\]~3  from: datab  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[12\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[12\]~3  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[12\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[13\]~2  from: datab  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[13\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[13\]~2  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[13\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[14\]~1  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[14\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[14\]~1  from: datac  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[14\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[15\]~0  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[15\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[15\]~0  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[15\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[1\]~14  from: datae  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[1\]~14  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[1\]~14  from: dataf  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[1\]~14  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[2\]~13  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[2\]~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[2\]~13  from: datac  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[2\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[3\]~12  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[3\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[3\]~12  from: dataf  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[3\]~12  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[4\]~11  from: datab  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[4\]~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[4\]~11  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[4\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[5\]~10  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[5\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[5\]~10  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[5\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[6\]~9  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[6\]~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[6\]~9  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[6\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[7\]~8  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[7\]~8  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[7\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[8\]~7  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[8\]~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[8\]~7  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[8\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[9\]~6  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[9\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[9\]~6  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[9\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[0\]~15  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[0\]~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[0\]~15  from: datae  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[0\]~15  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[10\]~5  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[10\]~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[10\]~5  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[10\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[11\]~4  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[11\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[11\]~4  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[11\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[12\]~3  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[12\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[12\]~3  from: datac  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[12\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[13\]~2  from: datac  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[13\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[13\]~2  from: dataf  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[13\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[14\]~1  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[14\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[14\]~1  from: datac  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[14\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[15\]~0  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[15\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[15\]~0  from: datae  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[15\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[1\]~14  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[1\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[1\]~14  from: dataf  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[1\]~14  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[2\]~13  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[2\]~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[2\]~13  from: datac  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[2\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[3\]~12  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[3\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[3\]~12  from: datac  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[3\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[4\]~11  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[4\]~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[4\]~11  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[4\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[5\]~10  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[5\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[5\]~10  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[5\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[6\]~9  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[6\]~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[6\]~9  from: datac  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[6\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[7\]~8  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[7\]~8  from: datac  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[7\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[8\]~7  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[8\]~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[8\]~7  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[8\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[9\]~6  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[9\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[9\]~6  from: datac  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[9\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|alu_oper_sel1\|alu_op\[1\]~1  from: datab  to: combout " "Cell: add_instance\|alu_oper_sel1\|alu_op\[1\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|id\|Mux18~0  from: datad  to: combout " "Cell: add_instance\|id\|Mux18~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux0~0  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux0~0  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux1~0  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux1~0  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~0  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~0  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~0  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~0  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~0  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~0  from: dataf  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~1  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~1  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~1  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~1  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~1  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~1  from: dataf  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~2  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~2  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~2  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~2  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~2  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~2  from: dataf  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~3  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~3  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~3  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~3  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~3  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~3  from: dataf  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~4  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~4  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~4  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~4  from: dataf  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~5  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~5  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~5  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~5  from: dataf  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux4~1  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux4~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux4~1  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux4~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux5~1  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux5~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux5~1  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux5~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux6~1  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux6~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux6~1  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux6~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux7~1  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux7~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux7~1  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux7~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux8~1  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux8~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux8~1  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux8~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux9~1  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux9~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux9~1  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux9~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198063242 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1652198063242 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1652198063249 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652198063250 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1652198063254 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1652198063261 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652198063518 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652198063518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -32.549 " "Worst-case setup slack is -32.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198063520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198063520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -32.549           -5879.662 datapath:add_instance\|LUT:LUT_FLUSH\|v\[0\]  " "  -32.549           -5879.662 datapath:add_instance\|LUT:LUT_FLUSH\|v\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198063520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.357           -4973.694 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "  -29.357           -4973.694 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198063520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.846           -5514.216 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout  " "  -28.846           -5514.216 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198063520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.471           -6071.771 input_vector\[0\]  " "  -22.471           -6071.771 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198063520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.639            -447.762 datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_en  " "  -15.639            -447.762 datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198063520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.228            -225.395 datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "   -9.228            -225.395 datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198063520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.143             -50.251 datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "   -7.143             -50.251 datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198063520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652198063520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -9.965 " "Worst-case hold slack is -9.965" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198063557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198063557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.965            -142.869 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout  " "   -9.965            -142.869 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198063557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.642             -32.353 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "   -4.642             -32.353 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198063557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.928             -58.639 input_vector\[0\]  " "   -2.928             -58.639 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198063557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "    0.353               0.000 datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198063557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.962               0.000 datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_en  " "    0.962               0.000 datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198063557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.032               0.000 datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "    1.032               0.000 datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198063557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.433               0.000 datapath:add_instance\|LUT:LUT_FLUSH\|v\[0\]  " "    2.433               0.000 datapath:add_instance\|LUT:LUT_FLUSH\|v\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198063557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652198063557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.534 " "Worst-case recovery slack is -6.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198063561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198063561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.534             -19.428 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "   -6.534             -19.428 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198063561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652198063561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.681 " "Worst-case removal slack is 0.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198063565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198063565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.681               0.000 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "    0.681               0.000 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198063565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652198063565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -7.986 " "Worst-case minimum pulse width slack is -7.986" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198063570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198063570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.986          -16061.971 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout  " "   -7.986          -16061.971 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198063570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.367           -4824.424 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "   -3.367           -4824.424 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198063570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -864.224 input_vector\[0\]  " "   -0.724            -864.224 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198063570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.336              -4.176 datapath:add_instance\|LUT:LUT_FLUSH\|v\[0\]  " "   -0.336              -4.176 datapath:add_instance\|LUT:LUT_FLUSH\|v\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198063570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.190              -0.255 datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_en  " "   -0.190              -0.255 datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198063570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "    0.105               0.000 datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198063570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "    0.294               0.000 datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198063570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652198063570 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652198063637 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652198063673 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652198066461 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: datac  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: datad  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~10  from: dataa  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~10  from: datac  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~10  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~11  from: datab  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~11  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~11  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~11  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~12  from: dataa  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~12  from: datad  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: datab  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: datad  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: datac  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: datad  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~3  from: datab  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~3  from: datac  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~3  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~4  from: datab  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~4  from: datad  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~4  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~5  from: datab  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~5  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~5  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~6  from: datad  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~6  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~6  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~7  from: datad  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~7  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~7  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~8  from: datab  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~8  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~8  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~8  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[0\]~15  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[0\]~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[0\]~15  from: datac  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[0\]~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[10\]~5  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[10\]~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[10\]~5  from: datac  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[10\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[11\]~4  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[11\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[11\]~4  from: dataf  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[11\]~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[12\]~3  from: datab  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[12\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[12\]~3  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[12\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[13\]~2  from: datab  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[13\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[13\]~2  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[13\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[14\]~1  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[14\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[14\]~1  from: datac  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[14\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[15\]~0  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[15\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[15\]~0  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[15\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[1\]~14  from: datae  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[1\]~14  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[1\]~14  from: dataf  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[1\]~14  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[2\]~13  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[2\]~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[2\]~13  from: datac  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[2\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[3\]~12  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[3\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[3\]~12  from: dataf  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[3\]~12  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[4\]~11  from: datab  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[4\]~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[4\]~11  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[4\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[5\]~10  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[5\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[5\]~10  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[5\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[6\]~9  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[6\]~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[6\]~9  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[6\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[7\]~8  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[7\]~8  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[7\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[8\]~7  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[8\]~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[8\]~7  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[8\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[9\]~6  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[9\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[9\]~6  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[9\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[0\]~15  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[0\]~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[0\]~15  from: datae  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[0\]~15  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[10\]~5  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[10\]~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[10\]~5  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[10\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[11\]~4  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[11\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[11\]~4  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[11\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[12\]~3  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[12\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[12\]~3  from: datac  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[12\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[13\]~2  from: datac  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[13\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[13\]~2  from: dataf  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[13\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[14\]~1  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[14\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[14\]~1  from: datac  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[14\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[15\]~0  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[15\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[15\]~0  from: datae  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[15\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[1\]~14  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[1\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[1\]~14  from: dataf  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[1\]~14  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[2\]~13  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[2\]~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[2\]~13  from: datac  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[2\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[3\]~12  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[3\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[3\]~12  from: datac  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[3\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[4\]~11  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[4\]~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[4\]~11  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[4\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[5\]~10  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[5\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[5\]~10  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[5\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[6\]~9  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[6\]~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[6\]~9  from: datac  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[6\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[7\]~8  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[7\]~8  from: datac  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[7\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[8\]~7  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[8\]~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[8\]~7  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[8\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[9\]~6  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[9\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[9\]~6  from: datac  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[9\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|alu_oper_sel1\|alu_op\[1\]~1  from: datab  to: combout " "Cell: add_instance\|alu_oper_sel1\|alu_op\[1\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|id\|Mux18~0  from: datad  to: combout " "Cell: add_instance\|id\|Mux18~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux0~0  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux0~0  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux1~0  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux1~0  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~0  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~0  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~0  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~0  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~0  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~0  from: dataf  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~1  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~1  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~1  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~1  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~1  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~1  from: dataf  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~2  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~2  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~2  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~2  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~2  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~2  from: dataf  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~3  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~3  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~3  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~3  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~3  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~3  from: dataf  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~4  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~4  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~4  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~4  from: dataf  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~5  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~5  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~5  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~5  from: dataf  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux4~1  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux4~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux4~1  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux4~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux5~1  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux5~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux5~1  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux5~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux6~1  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux6~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux6~1  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux6~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux7~1  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux7~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux7~1  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux7~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux8~1  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux8~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux8~1  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux8~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux9~1  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux9~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux9~1  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux9~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198066661 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1652198066661 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652198066664 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652198066729 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652198066729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.795 " "Worst-case setup slack is -31.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198066730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198066730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.795           -5788.911 datapath:add_instance\|LUT:LUT_FLUSH\|v\[0\]  " "  -31.795           -5788.911 datapath:add_instance\|LUT:LUT_FLUSH\|v\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198066730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.823           -4919.178 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "  -28.823           -4919.178 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198066730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.261           -5457.344 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout  " "  -28.261           -5457.344 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198066730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.218           -5910.825 input_vector\[0\]  " "  -22.218           -5910.825 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198066730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.356            -449.657 datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_en  " "  -15.356            -449.657 datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198066730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.354            -229.872 datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "   -9.354            -229.872 datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198066730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.062             -51.112 datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "   -7.062             -51.112 datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198066730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652198066730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -9.837 " "Worst-case hold slack is -9.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198066768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198066768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.837            -320.210 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout  " "   -9.837            -320.210 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198066768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.374             -29.917 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "   -4.374             -29.917 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198066768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.012             -61.532 input_vector\[0\]  " "   -3.012             -61.532 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198066768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "    0.370               0.000 datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198066768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.746               0.000 datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_en  " "    0.746               0.000 datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198066768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "    0.833               0.000 datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198066768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.654               0.000 datapath:add_instance\|LUT:LUT_FLUSH\|v\[0\]  " "    2.654               0.000 datapath:add_instance\|LUT:LUT_FLUSH\|v\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198066768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652198066768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.673 " "Worst-case recovery slack is -6.673" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198066776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198066776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.673             -19.866 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "   -6.673             -19.866 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198066776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652198066776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.639 " "Worst-case removal slack is 0.639" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198066780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198066780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.639               0.000 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "    0.639               0.000 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198066780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652198066780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -8.074 " "Worst-case minimum pulse width slack is -8.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198066785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198066785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.074          -16266.411 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout  " "   -8.074          -16266.411 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198066785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.425           -5179.970 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "   -3.425           -5179.970 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198066785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -865.938 input_vector\[0\]  " "   -0.724            -865.938 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198066785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.278              -2.446 datapath:add_instance\|LUT:LUT_FLUSH\|v\[0\]  " "   -0.278              -2.446 datapath:add_instance\|LUT:LUT_FLUSH\|v\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198066785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.150              -0.209 datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_en  " "   -0.150              -0.209 datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198066785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "    0.105               0.000 datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198066785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "    0.346               0.000 datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198066785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652198066785 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1652198066862 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652198067112 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652198069064 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: datac  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: datad  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~10  from: dataa  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~10  from: datac  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~10  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~11  from: datab  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~11  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~11  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~11  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~12  from: dataa  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~12  from: datad  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: datab  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: datad  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: datac  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: datad  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~3  from: datab  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~3  from: datac  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~3  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~4  from: datab  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~4  from: datad  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~4  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~5  from: datab  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~5  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~5  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~6  from: datad  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~6  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~6  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~7  from: datad  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~7  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~7  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~8  from: datab  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~8  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~8  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~8  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[0\]~15  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[0\]~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[0\]~15  from: datac  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[0\]~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[10\]~5  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[10\]~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[10\]~5  from: datac  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[10\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[11\]~4  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[11\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[11\]~4  from: dataf  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[11\]~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[12\]~3  from: datab  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[12\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[12\]~3  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[12\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[13\]~2  from: datab  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[13\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[13\]~2  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[13\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[14\]~1  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[14\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[14\]~1  from: datac  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[14\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[15\]~0  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[15\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[15\]~0  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[15\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[1\]~14  from: datae  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[1\]~14  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[1\]~14  from: dataf  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[1\]~14  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[2\]~13  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[2\]~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[2\]~13  from: datac  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[2\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[3\]~12  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[3\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[3\]~12  from: dataf  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[3\]~12  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[4\]~11  from: datab  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[4\]~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[4\]~11  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[4\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[5\]~10  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[5\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[5\]~10  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[5\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[6\]~9  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[6\]~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[6\]~9  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[6\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[7\]~8  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[7\]~8  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[7\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[8\]~7  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[8\]~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[8\]~7  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[8\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[9\]~6  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[9\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[9\]~6  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[9\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[0\]~15  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[0\]~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[0\]~15  from: datae  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[0\]~15  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[10\]~5  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[10\]~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[10\]~5  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[10\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[11\]~4  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[11\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[11\]~4  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[11\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[12\]~3  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[12\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[12\]~3  from: datac  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[12\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[13\]~2  from: datac  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[13\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[13\]~2  from: dataf  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[13\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[14\]~1  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[14\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[14\]~1  from: datac  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[14\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[15\]~0  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[15\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[15\]~0  from: datae  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[15\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[1\]~14  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[1\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[1\]~14  from: dataf  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[1\]~14  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[2\]~13  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[2\]~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[2\]~13  from: datac  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[2\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[3\]~12  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[3\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[3\]~12  from: datac  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[3\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[4\]~11  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[4\]~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[4\]~11  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[4\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[5\]~10  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[5\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[5\]~10  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[5\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[6\]~9  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[6\]~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[6\]~9  from: datac  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[6\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[7\]~8  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[7\]~8  from: datac  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[7\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[8\]~7  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[8\]~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[8\]~7  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[8\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[9\]~6  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[9\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[9\]~6  from: datac  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[9\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|alu_oper_sel1\|alu_op\[1\]~1  from: datab  to: combout " "Cell: add_instance\|alu_oper_sel1\|alu_op\[1\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|id\|Mux18~0  from: datad  to: combout " "Cell: add_instance\|id\|Mux18~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux0~0  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux0~0  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux1~0  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux1~0  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~0  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~0  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~0  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~0  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~0  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~0  from: dataf  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~1  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~1  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~1  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~1  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~1  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~1  from: dataf  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~2  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~2  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~2  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~2  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~2  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~2  from: dataf  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~3  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~3  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~3  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~3  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~3  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~3  from: dataf  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~4  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~4  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~4  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~4  from: dataf  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~5  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~5  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~5  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~5  from: dataf  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux4~1  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux4~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux4~1  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux4~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux5~1  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux5~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux5~1  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux5~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux6~1  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux6~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux6~1  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux6~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux7~1  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux7~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux7~1  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux7~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux8~1  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux8~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux8~1  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux8~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux9~1  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux9~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux9~1  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux9~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069224 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1652198069224 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652198069228 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652198069264 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652198069264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.886 " "Worst-case setup slack is -16.886" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.886           -2998.998 datapath:add_instance\|LUT:LUT_FLUSH\|v\[0\]  " "  -16.886           -2998.998 datapath:add_instance\|LUT:LUT_FLUSH\|v\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.343           -2599.777 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "  -15.343           -2599.777 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.212           -2787.133 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout  " "  -15.212           -2787.133 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.611           -2543.053 input_vector\[0\]  " "  -10.611           -2543.053 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.598            -186.830 datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_en  " "   -6.598            -186.830 datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.712             -80.887 datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "   -3.712             -80.887 datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.629             -16.507 datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "   -2.629             -16.507 datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652198069266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.628 " "Worst-case hold slack is -4.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.628             -36.969 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout  " "   -4.628             -36.969 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.264             -16.110 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "   -2.264             -16.110 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.272             -26.005 input_vector\[0\]  " "   -1.272             -26.005 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "    0.212               0.000 datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_en  " "    0.298               0.000 datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566               0.000 datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "    0.566               0.000 datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.880               0.000 datapath:add_instance\|LUT:LUT_FLUSH\|v\[0\]  " "    0.880               0.000 datapath:add_instance\|LUT:LUT_FLUSH\|v\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652198069300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.491 " "Worst-case recovery slack is -2.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.491              -7.048 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "   -2.491              -7.048 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652198069304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.308 " "Worst-case removal slack is 0.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "    0.308               0.000 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652198069310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.796 " "Worst-case minimum pulse width slack is -3.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.796           -6493.434 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout  " "   -3.796           -6493.434 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.488           -1339.811 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "   -1.488           -1339.811 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.204              -2.038 datapath:add_instance\|LUT:LUT_FLUSH\|v\[0\]  " "   -0.204              -2.038 datapath:add_instance\|LUT:LUT_FLUSH\|v\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.094             -63.543 input_vector\[0\]  " "   -0.094             -63.543 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_en  " "    0.000               0.000 datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "    0.214               0.000 datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "    0.334               0.000 datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652198069314 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652198069381 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: datac  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: datad  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~10  from: dataa  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~10  from: datac  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~10  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~11  from: datab  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~11  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~11  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~11  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~12  from: dataa  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~12  from: datad  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: datab  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: datad  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: datac  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: datad  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~3  from: datab  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~3  from: datac  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~3  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~4  from: datab  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~4  from: datad  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~4  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~5  from: datab  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~5  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~5  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~6  from: datad  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~6  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~6  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~7  from: datad  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~7  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~7  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~8  from: datab  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~8  from: datae  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~8  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|LUT_FLUSH\|Equal0~8  from: dataf  to: combout " "Cell: add_instance\|LUT_FLUSH\|Equal0~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[0\]~15  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[0\]~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[0\]~15  from: datac  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[0\]~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[10\]~5  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[10\]~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[10\]~5  from: datac  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[10\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[11\]~4  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[11\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[11\]~4  from: dataf  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[11\]~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[12\]~3  from: datab  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[12\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[12\]~3  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[12\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[13\]~2  from: datab  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[13\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[13\]~2  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[13\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[14\]~1  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[14\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[14\]~1  from: datac  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[14\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[15\]~0  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[15\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[15\]~0  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[15\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[1\]~14  from: datae  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[1\]~14  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[1\]~14  from: dataf  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[1\]~14  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[2\]~13  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[2\]~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[2\]~13  from: datac  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[2\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[3\]~12  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[3\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[3\]~12  from: dataf  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[3\]~12  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[4\]~11  from: datab  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[4\]~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[4\]~11  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[4\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[5\]~10  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[5\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[5\]~10  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[5\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[6\]~9  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[6\]~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[6\]~9  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[6\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[7\]~8  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[7\]~8  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[7\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[8\]~7  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[8\]~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[8\]~7  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[8\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[9\]~6  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[9\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_1\|output\[9\]~6  from: datad  to: combout " "Cell: add_instance\|Prio_mux_1\|output\[9\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[0\]~15  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[0\]~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[0\]~15  from: datae  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[0\]~15  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[10\]~5  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[10\]~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[10\]~5  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[10\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[11\]~4  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[11\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[11\]~4  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[11\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[12\]~3  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[12\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[12\]~3  from: datac  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[12\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[13\]~2  from: datac  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[13\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[13\]~2  from: dataf  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[13\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[14\]~1  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[14\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[14\]~1  from: datac  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[14\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[15\]~0  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[15\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[15\]~0  from: datae  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[15\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[1\]~14  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[1\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[1\]~14  from: dataf  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[1\]~14  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[2\]~13  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[2\]~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[2\]~13  from: datac  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[2\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[3\]~12  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[3\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[3\]~12  from: datac  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[3\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[4\]~11  from: dataa  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[4\]~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[4\]~11  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[4\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[5\]~10  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[5\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[5\]~10  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[5\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[6\]~9  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[6\]~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[6\]~9  from: datac  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[6\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[7\]~8  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[7\]~8  from: datac  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[7\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[8\]~7  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[8\]~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[8\]~7  from: datad  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[8\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[9\]~6  from: datab  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[9\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|Prio_mux_2\|output\[9\]~6  from: datac  to: combout " "Cell: add_instance\|Prio_mux_2\|output\[9\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|alu_oper_sel1\|alu_op\[1\]~1  from: datab  to: combout " "Cell: add_instance\|alu_oper_sel1\|alu_op\[1\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|id\|Mux18~0  from: datad  to: combout " "Cell: add_instance\|id\|Mux18~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux0~0  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux0~0  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux1~0  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux1~0  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~0  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~0  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~0  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~0  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~0  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~0  from: dataf  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~1  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~1  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~1  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~1  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~1  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~1  from: dataf  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~2  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~2  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~2  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~2  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~2  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~2  from: dataf  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~3  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~3  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~3  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~3  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~3  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~3  from: dataf  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~4  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~4  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~4  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~4  from: dataf  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~5  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~5  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~5  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux2~5  from: dataf  to: combout " "Cell: add_instance\|pc_predictor\|Mux2~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux4~1  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux4~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux4~1  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux4~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux5~1  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux5~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux5~1  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux5~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux6~1  from: dataa  to: combout " "Cell: add_instance\|pc_predictor\|Mux6~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux6~1  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux6~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux7~1  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux7~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux7~1  from: datae  to: combout " "Cell: add_instance\|pc_predictor\|Mux7~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux8~1  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux8~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux8~1  from: datad  to: combout " "Cell: add_instance\|pc_predictor\|Mux8~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux9~1  from: datab  to: combout " "Cell: add_instance\|pc_predictor\|Mux9~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|pc_predictor\|Mux9~1  from: datac  to: combout " "Cell: add_instance\|pc_predictor\|Mux9~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652198069582 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1652198069582 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652198069585 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652198069632 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652198069632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.886 " "Worst-case setup slack is -14.886" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.886           -2645.026 datapath:add_instance\|LUT:LUT_FLUSH\|v\[0\]  " "  -14.886           -2645.026 datapath:add_instance\|LUT:LUT_FLUSH\|v\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.500           -2282.150 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "  -13.500           -2282.150 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.372           -2459.698 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout  " "  -13.372           -2459.698 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.309           -2174.110 input_vector\[0\]  " "   -9.309           -2174.110 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.963            -170.395 datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_en  " "   -5.963            -170.395 datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.326             -74.922 datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "   -3.326             -74.922 datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.365             -15.200 datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "   -2.365             -15.200 datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652198069634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.004 " "Worst-case hold slack is -4.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.004             -33.379 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout  " "   -4.004             -33.379 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.942             -13.699 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "   -1.942             -13.699 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.260             -26.082 input_vector\[0\]  " "   -1.260             -26.082 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "    0.200               0.000 datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_en  " "    0.327               0.000 datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "    0.483               0.000 datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.921               0.000 datapath:add_instance\|LUT:LUT_FLUSH\|v\[0\]  " "    0.921               0.000 datapath:add_instance\|LUT:LUT_FLUSH\|v\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652198069683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.328 " "Worst-case recovery slack is -2.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.328              -6.637 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "   -2.328              -6.637 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652198069690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.267 " "Worst-case removal slack is 0.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "    0.267               0.000 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652198069697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.261 " "Worst-case minimum pulse width slack is -3.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.261           -5790.338 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout  " "   -3.261           -5790.338 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.227           -1169.738 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "   -1.227           -1169.738 datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091             -64.398 input_vector\[0\]  " "   -0.091             -64.398 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.049              -0.091 datapath:add_instance\|LUT:LUT_FLUSH\|v\[0\]  " "   -0.049              -0.091 datapath:add_instance\|LUT:LUT_FLUSH\|v\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_en  " "    0.106               0.000 datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "    0.256               0.000 datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\]  " "    0.363               0.000 datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652198069705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652198069705 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652198071619 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652198071621 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/output_files/RISC.sta.smsg " "Generated suppressed messages file D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/output_files/RISC.sta.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Timing Analyzer" 0 -1 1652198071694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5228 " "Peak virtual memory: 5228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652198071736 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 21:24:31 2022 " "Processing ended: Tue May 10 21:24:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652198071736 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652198071736 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652198071736 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652198071736 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1652198072982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652198072985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 21:24:32 2022 " "Processing started: Tue May 10 21:24:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652198072985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652198072985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RISC -c RISC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652198072985 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "EDA Netlist Writer" 0 -1 1652198074063 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC.vho D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/simulation/modelsim/ simulation " "Generated file RISC.vho in folder \"D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652198074398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652198074449 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 21:24:34 2022 " "Processing ended: Tue May 10 21:24:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652198074449 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652198074449 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652198074449 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1652198074449 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 391 s " "Quartus Prime Full Compilation was successful. 0 errors, 391 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1652198075107 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652198133190 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652198133193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 21:25:33 2022 " "Processing started: Tue May 10 21:25:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652198133193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1652198133193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp RISC -c RISC --netlist_type=sgate " "Command: quartus_npp RISC -c RISC --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1652198133193 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Netlist Viewers Preprocess" 0 -1 1652198133299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4555 " "Peak virtual memory: 4555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652198133458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 21:25:33 2022 " "Processing ended: Tue May 10 21:25:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652198133458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652198133458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652198133458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1652198133458 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652198134516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652198134520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 21:25:34 2022 " "Processing started: Tue May 10 21:25:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652198134520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1652198134520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp RISC -c RISC --netlist_type=sm_process " "Command: quartus_npp RISC -c RISC --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1652198134520 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Netlist Viewers Preprocess" 0 -1 1652198134627 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4555 " "Peak virtual memory: 4555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652198134654 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 21:25:34 2022 " "Processing ended: Tue May 10 21:25:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652198134654 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652198134654 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652198134654 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1652198134654 ""}
