============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Jul 10 2024  02:29:48 pm
  Module:                 single_port_ram
  Technology libraries:   tsl18fs120_scl_ss 1
                          tsl18cio150_max 1.0
  Operating conditions:   tsl18cio150_max (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                 Leakage  
  Gate    Instances    Area    Power (nW)        Library       
---------------------------------------------------------------
an12d1            1     21.950      0.469    tsl18fs120_scl_ss 
aoi22d1          64   1204.480      4.959    tsl18fs120_scl_ss 
aor211d1          8    200.720      4.114    tsl18fs120_scl_ss 
buffd1            8    100.320      2.768    tsl18fs120_scl_ss 
buftda            8    401.440     21.832    tsl18fs120_scl_ss 
dfnrq1          136   8102.880    107.046    tsl18fs120_scl_ss 
inv0d0            3     18.810      0.443    tsl18fs120_scl_ss 
inv0d1            5     47.050      0.470    tsl18fs120_scl_ss 
invbd2            1     15.680      0.166    tsl18fs120_scl_ss 
mx02d1          128   3211.520     46.221    tsl18fs120_scl_ss 
nd02d0            1     12.540      0.029    tsl18fs120_scl_ss 
nd02d1            1     12.540      0.033    tsl18fs120_scl_ss 
nd03d1            7    109.760      0.187    tsl18fs120_scl_ss 
nd04d1           31    583.420      0.635    tsl18fs120_scl_ss 
nd13d1            1     21.950      0.142    tsl18fs120_scl_ss 
nr02d1           30    376.200      5.220    tsl18fs120_scl_ss 
nr03d1            1     15.680      0.302    tsl18fs120_scl_ss 
or02d1            1     15.680      0.337    tsl18fs120_scl_ss 
or04d1            1     25.090      0.484    tsl18fs120_scl_ss 
pc3b01            8  10363.521   3323.021    tsl18cio150_max   
pc3c01            1   1295.440     61.979    tsl18cio150_max   
pc3d01            8  10363.521   3114.145    tsl18cio150_max   
---------------------------------------------------------------
total           453  36520.191   6695.003                      


                                                    Leakage  Leakage 
     Library      Instances Instances %    Area   Power (nW) Power % 
---------------------------------------------------------------------
tsl18cio150_max          17         3.8 22022.481   6499.144    97.1 
tsl18fs120_scl_ss       436        96.2 14497.710    195.858     2.9 

                                            Leakage  Leakage 
     Type      Instances    Area   Area % Power (nW) Power % 
-------------------------------------------------------------
timing_model          17 22022.481   60.3   6499.144    97.1 
sequential           136  8102.880   22.2    107.046     1.6 
inverter               9    81.540    0.2      1.080     0.0 
buffer                 8   100.320    0.3      2.768     0.0 
tristate               8   401.440    1.1     21.832     0.3 
logic                275  5811.530   15.9     63.133     0.9 
physical_cells         0     0.000    0.0      0.000     0.0 
-------------------------------------------------------------
total                453 36520.191  100.0   6695.003   100.0 

