

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8'
================================================================
* Date:           Tue Feb  3 00:21:06 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16388|    16388|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_132_7_VITIS_LOOP_133_8  |    16386|    16386|         4|          1|          1|  16384|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:133]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:132]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln132_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln132"   --->   Operation 10 'read' 'sext_ln132_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln132_cast = sext i62 %sext_ln132_read"   --->   Operation 11 'sext' 'sext_ln132_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten6"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln132 = store i9 0, i9 %i" [top.cpp:132]   --->   Operation 14 'store' 'store_ln132' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.48ns)   --->   "%store_ln133 = store i7 0, i7 %j" [top.cpp:133]   --->   Operation 15 'store' 'store_ln133' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %land.end49.i.i.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i15 %indvar_flatten6" [top.cpp:132]   --->   Operation 17 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%icmp_ln132 = icmp_eq  i15 %indvar_flatten6_load, i15 16384" [top.cpp:132]   --->   Operation 19 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%add_ln132_1 = add i15 %indvar_flatten6_load, i15 1" [top.cpp:132]   --->   Operation 20 'add' 'add_ln132_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %for.inc93, void %for.end95.exitStub" [top.cpp:132]   --->   Operation 21 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:133]   --->   Operation 22 'load' 'j_load' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:132]   --->   Operation 23 'load' 'i_load' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.92ns)   --->   "%add_ln132 = add i9 %i_load, i9 1" [top.cpp:132]   --->   Operation 24 'add' 'add_ln132' <Predicate = (!icmp_ln132)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.89ns)   --->   "%icmp_ln133 = icmp_eq  i7 %j_load, i7 64" [top.cpp:133]   --->   Operation 25 'icmp' 'icmp_ln133' <Predicate = (!icmp_ln132)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%select_ln132 = select i1 %icmp_ln133, i7 0, i7 %j_load" [top.cpp:132]   --->   Operation 26 'select' 'select_ln132' <Predicate = (!icmp_ln132)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.45ns)   --->   "%select_ln132_1 = select i1 %icmp_ln133, i9 %add_ln132, i9 %i_load" [top.cpp:132]   --->   Operation 27 'select' 'select_ln132_1' <Predicate = (!icmp_ln132)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i9 %select_ln132_1" [top.cpp:133]   --->   Operation 28 'trunc' 'trunc_ln133' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln133_1 = trunc i7 %select_ln132" [top.cpp:133]   --->   Operation 29 'trunc' 'trunc_ln133_1' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln132, i32 4, i32 5" [top.cpp:133]   --->   Operation 30 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i2 %lshr_ln2" [top.cpp:133]   --->   Operation 31 'zext' 'zext_ln133' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln133, i2 %lshr_ln2" [top.cpp:136]   --->   Operation 32 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln136_2 = zext i10 %tmp_7" [top.cpp:136]   --->   Operation 33 'zext' 'zext_ln136_2' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_local_addr = getelementptr i24 %tmp_local, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 34 'getelementptr' 'tmp_local_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_local_1_addr = getelementptr i24 %tmp_local_1, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 35 'getelementptr' 'tmp_local_1_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_local_2_addr = getelementptr i24 %tmp_local_2, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 36 'getelementptr' 'tmp_local_2_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_local_3_addr = getelementptr i24 %tmp_local_3, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 37 'getelementptr' 'tmp_local_3_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_local_4_addr = getelementptr i24 %tmp_local_4, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 38 'getelementptr' 'tmp_local_4_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_local_5_addr = getelementptr i24 %tmp_local_5, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 39 'getelementptr' 'tmp_local_5_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_local_6_addr = getelementptr i24 %tmp_local_6, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 40 'getelementptr' 'tmp_local_6_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_local_7_addr = getelementptr i24 %tmp_local_7, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 41 'getelementptr' 'tmp_local_7_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_local_8_addr = getelementptr i24 %tmp_local_8, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 42 'getelementptr' 'tmp_local_8_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_local_9_addr = getelementptr i24 %tmp_local_9, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 43 'getelementptr' 'tmp_local_9_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_local_10_addr = getelementptr i24 %tmp_local_10, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 44 'getelementptr' 'tmp_local_10_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_local_11_addr = getelementptr i24 %tmp_local_11, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 45 'getelementptr' 'tmp_local_11_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_local_12_addr = getelementptr i24 %tmp_local_12, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 46 'getelementptr' 'tmp_local_12_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_local_13_addr = getelementptr i24 %tmp_local_13, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 47 'getelementptr' 'tmp_local_13_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_local_14_addr = getelementptr i24 %tmp_local_14, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 48 'getelementptr' 'tmp_local_14_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_local_15_addr = getelementptr i24 %tmp_local_15, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 49 'getelementptr' 'tmp_local_15_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%col_sums_addr = getelementptr i24 %col_sums, i64 0, i64 %zext_ln133" [top.cpp:135]   --->   Operation 50 'getelementptr' 'col_sums_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%col_sums_1_addr = getelementptr i24 %col_sums_1, i64 0, i64 %zext_ln133" [top.cpp:135]   --->   Operation 51 'getelementptr' 'col_sums_1_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%col_sums_2_addr = getelementptr i24 %col_sums_2, i64 0, i64 %zext_ln133" [top.cpp:135]   --->   Operation 52 'getelementptr' 'col_sums_2_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%col_sums_3_addr = getelementptr i24 %col_sums_3, i64 0, i64 %zext_ln133" [top.cpp:135]   --->   Operation 53 'getelementptr' 'col_sums_3_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%col_sums_4_addr = getelementptr i24 %col_sums_4, i64 0, i64 %zext_ln133" [top.cpp:135]   --->   Operation 54 'getelementptr' 'col_sums_4_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%col_sums_5_addr = getelementptr i24 %col_sums_5, i64 0, i64 %zext_ln133" [top.cpp:135]   --->   Operation 55 'getelementptr' 'col_sums_5_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%col_sums_6_addr = getelementptr i24 %col_sums_6, i64 0, i64 %zext_ln133" [top.cpp:135]   --->   Operation 56 'getelementptr' 'col_sums_6_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%col_sums_7_addr = getelementptr i24 %col_sums_7, i64 0, i64 %zext_ln133" [top.cpp:135]   --->   Operation 57 'getelementptr' 'col_sums_7_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%col_sums_8_addr = getelementptr i24 %col_sums_8, i64 0, i64 %zext_ln133" [top.cpp:135]   --->   Operation 58 'getelementptr' 'col_sums_8_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%col_sums_9_addr = getelementptr i24 %col_sums_9, i64 0, i64 %zext_ln133" [top.cpp:135]   --->   Operation 59 'getelementptr' 'col_sums_9_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%col_sums_10_addr = getelementptr i24 %col_sums_10, i64 0, i64 %zext_ln133" [top.cpp:135]   --->   Operation 60 'getelementptr' 'col_sums_10_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%col_sums_11_addr = getelementptr i24 %col_sums_11, i64 0, i64 %zext_ln133" [top.cpp:135]   --->   Operation 61 'getelementptr' 'col_sums_11_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%col_sums_12_addr = getelementptr i24 %col_sums_12, i64 0, i64 %zext_ln133" [top.cpp:135]   --->   Operation 62 'getelementptr' 'col_sums_12_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%col_sums_13_addr = getelementptr i24 %col_sums_13, i64 0, i64 %zext_ln133" [top.cpp:135]   --->   Operation 63 'getelementptr' 'col_sums_13_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%col_sums_14_addr = getelementptr i24 %col_sums_14, i64 0, i64 %zext_ln133" [top.cpp:135]   --->   Operation 64 'getelementptr' 'col_sums_14_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%col_sums_15_addr = getelementptr i24 %col_sums_15, i64 0, i64 %zext_ln133" [top.cpp:135]   --->   Operation 65 'getelementptr' 'col_sums_15_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (0.79ns)   --->   "%col_sums_load = load i2 %col_sums_addr" [top.cpp:135]   --->   Operation 66 'load' 'col_sums_load' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 67 [2/2] (0.79ns)   --->   "%col_sums_1_load = load i2 %col_sums_1_addr" [top.cpp:135]   --->   Operation 67 'load' 'col_sums_1_load' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 68 [2/2] (0.79ns)   --->   "%col_sums_2_load = load i2 %col_sums_2_addr" [top.cpp:135]   --->   Operation 68 'load' 'col_sums_2_load' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 69 [2/2] (0.79ns)   --->   "%col_sums_3_load = load i2 %col_sums_3_addr" [top.cpp:135]   --->   Operation 69 'load' 'col_sums_3_load' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 70 [2/2] (0.79ns)   --->   "%col_sums_4_load = load i2 %col_sums_4_addr" [top.cpp:135]   --->   Operation 70 'load' 'col_sums_4_load' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 71 [2/2] (0.79ns)   --->   "%col_sums_5_load = load i2 %col_sums_5_addr" [top.cpp:135]   --->   Operation 71 'load' 'col_sums_5_load' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 72 [2/2] (0.79ns)   --->   "%col_sums_6_load = load i2 %col_sums_6_addr" [top.cpp:135]   --->   Operation 72 'load' 'col_sums_6_load' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 73 [2/2] (0.79ns)   --->   "%col_sums_7_load = load i2 %col_sums_7_addr" [top.cpp:135]   --->   Operation 73 'load' 'col_sums_7_load' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 74 [2/2] (0.79ns)   --->   "%col_sums_8_load = load i2 %col_sums_8_addr" [top.cpp:135]   --->   Operation 74 'load' 'col_sums_8_load' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 75 [2/2] (0.79ns)   --->   "%col_sums_9_load = load i2 %col_sums_9_addr" [top.cpp:135]   --->   Operation 75 'load' 'col_sums_9_load' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 76 [2/2] (0.79ns)   --->   "%col_sums_10_load = load i2 %col_sums_10_addr" [top.cpp:135]   --->   Operation 76 'load' 'col_sums_10_load' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 77 [2/2] (0.79ns)   --->   "%col_sums_11_load = load i2 %col_sums_11_addr" [top.cpp:135]   --->   Operation 77 'load' 'col_sums_11_load' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 78 [2/2] (0.79ns)   --->   "%col_sums_12_load = load i2 %col_sums_12_addr" [top.cpp:135]   --->   Operation 78 'load' 'col_sums_12_load' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 79 [2/2] (0.79ns)   --->   "%col_sums_13_load = load i2 %col_sums_13_addr" [top.cpp:135]   --->   Operation 79 'load' 'col_sums_13_load' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 80 [2/2] (0.79ns)   --->   "%col_sums_14_load = load i2 %col_sums_14_addr" [top.cpp:135]   --->   Operation 80 'load' 'col_sums_14_load' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 81 [2/2] (0.79ns)   --->   "%col_sums_15_load = load i2 %col_sums_15_addr" [top.cpp:135]   --->   Operation 81 'load' 'col_sums_15_load' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 82 [2/2] (1.35ns)   --->   "%tmp_local_load = load i10 %tmp_local_addr" [top.cpp:136]   --->   Operation 82 'load' 'tmp_local_load' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 83 [2/2] (1.35ns)   --->   "%tmp_local_1_load = load i10 %tmp_local_1_addr" [top.cpp:136]   --->   Operation 83 'load' 'tmp_local_1_load' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 84 [2/2] (1.35ns)   --->   "%tmp_local_2_load = load i10 %tmp_local_2_addr" [top.cpp:136]   --->   Operation 84 'load' 'tmp_local_2_load' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 85 [2/2] (1.35ns)   --->   "%tmp_local_3_load = load i10 %tmp_local_3_addr" [top.cpp:136]   --->   Operation 85 'load' 'tmp_local_3_load' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 86 [2/2] (1.35ns)   --->   "%tmp_local_4_load = load i10 %tmp_local_4_addr" [top.cpp:136]   --->   Operation 86 'load' 'tmp_local_4_load' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 87 [2/2] (1.35ns)   --->   "%tmp_local_5_load = load i10 %tmp_local_5_addr" [top.cpp:136]   --->   Operation 87 'load' 'tmp_local_5_load' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 88 [2/2] (1.35ns)   --->   "%tmp_local_6_load = load i10 %tmp_local_6_addr" [top.cpp:136]   --->   Operation 88 'load' 'tmp_local_6_load' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 89 [2/2] (1.35ns)   --->   "%tmp_local_7_load = load i10 %tmp_local_7_addr" [top.cpp:136]   --->   Operation 89 'load' 'tmp_local_7_load' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 90 [2/2] (1.35ns)   --->   "%tmp_local_8_load = load i10 %tmp_local_8_addr" [top.cpp:136]   --->   Operation 90 'load' 'tmp_local_8_load' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 91 [2/2] (1.35ns)   --->   "%tmp_local_9_load = load i10 %tmp_local_9_addr" [top.cpp:136]   --->   Operation 91 'load' 'tmp_local_9_load' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 92 [2/2] (1.35ns)   --->   "%tmp_local_10_load = load i10 %tmp_local_10_addr" [top.cpp:136]   --->   Operation 92 'load' 'tmp_local_10_load' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 93 [2/2] (1.35ns)   --->   "%tmp_local_11_load = load i10 %tmp_local_11_addr" [top.cpp:136]   --->   Operation 93 'load' 'tmp_local_11_load' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 94 [2/2] (1.35ns)   --->   "%tmp_local_12_load = load i10 %tmp_local_12_addr" [top.cpp:136]   --->   Operation 94 'load' 'tmp_local_12_load' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 95 [2/2] (1.35ns)   --->   "%tmp_local_13_load = load i10 %tmp_local_13_addr" [top.cpp:136]   --->   Operation 95 'load' 'tmp_local_13_load' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 96 [2/2] (1.35ns)   --->   "%tmp_local_14_load = load i10 %tmp_local_14_addr" [top.cpp:136]   --->   Operation 96 'load' 'tmp_local_14_load' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 97 [2/2] (1.35ns)   --->   "%tmp_local_15_load = load i10 %tmp_local_15_addr" [top.cpp:136]   --->   Operation 97 'load' 'tmp_local_15_load' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 98 [1/1] (0.89ns)   --->   "%add_ln133 = add i7 %select_ln132, i7 1" [top.cpp:133]   --->   Operation 98 'add' 'add_ln133' <Predicate = (!icmp_ln132)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.48ns)   --->   "%store_ln132 = store i15 %add_ln132_1, i15 %indvar_flatten6" [top.cpp:132]   --->   Operation 99 'store' 'store_ln132' <Predicate = (!icmp_ln132)> <Delay = 0.48>
ST_1 : Operation 100 [1/1] (0.48ns)   --->   "%store_ln132 = store i9 %select_ln132_1, i9 %i" [top.cpp:132]   --->   Operation 100 'store' 'store_ln132' <Predicate = (!icmp_ln132)> <Delay = 0.48>
ST_1 : Operation 101 [1/1] (0.48ns)   --->   "%store_ln133 = store i7 %add_ln133, i7 %j" [top.cpp:133]   --->   Operation 101 'store' 'store_ln133' <Predicate = (!icmp_ln132)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 4.02>
ST_2 : Operation 102 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_load = load i2 %col_sums_addr" [top.cpp:135]   --->   Operation 102 'load' 'col_sums_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 103 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_1_load = load i2 %col_sums_1_addr" [top.cpp:135]   --->   Operation 103 'load' 'col_sums_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 104 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_2_load = load i2 %col_sums_2_addr" [top.cpp:135]   --->   Operation 104 'load' 'col_sums_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 105 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_3_load = load i2 %col_sums_3_addr" [top.cpp:135]   --->   Operation 105 'load' 'col_sums_3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 106 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_4_load = load i2 %col_sums_4_addr" [top.cpp:135]   --->   Operation 106 'load' 'col_sums_4_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 107 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_5_load = load i2 %col_sums_5_addr" [top.cpp:135]   --->   Operation 107 'load' 'col_sums_5_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 108 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_6_load = load i2 %col_sums_6_addr" [top.cpp:135]   --->   Operation 108 'load' 'col_sums_6_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 109 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_7_load = load i2 %col_sums_7_addr" [top.cpp:135]   --->   Operation 109 'load' 'col_sums_7_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 110 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_8_load = load i2 %col_sums_8_addr" [top.cpp:135]   --->   Operation 110 'load' 'col_sums_8_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 111 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_9_load = load i2 %col_sums_9_addr" [top.cpp:135]   --->   Operation 111 'load' 'col_sums_9_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 112 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_10_load = load i2 %col_sums_10_addr" [top.cpp:135]   --->   Operation 112 'load' 'col_sums_10_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 113 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_11_load = load i2 %col_sums_11_addr" [top.cpp:135]   --->   Operation 113 'load' 'col_sums_11_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 114 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_12_load = load i2 %col_sums_12_addr" [top.cpp:135]   --->   Operation 114 'load' 'col_sums_12_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 115 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_13_load = load i2 %col_sums_13_addr" [top.cpp:135]   --->   Operation 115 'load' 'col_sums_13_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 116 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_14_load = load i2 %col_sums_14_addr" [top.cpp:135]   --->   Operation 116 'load' 'col_sums_14_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 117 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_15_load = load i2 %col_sums_15_addr" [top.cpp:135]   --->   Operation 117 'load' 'col_sums_15_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 118 [1/1] (0.57ns)   --->   "%tmp_5 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.16i24.i24.i4, i4 0, i24 %col_sums_load, i4 1, i24 %col_sums_1_load, i4 2, i24 %col_sums_2_load, i4 3, i24 %col_sums_3_load, i4 4, i24 %col_sums_4_load, i4 5, i24 %col_sums_5_load, i4 6, i24 %col_sums_6_load, i4 7, i24 %col_sums_7_load, i4 8, i24 %col_sums_8_load, i4 9, i24 %col_sums_9_load, i4 10, i24 %col_sums_10_load, i4 11, i24 %col_sums_11_load, i4 12, i24 %col_sums_12_load, i4 13, i24 %col_sums_13_load, i4 14, i24 %col_sums_14_load, i4 15, i24 %col_sums_15_load, i24 0, i4 %trunc_ln133_1" [top.cpp:135]   --->   Operation 118 'sparsemux' 'tmp_5' <Predicate = true> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %tmp_5, i14 0" [top.cpp:135]   --->   Operation 119 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_5, i32 23" [top.cpp:135]   --->   Operation 120 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (1.22ns)   --->   "%sub_ln135 = sub i38 0, i38 %shl_ln" [top.cpp:135]   --->   Operation 121 'sub' 'sub_ln135' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln135, i32 22, i32 37" [top.cpp:135]   --->   Operation 122 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i16 %tmp_8" [top.cpp:135]   --->   Operation 123 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (1.01ns)   --->   "%sub_ln135_1 = sub i17 0, i17 %zext_ln135" [top.cpp:135]   --->   Operation 124 'sub' 'sub_ln135_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %tmp_5, i32 8, i32 23" [top.cpp:135]   --->   Operation 125 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln135_1 = zext i16 %tmp_s" [top.cpp:135]   --->   Operation 126 'zext' 'zext_ln135_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.42ns)   --->   "%scale = select i1 %tmp, i17 %sub_ln135_1, i17 %zext_ln135_1" [top.cpp:135]   --->   Operation 127 'select' 'scale' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 128 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_load = load i10 %tmp_local_addr" [top.cpp:136]   --->   Operation 128 'load' 'tmp_local_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 129 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_1_load = load i10 %tmp_local_1_addr" [top.cpp:136]   --->   Operation 129 'load' 'tmp_local_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 130 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_2_load = load i10 %tmp_local_2_addr" [top.cpp:136]   --->   Operation 130 'load' 'tmp_local_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 131 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_3_load = load i10 %tmp_local_3_addr" [top.cpp:136]   --->   Operation 131 'load' 'tmp_local_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 132 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_4_load = load i10 %tmp_local_4_addr" [top.cpp:136]   --->   Operation 132 'load' 'tmp_local_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 133 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_5_load = load i10 %tmp_local_5_addr" [top.cpp:136]   --->   Operation 133 'load' 'tmp_local_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 134 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_6_load = load i10 %tmp_local_6_addr" [top.cpp:136]   --->   Operation 134 'load' 'tmp_local_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 135 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_7_load = load i10 %tmp_local_7_addr" [top.cpp:136]   --->   Operation 135 'load' 'tmp_local_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 136 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_8_load = load i10 %tmp_local_8_addr" [top.cpp:136]   --->   Operation 136 'load' 'tmp_local_8_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 137 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_9_load = load i10 %tmp_local_9_addr" [top.cpp:136]   --->   Operation 137 'load' 'tmp_local_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 138 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_10_load = load i10 %tmp_local_10_addr" [top.cpp:136]   --->   Operation 138 'load' 'tmp_local_10_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 139 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_11_load = load i10 %tmp_local_11_addr" [top.cpp:136]   --->   Operation 139 'load' 'tmp_local_11_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 140 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_12_load = load i10 %tmp_local_12_addr" [top.cpp:136]   --->   Operation 140 'load' 'tmp_local_12_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 141 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_13_load = load i10 %tmp_local_13_addr" [top.cpp:136]   --->   Operation 141 'load' 'tmp_local_13_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 142 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_14_load = load i10 %tmp_local_14_addr" [top.cpp:136]   --->   Operation 142 'load' 'tmp_local_14_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 143 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_15_load = load i10 %tmp_local_15_addr" [top.cpp:136]   --->   Operation 143 'load' 'tmp_local_15_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 144 [1/1] (0.57ns)   --->   "%tmp_9 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.16i24.i24.i4, i4 0, i24 %tmp_local_load, i4 1, i24 %tmp_local_1_load, i4 2, i24 %tmp_local_2_load, i4 3, i24 %tmp_local_3_load, i4 4, i24 %tmp_local_4_load, i4 5, i24 %tmp_local_5_load, i4 6, i24 %tmp_local_6_load, i4 7, i24 %tmp_local_7_load, i4 8, i24 %tmp_local_8_load, i4 9, i24 %tmp_local_9_load, i4 10, i24 %tmp_local_10_load, i4 11, i24 %tmp_local_11_load, i4 12, i24 %tmp_local_12_load, i4 13, i24 %tmp_local_13_load, i4 14, i24 %tmp_local_14_load, i4 15, i24 %tmp_local_15_load, i24 0, i4 %trunc_ln133_1" [top.cpp:136]   --->   Operation 144 'sparsemux' 'tmp_9' <Predicate = true> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.92>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln136 = sext i24 %tmp_9" [top.cpp:136]   --->   Operation 145 'sext' 'sext_ln136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln136_1 = sext i17 %scale" [top.cpp:136]   --->   Operation 146 'sext' 'sext_ln136_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (3.38ns)   --->   "%mul_ln136 = mul i41 %sext_ln136, i41 %sext_ln136_1" [top.cpp:136]   --->   Operation 147 'mul' 'mul_ln136' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln136_2 = sext i41 %mul_ln136" [top.cpp:136]   --->   Operation 148 'sext' 'sext_ln136_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln136_2, i32 47" [top.cpp:136]   --->   Operation 149 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln136, i32 14, i32 37" [top.cpp:136]   --->   Operation 150 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln136_2, i32 13" [top.cpp:136]   --->   Operation 151 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln136)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln136_2, i32 37" [top.cpp:136]   --->   Operation 152 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i1 %tmp_2" [top.cpp:136]   --->   Operation 153 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (1.10ns)   --->   "%add_ln136 = add i24 %trunc_ln5, i24 %zext_ln136" [top.cpp:136]   --->   Operation 154 'add' 'add_ln136' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln136, i32 23" [top.cpp:136]   --->   Operation 155 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node and_ln136)   --->   "%xor_ln136 = xor i1 %tmp_4, i1 1" [top.cpp:136]   --->   Operation 156 'xor' 'xor_ln136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln136 = and i1 %tmp_3, i1 %xor_ln136" [top.cpp:136]   --->   Operation 157 'and' 'and_ln136' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_4)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln136_2, i32 38" [top.cpp:136]   --->   Operation 158 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln136, i32 39, i32 40" [top.cpp:136]   --->   Operation 159 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.62ns)   --->   "%icmp_ln136 = icmp_eq  i2 %tmp_10, i2 3" [top.cpp:136]   --->   Operation 160 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln136, i32 38, i32 40" [top.cpp:136]   --->   Operation 161 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.74ns)   --->   "%icmp_ln136_1 = icmp_eq  i3 %tmp_11, i3 7" [top.cpp:136]   --->   Operation 162 'icmp' 'icmp_ln136_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.74ns)   --->   "%icmp_ln136_2 = icmp_eq  i3 %tmp_11, i3 0" [top.cpp:136]   --->   Operation 163 'icmp' 'icmp_ln136_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_3)   --->   "%select_ln136 = select i1 %and_ln136, i1 %icmp_ln136_1, i1 %icmp_ln136_2" [top.cpp:136]   --->   Operation 164 'select' 'select_ln136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_4)   --->   "%xor_ln136_1 = xor i1 %tmp_6, i1 1" [top.cpp:136]   --->   Operation 165 'xor' 'xor_ln136_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_4)   --->   "%and_ln136_1 = and i1 %icmp_ln136, i1 %xor_ln136_1" [top.cpp:136]   --->   Operation 166 'and' 'and_ln136_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_4)   --->   "%select_ln136_1 = select i1 %and_ln136, i1 %and_ln136_1, i1 %icmp_ln136_1" [top.cpp:136]   --->   Operation 167 'select' 'select_ln136_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node or_ln136_1)   --->   "%and_ln136_2 = and i1 %and_ln136, i1 %icmp_ln136_1" [top.cpp:136]   --->   Operation 168 'and' 'and_ln136_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_3)   --->   "%xor_ln136_2 = xor i1 %select_ln136, i1 1" [top.cpp:136]   --->   Operation 169 'xor' 'xor_ln136_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_3)   --->   "%or_ln136 = or i1 %tmp_4, i1 %xor_ln136_2" [top.cpp:136]   --->   Operation 170 'or' 'or_ln136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_3)   --->   "%xor_ln136_3 = xor i1 %tmp_1, i1 1" [top.cpp:136]   --->   Operation 171 'xor' 'xor_ln136_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln136_3 = and i1 %or_ln136, i1 %xor_ln136_3" [top.cpp:136]   --->   Operation 172 'and' 'and_ln136_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln136_4 = and i1 %tmp_4, i1 %select_ln136_1" [top.cpp:136]   --->   Operation 173 'and' 'and_ln136_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node or_ln136_1)   --->   "%or_ln136_2 = or i1 %and_ln136_2, i1 %and_ln136_4" [top.cpp:136]   --->   Operation 174 'or' 'or_ln136_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node or_ln136_1)   --->   "%xor_ln136_4 = xor i1 %or_ln136_2, i1 1" [top.cpp:136]   --->   Operation 175 'xor' 'xor_ln136_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node or_ln136_1)   --->   "%and_ln136_5 = and i1 %tmp_1, i1 %xor_ln136_4" [top.cpp:136]   --->   Operation 176 'and' 'and_ln136_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln136_3)   --->   "%select_ln136_2 = select i1 %and_ln136_3, i24 8388607, i24 8388608" [top.cpp:136]   --->   Operation 177 'select' 'select_ln136_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln136_1 = or i1 %and_ln136_3, i1 %and_ln136_5" [top.cpp:136]   --->   Operation 178 'or' 'or_ln136_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln136_3 = select i1 %or_ln136_1, i24 %select_ln136_2, i24 %add_ln136" [top.cpp:136]   --->   Operation 179 'select' 'select_ln136_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 187 'ret' 'ret_ln0' <Predicate = (icmp_ln132)> <Delay = 0.48>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 %sext_ln132_cast" [top.cpp:132]   --->   Operation 180 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_132_7_VITIS_LOOP_133_8_str"   --->   Operation 181 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 182 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%specpipeline_ln134 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [top.cpp:134]   --->   Operation 183 'specpipeline' 'specpipeline_ln134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln136_1 = zext i24 %select_ln136_3" [top.cpp:136]   --->   Operation 184 'zext' 'zext_ln136_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (7.30ns)   --->   "%write_ln136 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln136_1, i4 15" [top.cpp:136]   --->   Operation 185 'write' 'write_ln136' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln133 = br void %land.end49.i.i.i" [top.cpp:133]   --->   Operation 186 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.219ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln132', top.cpp:132) of constant 0 on local variable 'i', top.cpp:132 [42]  (0.489 ns)
	'load' operation 9 bit ('i_load', top.cpp:132) on local variable 'i', top.cpp:132 [53]  (0.000 ns)
	'add' operation 9 bit ('add_ln132', top.cpp:132) [55]  (0.921 ns)
	'select' operation 9 bit ('select_ln132_1', top.cpp:132) [60]  (0.458 ns)
	'getelementptr' operation 10 bit ('tmp_local_addr', top.cpp:136) [68]  (0.000 ns)
	'load' operation 24 bit ('tmp_local_load', top.cpp:136) on array 'tmp_local' [126]  (1.352 ns)

 <State 2>: 4.027ns
The critical path consists of the following:
	'load' operation 24 bit ('col_sums_load', top.cpp:135) on array 'col_sums' [100]  (0.790 ns)
	'sparsemux' operation 24 bit ('tmp_5', top.cpp:135) [116]  (0.570 ns)
	'sub' operation 38 bit ('sub_ln135', top.cpp:135) [119]  (1.227 ns)
	'sub' operation 17 bit ('sub_ln135_1', top.cpp:135) [122]  (1.016 ns)
	'select' operation 17 bit ('scale', top.cpp:135) [125]  (0.425 ns)

 <State 3>: 5.925ns
The critical path consists of the following:
	'mul' operation 41 bit ('mul_ln136', top.cpp:136) [145]  (3.387 ns)
	'add' operation 24 bit ('add_ln136', top.cpp:136) [152]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln136', top.cpp:136) [154]  (0.000 ns)
	'and' operation 1 bit ('and_ln136', top.cpp:136) [155]  (0.331 ns)
	'select' operation 1 bit ('select_ln136', top.cpp:136) [162]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln136_2', top.cpp:136) [167]  (0.000 ns)
	'or' operation 1 bit ('or_ln136', top.cpp:136) [168]  (0.000 ns)
	'and' operation 1 bit ('and_ln136_3', top.cpp:136) [170]  (0.331 ns)
	'or' operation 1 bit ('or_ln136_1', top.cpp:136) [176]  (0.331 ns)
	'select' operation 24 bit ('select_ln136_3', top.cpp:136) [177]  (0.435 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('C_addr', top.cpp:132) [54]  (0.000 ns)
	bus write operation ('write_ln136', top.cpp:136) on port 'C' (top.cpp:136) [179]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
