Warning: Design 'vsdcaravel' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : qor
Design : vsdcaravel
Version: T-2022.03-SP5
Date   : Tue Dec 23 16:42:22 2025
****************************************


  Timing Path Group 'hk_serial_clk'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.22
  Critical Path Slack:          48.50
  Critical Path Clk Period:    100.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.36
  Total Hold Violation:        -67.66
  No. of Hold Violations:      360.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        103
  Hierarchical Port Count:      14243
  Leaf Cell Count:              23239
  Buf/Inv Cell Count:            3351
  Buf Cell Count:                 448
  Inv Cell Count:                2911
  CT Buf/Inv Cell Count:           48
  Combinational Cell Count:     17045
  Sequential Cell Count:         6194
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   302794.709771
  Noncombinational Area:
                        386318.969036
  Buf/Inv Area:          26825.329927
  Total Buffer Area:          7277.30
  Total Inverter Area:       20074.91
  Macro/Black Box Area:   3986.640190
  Net Area:              26269.500634
  -----------------------------------
  Cell Area:            693100.318997
  Design Area:          719369.819631


  Design Rules
  -----------------------------------
  Total Number of Nets:         26332
  Nets With Violations:            23
  Max Trans Violations:             0
  Max Cap Violations:              20
  Max Fanout Violations:            3
  -----------------------------------


  Hostname: nanodc.iitgn.ac.in

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   17.95
  Logic Optimization:                 15.72
  Mapping Optimization:               12.70
  -----------------------------------------
  Overall Compile Time:               65.82
  Overall Compile Wall Clock Time:    91.95

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.36  TNS: 67.66  Number of Violating Paths: 360

  --------------------------------------------------------------------


1
