/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(symbol
	(rect 472 176 632 320)
	(text "clock_12MHz" (rect 42 -1 156 18)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 128 31 143)(font "Arial" ))
	(port
		(pt 0 72)
		(input)
		(text "refclk" (rect 0 0 36 16)(font "Arial" (font_size 8)))
		(text "refclk" (rect 4 61 40 77)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 48 72))
	)
	(port
		(pt 0 112)
		(input)
		(text "rst" (rect 0 0 17 16)(font "Arial" (font_size 8)))
		(text "rst" (rect 4 101 21 117)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 48 112))
	)
	(port
		(pt 160 72)
		(output)
		(text "outclk_0" (rect 0 0 57 16)(font "Arial" (font_size 8)))
		(text "outclk_0" (rect 59 61 116 77)(font "Arial" (font_size 8)))
		(line (pt 160 72)(pt 112 72))
	)
	(port
		(pt 160 112)
		(output)
		(text "locked" (rect 0 0 44 16)(font "Arial" (font_size 8)))
		(text "locked" (rect 70 101 114 117)(font "Arial" (font_size 8)))
		(line (pt 160 112)(pt 112 112))
	)
	(drawing
		(text "refclk" (rect 16 43 57 60)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 53 67 70 82)(font "Arial" (color 0 0 0)))
		(text "reset" (rect 19 83 57 100)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "reset" (rect 53 107 86 122)(font "Arial" (color 0 0 0)))
		(text "outclk0" (rect 113 43 167 60)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 97 67 114 82)(font "Arial" (color 0 0 0)))
		(text "locked" (rect 113 83 162 100)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "export" (rect 82 107 120 122)(font "Arial" (color 0 0 0)))
		(text " altera_pll " (rect 118 128 185 143)(font "Arial" ))
		(line (pt 48 32)(pt 112 32))
		(line (pt 112 32)(pt 112 128))
		(line (pt 48 128)(pt 112 128))
		(line (pt 48 32)(pt 48 128))
		(line (pt 49 52)(pt 49 76))
		(line (pt 50 52)(pt 50 76))
		(line (pt 49 92)(pt 49 116))
		(line (pt 50 92)(pt 50 116))
		(line (pt 111 52)(pt 111 76))
		(line (pt 110 52)(pt 110 76))
		(line (pt 111 92)(pt 111 116))
		(line (pt 110 92)(pt 110 116))
		(line (pt 0 0)(pt 160 0))
		(line (pt 160 0)(pt 160 144))
		(line (pt 0 144)(pt 160 144))
		(line (pt 0 0)(pt 0 144))
	)
)
(connector
	(pt 456 248)
	(pt 472 248)
)
(connector
	(pt 472 288)
	(pt 456 288)
)
(connector
	(pt 664 248)
	(pt 632 248)
)
(connector
	(pt 632 288)
	(pt 664 288)
)
