--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\FPGA\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 1 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf
ML605_FMCint_AD9284.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ADC = PERIOD TIMEGRP "ADCCLK" 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1676 paths analyzed, 141 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.332ns.
--------------------------------------------------------------------------------

Paths for end point adc_dco_div/counter_0 (SLICE_X36Y128.A3), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_dco_div/counter_8 (FF)
  Destination:          adc_dco_div/counter_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.789ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.092 - 0.111)
  Source Clock:         adc_dco_clk rising at 0.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_dco_div/counter_8 to adc_dco_div/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y130.AQ     Tcko                  0.381   adc_dco_div/counter<11>
                                                       adc_dco_div/counter_8
    SLICE_X39Y131.B2     net (fanout=3)        0.956   adc_dco_div/counter<8>
    SLICE_X39Y131.COUT   Topcyb                0.404   adc_dco_div/Mcompar_n0001_cy<3>
                                                       adc_dco_div/Mcompar_n0001_lut<1>
                                                       adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X39Y132.CIN    net (fanout=1)        0.000   adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X39Y132.AMUX   Tcina                 0.248   adc_dco_div/Mcompar_n0001_cy<4>
                                                       adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X36Y128.A3     net (fanout=28)       0.770   adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X36Y128.CLK    Tas                   0.030   adc_dco_div/counter<3>
                                                       adc_dco_div/counter_0_rstpot
                                                       adc_dco_div/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      2.789ns (1.063ns logic, 1.726ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_dco_div/counter_8 (FF)
  Destination:          adc_dco_div/counter_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.755ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.092 - 0.111)
  Source Clock:         adc_dco_clk rising at 0.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_dco_div/counter_8 to adc_dco_div/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y130.AQ     Tcko                  0.381   adc_dco_div/counter<11>
                                                       adc_dco_div/counter_8
    SLICE_X39Y131.B2     net (fanout=3)        0.956   adc_dco_div/counter<8>
    SLICE_X39Y131.COUT   Topcyb                0.370   adc_dco_div/Mcompar_n0001_cy<3>
                                                       adc_dco_div/Mcompar_n0001_lutdi
                                                       adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X39Y132.CIN    net (fanout=1)        0.000   adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X39Y132.AMUX   Tcina                 0.248   adc_dco_div/Mcompar_n0001_cy<4>
                                                       adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X36Y128.A3     net (fanout=28)       0.770   adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X36Y128.CLK    Tas                   0.030   adc_dco_div/counter<3>
                                                       adc_dco_div/counter_0_rstpot
                                                       adc_dco_div/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      2.755ns (1.029ns logic, 1.726ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_dco_div/counter_1 (FF)
  Destination:          adc_dco_div/counter_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.566ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_dco_clk rising at 0.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_dco_div/counter_1 to adc_dco_div/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y128.BQ     Tcko                  0.381   adc_dco_div/counter<3>
                                                       adc_dco_div/counter_1
    SLICE_X39Y131.A2     net (fanout=2)        0.728   adc_dco_div/counter<1>
    SLICE_X39Y131.COUT   Topcya                0.409   adc_dco_div/Mcompar_n0001_cy<3>
                                                       adc_dco_div/Mcompar_n0001_lut<0>
                                                       adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X39Y132.CIN    net (fanout=1)        0.000   adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X39Y132.AMUX   Tcina                 0.248   adc_dco_div/Mcompar_n0001_cy<4>
                                                       adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X36Y128.A3     net (fanout=28)       0.770   adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X36Y128.CLK    Tas                   0.030   adc_dco_div/counter<3>
                                                       adc_dco_div/counter_0_rstpot
                                                       adc_dco_div/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      2.566ns (1.068ns logic, 1.498ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point adc_dco_div/counter_3 (SLICE_X36Y128.D3), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_dco_div/counter_8 (FF)
  Destination:          adc_dco_div/counter_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.779ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.092 - 0.111)
  Source Clock:         adc_dco_clk rising at 0.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_dco_div/counter_8 to adc_dco_div/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y130.AQ     Tcko                  0.381   adc_dco_div/counter<11>
                                                       adc_dco_div/counter_8
    SLICE_X39Y131.B2     net (fanout=3)        0.956   adc_dco_div/counter<8>
    SLICE_X39Y131.COUT   Topcyb                0.404   adc_dco_div/Mcompar_n0001_cy<3>
                                                       adc_dco_div/Mcompar_n0001_lut<1>
                                                       adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X39Y132.CIN    net (fanout=1)        0.000   adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X39Y132.AMUX   Tcina                 0.248   adc_dco_div/Mcompar_n0001_cy<4>
                                                       adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X36Y128.D3     net (fanout=28)       0.762   adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X36Y128.CLK    Tas                   0.028   adc_dco_div/counter<3>
                                                       adc_dco_div/counter_3_rstpot
                                                       adc_dco_div/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      2.779ns (1.061ns logic, 1.718ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_dco_div/counter_8 (FF)
  Destination:          adc_dco_div/counter_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.745ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.092 - 0.111)
  Source Clock:         adc_dco_clk rising at 0.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_dco_div/counter_8 to adc_dco_div/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y130.AQ     Tcko                  0.381   adc_dco_div/counter<11>
                                                       adc_dco_div/counter_8
    SLICE_X39Y131.B2     net (fanout=3)        0.956   adc_dco_div/counter<8>
    SLICE_X39Y131.COUT   Topcyb                0.370   adc_dco_div/Mcompar_n0001_cy<3>
                                                       adc_dco_div/Mcompar_n0001_lutdi
                                                       adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X39Y132.CIN    net (fanout=1)        0.000   adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X39Y132.AMUX   Tcina                 0.248   adc_dco_div/Mcompar_n0001_cy<4>
                                                       adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X36Y128.D3     net (fanout=28)       0.762   adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X36Y128.CLK    Tas                   0.028   adc_dco_div/counter<3>
                                                       adc_dco_div/counter_3_rstpot
                                                       adc_dco_div/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      2.745ns (1.027ns logic, 1.718ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_dco_div/counter_1 (FF)
  Destination:          adc_dco_div/counter_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.556ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_dco_clk rising at 0.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_dco_div/counter_1 to adc_dco_div/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y128.BQ     Tcko                  0.381   adc_dco_div/counter<3>
                                                       adc_dco_div/counter_1
    SLICE_X39Y131.A2     net (fanout=2)        0.728   adc_dco_div/counter<1>
    SLICE_X39Y131.COUT   Topcya                0.409   adc_dco_div/Mcompar_n0001_cy<3>
                                                       adc_dco_div/Mcompar_n0001_lut<0>
                                                       adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X39Y132.CIN    net (fanout=1)        0.000   adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X39Y132.AMUX   Tcina                 0.248   adc_dco_div/Mcompar_n0001_cy<4>
                                                       adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X36Y128.D3     net (fanout=28)       0.762   adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X36Y128.CLK    Tas                   0.028   adc_dco_div/counter<3>
                                                       adc_dco_div/counter_3_rstpot
                                                       adc_dco_div/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      2.556ns (1.066ns logic, 1.490ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point adc_dco_div/counter_4 (SLICE_X36Y129.A3), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_dco_div/counter_8 (FF)
  Destination:          adc_dco_div/counter_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.663ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.091 - 0.111)
  Source Clock:         adc_dco_clk rising at 0.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_dco_div/counter_8 to adc_dco_div/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y130.AQ     Tcko                  0.381   adc_dco_div/counter<11>
                                                       adc_dco_div/counter_8
    SLICE_X39Y131.B2     net (fanout=3)        0.956   adc_dco_div/counter<8>
    SLICE_X39Y131.COUT   Topcyb                0.404   adc_dco_div/Mcompar_n0001_cy<3>
                                                       adc_dco_div/Mcompar_n0001_lut<1>
                                                       adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X39Y132.CIN    net (fanout=1)        0.000   adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X39Y132.AMUX   Tcina                 0.248   adc_dco_div/Mcompar_n0001_cy<4>
                                                       adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X36Y129.A3     net (fanout=28)       0.644   adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X36Y129.CLK    Tas                   0.030   adc_dco_div/counter<7>
                                                       adc_dco_div/counter_4_rstpot
                                                       adc_dco_div/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      2.663ns (1.063ns logic, 1.600ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_dco_div/counter_8 (FF)
  Destination:          adc_dco_div/counter_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.629ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.091 - 0.111)
  Source Clock:         adc_dco_clk rising at 0.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_dco_div/counter_8 to adc_dco_div/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y130.AQ     Tcko                  0.381   adc_dco_div/counter<11>
                                                       adc_dco_div/counter_8
    SLICE_X39Y131.B2     net (fanout=3)        0.956   adc_dco_div/counter<8>
    SLICE_X39Y131.COUT   Topcyb                0.370   adc_dco_div/Mcompar_n0001_cy<3>
                                                       adc_dco_div/Mcompar_n0001_lutdi
                                                       adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X39Y132.CIN    net (fanout=1)        0.000   adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X39Y132.AMUX   Tcina                 0.248   adc_dco_div/Mcompar_n0001_cy<4>
                                                       adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X36Y129.A3     net (fanout=28)       0.644   adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X36Y129.CLK    Tas                   0.030   adc_dco_div/counter<7>
                                                       adc_dco_div/counter_4_rstpot
                                                       adc_dco_div/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      2.629ns (1.029ns logic, 1.600ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_dco_div/counter_1 (FF)
  Destination:          adc_dco_div/counter_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.440ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.091 - 0.113)
  Source Clock:         adc_dco_clk rising at 0.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_dco_div/counter_1 to adc_dco_div/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y128.BQ     Tcko                  0.381   adc_dco_div/counter<3>
                                                       adc_dco_div/counter_1
    SLICE_X39Y131.A2     net (fanout=2)        0.728   adc_dco_div/counter<1>
    SLICE_X39Y131.COUT   Topcya                0.409   adc_dco_div/Mcompar_n0001_cy<3>
                                                       adc_dco_div/Mcompar_n0001_lut<0>
                                                       adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X39Y132.CIN    net (fanout=1)        0.000   adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X39Y132.AMUX   Tcina                 0.248   adc_dco_div/Mcompar_n0001_cy<4>
                                                       adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X36Y129.A3     net (fanout=28)       0.644   adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X36Y129.CLK    Tas                   0.030   adc_dco_div/counter<7>
                                                       adc_dco_div/counter_4_rstpot
                                                       adc_dco_div/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      2.440ns (1.068ns logic, 1.372ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ADC = PERIOD TIMEGRP "ADCCLK" 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adc_dco_div/counter_20 (SLICE_X36Y133.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_dco_div/counter_25 (FF)
  Destination:          adc_dco_div/counter_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.155ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.058 - 0.047)
  Source Clock:         adc_dco_clk rising at 4.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adc_dco_div/counter_25 to adc_dco_div/counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y134.BQ     Tcko                  0.115   adc_dco_div/counter<27>
                                                       adc_dco_div/counter_25
    SLICE_X36Y133.A6     net (fanout=30)       0.116   adc_dco_div/counter<25>
    SLICE_X36Y133.CLK    Tah         (-Th)     0.076   adc_dco_div/counter<23>
                                                       adc_dco_div/counter_20_rstpot
                                                       adc_dco_div/counter_20
    -------------------------------------------------  ---------------------------
    Total                                      0.155ns (0.039ns logic, 0.116ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point adc_dco_div/counter_23 (SLICE_X36Y133.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_dco_div/counter_25 (FF)
  Destination:          adc_dco_div/counter_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.155ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.058 - 0.047)
  Source Clock:         adc_dco_clk rising at 4.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adc_dco_div/counter_25 to adc_dco_div/counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y134.BQ     Tcko                  0.115   adc_dco_div/counter<27>
                                                       adc_dco_div/counter_25
    SLICE_X36Y133.D6     net (fanout=30)       0.117   adc_dco_div/counter<25>
    SLICE_X36Y133.CLK    Tah         (-Th)     0.077   adc_dco_div/counter<23>
                                                       adc_dco_div/counter_23_rstpot
                                                       adc_dco_div/counter_23
    -------------------------------------------------  ---------------------------
    Total                                      0.155ns (0.038ns logic, 0.117ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point adc_dco_div/counter_18 (SLICE_X36Y132.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_dco_div/counter_27 (FF)
  Destination:          adc_dco_div/counter_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.160ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.060 - 0.047)
  Source Clock:         adc_dco_clk rising at 4.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adc_dco_div/counter_27 to adc_dco_div/counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y134.DQ     Tcko                  0.115   adc_dco_div/counter<27>
                                                       adc_dco_div/counter_27
    SLICE_X36Y132.C6     net (fanout=30)       0.121   adc_dco_div/counter<27>
    SLICE_X36Y132.CLK    Tah         (-Th)     0.076   adc_dco_div/counter<19>
                                                       adc_dco_div/counter_18_rstpot
                                                       adc_dco_div/counter_18
    -------------------------------------------------  ---------------------------
    Total                                      0.160ns (0.039ns logic, 0.121ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ADC = PERIOD TIMEGRP "ADCCLK" 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.668ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: adc_dco_bufr/I
  Logical resource: adc_dco_bufr/I
  Location pin: BUFR_X0Y8.I
  Clock network: adc_dco_ibuf_s
--------------------------------------------------------------------------------
Slack: 2.592ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: adc_data_p_s<1>/CLK
  Logical resource: adc_input[1].i_data_ddr/CK
  Location pin: ILOGIC_X0Y163.CLK
  Clock network: adc_dco_clk
--------------------------------------------------------------------------------
Slack: 2.592ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: adc_data_p_s<1>/CLKB
  Logical resource: adc_input[1].i_data_ddr/CKB
  Location pin: ILOGIC_X0Y163.CLKB
  Clock network: adc_dco_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SystemClock = PERIOD TIMEGRP "PIN_SystemClock_200MHz" 200 
MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SystemClock = PERIOD TIMEGRP "PIN_SystemClock_200MHz" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: MAIN_200_CLK_MMCM/CLKIN1
  Logical resource: MAIN_200_CLK_MMCM/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: clock200
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: MAIN_200_CLK_MMCM/CLKIN1
  Logical resource: MAIN_200_CLK_MMCM/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: clock200
--------------------------------------------------------------------------------
Slack: 2.572ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: MAIN_200_CLK_MMCM/CLKOUT0
  Logical resource: MAIN_200_CLK_MMCM/CLKOUT0
  Location pin: MMCM_ADV_X0Y0.CLKOUT0
  Clock network: CLKOUT0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLKOUT0 = PERIOD TIMEGRP "CLKOUT0" TS_SystemClock * 1.25 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1646 paths analyzed, 123 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.709ns.
--------------------------------------------------------------------------------

Paths for end point adc_clock_div/counter_0 (SLICE_X84Y104.SR), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_clock_div/counter_0 (FF)
  Destination:          adc_clock_div/counter_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.650ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKOUT0_BUFG rising at 0.000ns
  Destination Clock:    CLKOUT0_BUFG rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.093ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_clock_div/counter_0 to adc_clock_div/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y104.AQ     Tcko                  0.381   adc_clock_div/counter<3>
                                                       adc_clock_div/counter_0
    SLICE_X85Y106.A3     net (fanout=2)        0.693   adc_clock_div/counter<0>
    SLICE_X85Y106.COUT   Topcya                0.409   adc_clock_div/Mcompar_n0001_cy<3>
                                                       adc_clock_div/Mcompar_n0001_lut<0>
                                                       adc_clock_div/Mcompar_n0001_cy<3>
    SLICE_X85Y107.CIN    net (fanout=1)        0.000   adc_clock_div/Mcompar_n0001_cy<3>
    SLICE_X85Y107.BMUX   Tcinb                 0.215   adc_clock_div/Mcompar_n0001_cy<5>
                                                       adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X84Y104.SR     net (fanout=7)        0.497   adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X84Y104.CLK    Tsrck                 0.455   adc_clock_div/counter<3>
                                                       adc_clock_div/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      2.650ns (1.460ns logic, 1.190ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_clock_div/counter_8 (FF)
  Destination:          adc_clock_div/counter_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.549ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.085 - 0.107)
  Source Clock:         CLKOUT0_BUFG rising at 0.000ns
  Destination Clock:    CLKOUT0_BUFG rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.093ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_clock_div/counter_8 to adc_clock_div/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y106.AQ     Tcko                  0.381   adc_clock_div/counter<11>
                                                       adc_clock_div/counter_8
    SLICE_X85Y106.B2     net (fanout=3)        0.597   adc_clock_div/counter<8>
    SLICE_X85Y106.COUT   Topcyb                0.404   adc_clock_div/Mcompar_n0001_cy<3>
                                                       adc_clock_div/Mcompar_n0001_lut<1>
                                                       adc_clock_div/Mcompar_n0001_cy<3>
    SLICE_X85Y107.CIN    net (fanout=1)        0.000   adc_clock_div/Mcompar_n0001_cy<3>
    SLICE_X85Y107.BMUX   Tcinb                 0.215   adc_clock_div/Mcompar_n0001_cy<5>
                                                       adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X84Y104.SR     net (fanout=7)        0.497   adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X84Y104.CLK    Tsrck                 0.455   adc_clock_div/counter<3>
                                                       adc_clock_div/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      2.549ns (1.455ns logic, 1.094ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_clock_div/counter_27 (FF)
  Destination:          adc_clock_div/counter_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.539ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.085 - 0.112)
  Source Clock:         CLKOUT0_BUFG rising at 0.000ns
  Destination Clock:    CLKOUT0_BUFG rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.093ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_clock_div/counter_27 to adc_clock_div/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y110.DQ     Tcko                  0.381   adc_clock_div/counter<27>
                                                       adc_clock_div/counter_27
    SLICE_X85Y107.B3     net (fanout=3)        0.701   adc_clock_div/counter<27>
    SLICE_X85Y107.BMUX   Topbb                 0.505   adc_clock_div/Mcompar_n0001_cy<5>
                                                       adc_clock_div/Mcompar_n0001_lut<5>
                                                       adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X84Y104.SR     net (fanout=7)        0.497   adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X84Y104.CLK    Tsrck                 0.455   adc_clock_div/counter<3>
                                                       adc_clock_div/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      2.539ns (1.341ns logic, 1.198ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point adc_clock_div/counter_1 (SLICE_X84Y104.SR), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_clock_div/counter_0 (FF)
  Destination:          adc_clock_div/counter_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.650ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKOUT0_BUFG rising at 0.000ns
  Destination Clock:    CLKOUT0_BUFG rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.093ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_clock_div/counter_0 to adc_clock_div/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y104.AQ     Tcko                  0.381   adc_clock_div/counter<3>
                                                       adc_clock_div/counter_0
    SLICE_X85Y106.A3     net (fanout=2)        0.693   adc_clock_div/counter<0>
    SLICE_X85Y106.COUT   Topcya                0.409   adc_clock_div/Mcompar_n0001_cy<3>
                                                       adc_clock_div/Mcompar_n0001_lut<0>
                                                       adc_clock_div/Mcompar_n0001_cy<3>
    SLICE_X85Y107.CIN    net (fanout=1)        0.000   adc_clock_div/Mcompar_n0001_cy<3>
    SLICE_X85Y107.BMUX   Tcinb                 0.215   adc_clock_div/Mcompar_n0001_cy<5>
                                                       adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X84Y104.SR     net (fanout=7)        0.497   adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X84Y104.CLK    Tsrck                 0.455   adc_clock_div/counter<3>
                                                       adc_clock_div/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      2.650ns (1.460ns logic, 1.190ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_clock_div/counter_8 (FF)
  Destination:          adc_clock_div/counter_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.549ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.085 - 0.107)
  Source Clock:         CLKOUT0_BUFG rising at 0.000ns
  Destination Clock:    CLKOUT0_BUFG rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.093ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_clock_div/counter_8 to adc_clock_div/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y106.AQ     Tcko                  0.381   adc_clock_div/counter<11>
                                                       adc_clock_div/counter_8
    SLICE_X85Y106.B2     net (fanout=3)        0.597   adc_clock_div/counter<8>
    SLICE_X85Y106.COUT   Topcyb                0.404   adc_clock_div/Mcompar_n0001_cy<3>
                                                       adc_clock_div/Mcompar_n0001_lut<1>
                                                       adc_clock_div/Mcompar_n0001_cy<3>
    SLICE_X85Y107.CIN    net (fanout=1)        0.000   adc_clock_div/Mcompar_n0001_cy<3>
    SLICE_X85Y107.BMUX   Tcinb                 0.215   adc_clock_div/Mcompar_n0001_cy<5>
                                                       adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X84Y104.SR     net (fanout=7)        0.497   adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X84Y104.CLK    Tsrck                 0.455   adc_clock_div/counter<3>
                                                       adc_clock_div/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      2.549ns (1.455ns logic, 1.094ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_clock_div/counter_27 (FF)
  Destination:          adc_clock_div/counter_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.539ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.085 - 0.112)
  Source Clock:         CLKOUT0_BUFG rising at 0.000ns
  Destination Clock:    CLKOUT0_BUFG rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.093ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_clock_div/counter_27 to adc_clock_div/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y110.DQ     Tcko                  0.381   adc_clock_div/counter<27>
                                                       adc_clock_div/counter_27
    SLICE_X85Y107.B3     net (fanout=3)        0.701   adc_clock_div/counter<27>
    SLICE_X85Y107.BMUX   Topbb                 0.505   adc_clock_div/Mcompar_n0001_cy<5>
                                                       adc_clock_div/Mcompar_n0001_lut<5>
                                                       adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X84Y104.SR     net (fanout=7)        0.497   adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X84Y104.CLK    Tsrck                 0.455   adc_clock_div/counter<3>
                                                       adc_clock_div/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      2.539ns (1.341ns logic, 1.198ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point adc_clock_div/counter_2 (SLICE_X84Y104.SR), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_clock_div/counter_0 (FF)
  Destination:          adc_clock_div/counter_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.650ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKOUT0_BUFG rising at 0.000ns
  Destination Clock:    CLKOUT0_BUFG rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.093ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_clock_div/counter_0 to adc_clock_div/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y104.AQ     Tcko                  0.381   adc_clock_div/counter<3>
                                                       adc_clock_div/counter_0
    SLICE_X85Y106.A3     net (fanout=2)        0.693   adc_clock_div/counter<0>
    SLICE_X85Y106.COUT   Topcya                0.409   adc_clock_div/Mcompar_n0001_cy<3>
                                                       adc_clock_div/Mcompar_n0001_lut<0>
                                                       adc_clock_div/Mcompar_n0001_cy<3>
    SLICE_X85Y107.CIN    net (fanout=1)        0.000   adc_clock_div/Mcompar_n0001_cy<3>
    SLICE_X85Y107.BMUX   Tcinb                 0.215   adc_clock_div/Mcompar_n0001_cy<5>
                                                       adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X84Y104.SR     net (fanout=7)        0.497   adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X84Y104.CLK    Tsrck                 0.455   adc_clock_div/counter<3>
                                                       adc_clock_div/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.650ns (1.460ns logic, 1.190ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_clock_div/counter_8 (FF)
  Destination:          adc_clock_div/counter_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.549ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.085 - 0.107)
  Source Clock:         CLKOUT0_BUFG rising at 0.000ns
  Destination Clock:    CLKOUT0_BUFG rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.093ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_clock_div/counter_8 to adc_clock_div/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y106.AQ     Tcko                  0.381   adc_clock_div/counter<11>
                                                       adc_clock_div/counter_8
    SLICE_X85Y106.B2     net (fanout=3)        0.597   adc_clock_div/counter<8>
    SLICE_X85Y106.COUT   Topcyb                0.404   adc_clock_div/Mcompar_n0001_cy<3>
                                                       adc_clock_div/Mcompar_n0001_lut<1>
                                                       adc_clock_div/Mcompar_n0001_cy<3>
    SLICE_X85Y107.CIN    net (fanout=1)        0.000   adc_clock_div/Mcompar_n0001_cy<3>
    SLICE_X85Y107.BMUX   Tcinb                 0.215   adc_clock_div/Mcompar_n0001_cy<5>
                                                       adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X84Y104.SR     net (fanout=7)        0.497   adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X84Y104.CLK    Tsrck                 0.455   adc_clock_div/counter<3>
                                                       adc_clock_div/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.549ns (1.455ns logic, 1.094ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_clock_div/counter_27 (FF)
  Destination:          adc_clock_div/counter_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.539ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.085 - 0.112)
  Source Clock:         CLKOUT0_BUFG rising at 0.000ns
  Destination Clock:    CLKOUT0_BUFG rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.093ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_clock_div/counter_27 to adc_clock_div/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y110.DQ     Tcko                  0.381   adc_clock_div/counter<27>
                                                       adc_clock_div/counter_27
    SLICE_X85Y107.B3     net (fanout=3)        0.701   adc_clock_div/counter<27>
    SLICE_X85Y107.BMUX   Topbb                 0.505   adc_clock_div/Mcompar_n0001_cy<5>
                                                       adc_clock_div/Mcompar_n0001_lut<5>
                                                       adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X84Y104.SR     net (fanout=7)        0.497   adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X84Y104.CLK    Tsrck                 0.455   adc_clock_div/counter<3>
                                                       adc_clock_div/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.539ns (1.341ns logic, 1.198ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLKOUT0 = PERIOD TIMEGRP "CLKOUT0" TS_SystemClock * 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adc_clock_div/counter_0 (SLICE_X84Y104.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_clock_div/counter_0 (FF)
  Destination:          adc_clock_div/counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKOUT0_BUFG rising at 4.000ns
  Destination Clock:    CLKOUT0_BUFG rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adc_clock_div/counter_0 to adc_clock_div/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y104.AQ     Tcko                  0.115   adc_clock_div/counter<3>
                                                       adc_clock_div/counter_0
    SLICE_X84Y104.A5     net (fanout=2)        0.072   adc_clock_div/counter<0>
    SLICE_X84Y104.CLK    Tah         (-Th)     0.039   adc_clock_div/counter<3>
                                                       adc_clock_div/Mcount_counter_lut<0>_INV_0
                                                       adc_clock_div/Mcount_counter_cy<3>
                                                       adc_clock_div/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.076ns logic, 0.072ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point adc_clock_div/counter_4 (SLICE_X84Y105.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_clock_div/counter_4 (FF)
  Destination:          adc_clock_div/counter_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKOUT0_BUFG rising at 4.000ns
  Destination Clock:    CLKOUT0_BUFG rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adc_clock_div/counter_4 to adc_clock_div/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y105.AQ     Tcko                  0.115   adc_clock_div/counter<7>
                                                       adc_clock_div/counter_4
    SLICE_X84Y105.A5     net (fanout=2)        0.072   adc_clock_div/counter<4>
    SLICE_X84Y105.CLK    Tah         (-Th)     0.039   adc_clock_div/counter<7>
                                                       adc_clock_div/counter<4>_rt
                                                       adc_clock_div/Mcount_counter_cy<7>
                                                       adc_clock_div/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.076ns logic, 0.072ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point adc_clock_div/counter_8 (SLICE_X84Y106.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_clock_div/counter_8 (FF)
  Destination:          adc_clock_div/counter_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.152ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKOUT0_BUFG rising at 4.000ns
  Destination Clock:    CLKOUT0_BUFG rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adc_clock_div/counter_8 to adc_clock_div/counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y106.AQ     Tcko                  0.115   adc_clock_div/counter<11>
                                                       adc_clock_div/counter_8
    SLICE_X84Y106.A5     net (fanout=3)        0.076   adc_clock_div/counter<8>
    SLICE_X84Y106.CLK    Tah         (-Th)     0.039   adc_clock_div/counter<11>
                                                       adc_clock_div/counter<8>_rt
                                                       adc_clock_div/Mcount_counter_cy<11>
                                                       adc_clock_div/counter_8
    -------------------------------------------------  ---------------------------
    Total                                      0.152ns (0.076ns logic, 0.076ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKOUT0 = PERIOD TIMEGRP "CLKOUT0" TS_SystemClock * 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.571ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: CLKOUT0_BUFG/I0
  Logical resource: CLKOUT0_BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: CLKOUT0
--------------------------------------------------------------------------------
Slack: 3.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: adc_clock_div/counter<3>/CLK
  Logical resource: adc_clock_div/counter_0/CK
  Location pin: SLICE_X84Y104.CLK
  Clock network: CLKOUT0_BUFG
--------------------------------------------------------------------------------
Slack: 3.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: adc_clock_div/counter<3>/CLK
  Logical resource: adc_clock_div/counter_0/CK
  Location pin: SLICE_X84Y104.CLK
  Clock network: CLKOUT0_BUFG
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SystemClock
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SystemClock                 |      5.000ns|      2.800ns|      3.386ns|            0|            0|            0|         1646|
| TS_CLKOUT0                    |      4.000ns|      2.709ns|          N/A|            0|            0|         1646|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ML605_SystemClock_200MHz_n
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
ML605_SystemClock_200MHz_n|    2.709|         |         |         |
ML605_SystemClock_200MHz_p|    2.709|         |         |         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ML605_SystemClock_200MHz_p
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
ML605_SystemClock_200MHz_n|    2.709|         |         |         |
ML605_SystemClock_200MHz_p|    2.709|         |         |         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock adc_dco_in_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc_dco_in_n   |    2.843|         |         |         |
adc_dco_in_p   |    2.843|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock adc_dco_in_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc_dco_in_n   |    2.843|         |         |         |
adc_dco_in_p   |    2.843|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3322 paths, 0 nets, and 343 connections

Design statistics:
   Minimum period:   3.332ns{1}   (Maximum frequency: 300.120MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan 28 22:49:00 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 664 MB



