git clone --depth 1 --no-tags https://github.com/s311354/Verilog_Mode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172412435
git clone --depth 1 --no-tags https://github.com/Akatsukis/HUST-Computer-Architecture-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172746602
git clone --depth 1 --no-tags https://github.com/caverar/SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170427782
git clone --depth 1 --no-tags https://github.com/vj-sananda/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167432294
git clone --depth 1 --no-tags https://github.com/mustafapasli/MipsSingleCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168978669
git clone --depth 1 --no-tags https://github.com/deepak1824/FPGA_VendingMAchine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171164338
git clone --depth 1 --no-tags https://github.com/simmubhangu/vlsi_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170461080
git clone --depth 1 --no-tags https://github.com/deepak1824/Automated_Parking_Ticket_Generator_IoT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171164795
git clone --depth 1 --no-tags https://github.com/RodSernaPerez/verilog-utils.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168715858
git clone --depth 1 --no-tags https://github.com/cetola/ECE581-Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171569608
git clone --depth 1 --no-tags https://github.com/travisaubrey76/FPGA-VGA-Image-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170770311
git clone --depth 1 --no-tags https://github.com/omar907/UART-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170122951
git clone --depth 1 --no-tags https://github.com/zzemu-cn/Z80_TB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169848838
git clone --depth 1 --no-tags https://github.com/kkasra12/mano_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167892748
git clone --depth 1 --no-tags https://github.com/weikleda/cs456lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170749391
git clone --depth 1 --no-tags https://github.com/saurabhlabde29/Hardware-Accelerator-ASIC-for-Simplified-Convolutional-Neural-Network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168805812
git clone --depth 1 --no-tags https://github.com/trash4299/Arithmetic-Logic-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169104596
git clone --depth 1 --no-tags https://github.com/donegaci/Digital_Systems_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170339562
git clone --depth 1 --no-tags https://github.com/daybyter/zpura.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170606366
git clone --depth 1 --no-tags https://github.com/emersonsl/microarchitecture3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169967783
git clone --depth 1 --no-tags https://github.com/lzambella/Verilog_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167839182
git clone --depth 1 --no-tags https://github.com/trash4299/Pipelined-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169107782
git clone --depth 1 --no-tags https://github.com/vijaykumarshankar/VerilogProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169362341
git clone --depth 1 --no-tags https://github.com/drmeerkat/BUAA-Computer-Organization-Experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169712590
git clone --depth 1 --no-tags https://github.com/mitshine/Switch-Arbiter-Project-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170083387
git clone --depth 1 --no-tags https://github.com/mmicko/ulx3s-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171909263
git clone --depth 1 --no-tags https://github.com/ElliottSeer/multi-channel-ADC-with-ACM9226.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170693225
git clone --depth 1 --no-tags https://github.com/roo16kie/CIC2014_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171141435
git clone --depth 1 --no-tags https://github.com/JezT25/StopwatchVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169837203
git clone --depth 1 --no-tags https://github.com/avolpone/CPE409.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169914340
git clone --depth 1 --no-tags https://github.com/tonggege001/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171299838
git clone --depth 1 --no-tags https://github.com/SSKUltra/SingleCycleMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171810765
git clone --depth 1 --no-tags https://github.com/SOHAIL73824/Scrambled-Number-SUM-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171738902
git clone --depth 1 --no-tags https://github.com/zhujiam/Digital-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171892095
git clone --depth 1 --no-tags https://github.com/cinoexpedera/fp_math_experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171923123
git clone --depth 1 --no-tags https://github.com/stardream96/ece385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172128497
git clone --depth 1 --no-tags https://github.com/lublot/Problema3-SDg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170580066
git clone --depth 1 --no-tags https://github.com/kensybernadeau/ALU_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170015524
git clone --depth 1 --no-tags https://github.com/happesushi/ECE_385_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170603430
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170439249
git clone --depth 1 --no-tags https://github.com/Hee-San/COMET2_VerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167769709
git clone --depth 1 --no-tags https://github.com/Wibben/UofT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168897105
git clone --depth 1 --no-tags https://github.com/nmallampet/javafx_desktop_app.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169164641
git clone --depth 1 --no-tags https://github.com/anqianqi1/Data-Path-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168910942
git clone --depth 1 --no-tags https://github.com/donnellyconor/ASICS-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168964448
git clone --depth 1 --no-tags https://github.com/ptia/e800.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169327039
git clone --depth 1 --no-tags https://github.com/chad-cros/EmbeddedSec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170958509
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-EricWang12.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171572222
git clone --depth 1 --no-tags https://github.com/logancrow/EE460M_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172629555
git clone --depth 1 --no-tags https://github.com/Shadaar/benchmark-bachelor-thesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172064875
git clone --depth 1 --no-tags https://github.com/nobi1007/DaddaMultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167371097
git clone --depth 1 --no-tags https://github.com/bangashfaizan1/Digital-Integrated-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167267129
git clone --depth 1 --no-tags https://github.com/DeekshaTewari/Verilog_RunningMan_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167269400
git clone --depth 1 --no-tags https://github.com/MahamZehra/mz04027_CS330.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167554279
git clone --depth 1 --no-tags https://github.com/crashnester/lcd1602.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171028364
git clone --depth 1 --no-tags https://github.com/ElPrg/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168603397
git clone --depth 1 --no-tags https://github.com/jxw769/EECS399-Spring19.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169335320
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-ghuibregtse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171047610
git clone --depth 1 --no-tags https://github.com/trustcoinmining/FM1-DDR3MIG-ug586.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171087724
git clone --depth 1 --no-tags https://github.com/rammiah/ComputerComposition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171287746
git clone --depth 1 --no-tags https://github.com/yzd0014/AI-Chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172626825
git clone --depth 1 --no-tags https://github.com/KevinUTAT/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167721528
git clone --depth 1 --no-tags https://github.com/jtmiraglia/carry_select_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170738401
git clone --depth 1 --no-tags https://github.com/alimz758/CSM152A_src.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170630470
git clone --depth 1 --no-tags https://github.com/kimkoech/cs141_Spring19.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169621057
git clone --depth 1 --no-tags https://github.com/hubertbanas/Arcade-PacmanPlus_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168026963
git clone --depth 1 --no-tags https://github.com/ncmckinney/fpga-bomberman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168181893
git clone --depth 1 --no-tags https://github.com/cs-ece-552/hw3-Jeremy-Intan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169925025
git clone --depth 1 --no-tags https://github.com/vallislee/Subversion_app.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169935414
git clone --depth 1 --no-tags https://github.com/WeiDaZhang/FPGA_LOAD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168401965
git clone --depth 1 --no-tags https://github.com/kevserbal/verilog_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171615643
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-DeanPFZ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171962186
git clone --depth 1 --no-tags https://github.com/RodSernaPerez/OPBOMP-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168713902
git clone --depth 1 --no-tags https://github.com/superAX/Hand-Written-Number-Classification-by-Hardware-Neural-Network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169697221
git clone --depth 1 --no-tags https://github.com/XinyuZeng/Projects-of-Computer-Organization-BUAA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169280551
git clone --depth 1 --no-tags https://github.com/vt-ece4514-s19/bitserial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168004068
git clone --depth 1 --no-tags https://github.com/IlievIliya92/vending_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168027013
git clone --depth 1 --no-tags https://github.com/hubertbanas/Arcade-LizardWizard_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168026713
git clone --depth 1 --no-tags https://github.com/liannero/ee260-lab-3-moretacocat.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168742112
git clone --depth 1 --no-tags https://github.com/justintnguyen/ECE3300-Verilog-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169637750
git clone --depth 1 --no-tags https://github.com/cs-ece-552/hw3-cm16161.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170308330
git clone --depth 1 --no-tags https://github.com/thata/poco-book.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170322063
git clone --depth 1 --no-tags https://github.com/mahmud624683/32-bit-MIPS-Processor-without-pipelining.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170365068
git clone --depth 1 --no-tags https://github.com/eleendramharish/IGMP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167526304
git clone --depth 1 --no-tags https://github.com/burakozdemir/CSE331---Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167556578
git clone --depth 1 --no-tags https://github.com/thaijasa/Display_Adaptor_Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168776683
git clone --depth 1 --no-tags https://github.com/RodSernaPerez/pseudoinverse-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168748539
git clone --depth 1 --no-tags https://github.com/bobreg/plis_signal_imitator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172761904
git clone --depth 1 --no-tags https://github.com/cpatsianotakis/CE430.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172248741
git clone --depth 1 --no-tags https://github.com/FxPiGaAo/hummingbird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171607226
git clone --depth 1 --no-tags https://github.com/Kayannsoarez/HardwareDescriptionLanguage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171769013
git clone --depth 1 --no-tags https://github.com/choclairs-zhang/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172618519
git clone --depth 1 --no-tags https://github.com/mr-bat/Computer_Architecture_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172532129
git clone --depth 1 --no-tags https://github.com/dhtheuno/vocal-effect-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172420007
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-Josh-Gerrelts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171741301
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-Link-lin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171165077
git clone --depth 1 --no-tags https://github.com/XuPlusC/MIPS-CPU-24.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171240270
git clone --depth 1 --no-tags https://github.com/nwpark/COMP30040.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171141666
