# system info example on 2023.04.04.21:14:59
system_info:
name,value
DEVICE,10AX115U1F45I1SG
DEVICE_FAMILY,Arria 10
GENERATION_ID,0
#
#
# Files generated for example on 2023.04.04.21:14:59
files:
filepath,kind,attributes,module,is_top
sim/example.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,example,true
example_internal_10/sim/dspba_library_ver.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_ecc_pkg.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_data_fifo.v,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_fifo.v,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_altera_syncram_wrapped.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_scfifo_wrapped.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_ecc_decoder.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_ecc_encoder.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_ll_fifo.v,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_ll_ram_fifo.v,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_valid_fifo_counter.v,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_dspba_valid_fifo_counter.v,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_staging_reg.v,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/hld_fifo.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_mid_speed_fifo.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_latency_one_ram_fifo.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_latency_zero_ram_fifo.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/hld_fifo_zero_width.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_high_speed_fifo.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_low_latency_fifo.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_zero_latency_fifo.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_fanout_pipeline.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_std_synchronizer_nocut.v,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_tessellated_incr_decr_threshold.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_tessellated_incr_lookahead.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_reset_handler.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_lfsr.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_mlab_fifo.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_parameter_assert.svh,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_pop.v,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_push.v,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_token_fifo_counter.v,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_pipeline.v,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_dspba_buffer.v,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_enable_sink.v,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/hld_memory_depth_quantization_pkg.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/hld_iord.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/hld_iord_stall_latency.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/hld_iord_stall_valid.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_shift_register_no_reset.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_ffwdsrc.v,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_full_detector.v,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_tessellated_incr_decr_decr.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_ffwddst.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/hld_iowr.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/hld_iowr_stall_latency.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/hld_iowr_stall_valid.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/hld_loop_profiler.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/hld_sim_latency_tracker.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_loop_limiter.v,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/acl_reset_wire.v,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_function_wrapper.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_function.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_bb_B0_runOnce.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_bb_B0_runOnce_stall_region.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_B0_runOnce_merge_reg.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_llvm_fpga_push_token_i1_wt_limpush_0.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_B0_runOnce_branch.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_B0_runOnce_merge.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_bb_B1_start.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_bb_B1_start_stall_region.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_B1_start_merge_reg.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_iord_bl_call_unnamed_example2_example0.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_sfc_s_c0_in_wt_entry_s_c0_enter1_example0.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_llvm_fpga_sfc_exit_s_c0_out_wt0000y_s_c0_exit_example0.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_example0.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_llvm_fpga_pipeline_keep_going7_0.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_llvm_fpga_push_i1_notexitcond8_0.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_B1_start_branch.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_B1_start_merge.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_bb_B2.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_bb_B2_stall_region.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_B2_merge_reg.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_sfc_s_c0_in_for_body_s_c0_enter102_example1.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_llvm_fpga_sfc_exit_s_c0_out_fo0000s_c0_exit12_example0.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_llvm_fpga_sfc_exit_s_c0_out_fo0000ample1_full_detector.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_llvm_fpga_sfc_exit_s_c0_out_fo00002_example1_data_fifo.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_sfc_logic_s_c0_in_for_body_s_c0_enter102_example0.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_flt_i_sfc_logic_s_c0_in_for_body00003a0054c2a6344c246w65.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_flt_i_sfc_logic_s_c0_in_for_body00006uq0cp0ju20cp0jo0ouz.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_flt_i_sfc_logic_s_c0_in_for_body00016uq0cp0ju20cp0jo0ouz.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_llvm_fpga_ffwd_source_f32_unnamed_3_example0.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_llvm_fpga_pipeline_keep_going_0.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_llvm_fpga_pop_f32_s_017_pop8_0.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_llvm_fpga_pop_i32_i_018_pop7_0.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_llvm_fpga_pop_i4_initerations_pop9_0.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_0.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_llvm_fpga_push_f32_s_017_push8_0.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_llvm_fpga_push_i1_lastiniteration_0.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_llvm_fpga_push_i1_notexitcond_0.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_llvm_fpga_push_i32_i_018_push7_0.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_llvm_fpga_push_i4_cleanups_push10_0.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_llvm_fpga_push_i4_initerations_push9_0.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_llvm_fpga_push_i8_fpga_indvars_iv_push6_0.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_flt_i_sfc_logic_s_c0_in_for_body00002463a0054c2a6342iyc5.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_B2_branch.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_B2_merge.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_bb_B3.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_bb_B3_stall_region.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_iowr_bl_return_unnamed_example5_example0.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_llvm_fpga_ffwd_dest_f32_unnamed_4_example0.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_llvm_fpga_push_token_i1_throttle_push_0.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_llvm_fpga_push_token_i1_throttle_push_2_reg.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_B3_branch.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_B3_merge.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_llvm_fpga_pipeline_keep_going7_1_sr.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_llvm_fpga_pipeline_keep_going7_1_valid_fifo.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_llvm_fpga_pipeline_keep_going_6_sr.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_loop_limiter_0.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_bb_B2_sr_1.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_bb_B3_sr_0.sv,SYSTEM_VERILOG,,example_internal,false
example_internal_10/sim/example_internal.v,SYSTEM_VERILOG,,example_internal,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
example.example_internal_inst,example_internal
