<?xml version="1.0" encoding="UTF-8"?>
<module id="EDMA3CC" HW_revision="" XML_version="1" description="Enhanced DMA Channel Controller Module.">
   <register id="QUEEVTENTRY_0_QUEEVT_ENTRY_0" acronym="QUEEVTENTRY_0_QUEEVT_ENTRY_0" offset="1024" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_0_QUEEVT_ENTRY_1" acronym="QUEEVTENTRY_0_QUEEVT_ENTRY_1" offset="1028" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_0_QUEEVT_ENTRY_2" acronym="QUEEVTENTRY_0_QUEEVT_ENTRY_2" offset="1032" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_0_QUEEVT_ENTRY_3" acronym="QUEEVTENTRY_0_QUEEVT_ENTRY_3" offset="1036" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_0_QUEEVT_ENTRY_4" acronym="QUEEVTENTRY_0_QUEEVT_ENTRY_4" offset="1040" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_0_QUEEVT_ENTRY_5" acronym="QUEEVTENTRY_0_QUEEVT_ENTRY_5" offset="1044" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_0_QUEEVT_ENTRY_6" acronym="QUEEVTENTRY_0_QUEEVT_ENTRY_6" offset="1048" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_0_QUEEVT_ENTRY_7" acronym="QUEEVTENTRY_0_QUEEVT_ENTRY_7" offset="1052" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_0_QUEEVT_ENTRY_8" acronym="QUEEVTENTRY_0_QUEEVT_ENTRY_8" offset="1056" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_0_QUEEVT_ENTRY_9" acronym="QUEEVTENTRY_0_QUEEVT_ENTRY_9" offset="1060" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_0_QUEEVT_ENTRY_10" acronym="QUEEVTENTRY_0_QUEEVT_ENTRY_10" offset="1064" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_0_QUEEVT_ENTRY_11" acronym="QUEEVTENTRY_0_QUEEVT_ENTRY_11" offset="1068" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_0_QUEEVT_ENTRY_12" acronym="QUEEVTENTRY_0_QUEEVT_ENTRY_12" offset="1072" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_0_QUEEVT_ENTRY_13" acronym="QUEEVTENTRY_0_QUEEVT_ENTRY_13" offset="1076" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_0_QUEEVT_ENTRY_14" acronym="QUEEVTENTRY_0_QUEEVT_ENTRY_14" offset="1080" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_0_QUEEVT_ENTRY_15" acronym="QUEEVTENTRY_0_QUEEVT_ENTRY_15" offset="1084" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_1_QUEEVT_ENTRY_0" acronym="QUEEVTENTRY_1_QUEEVT_ENTRY_0" offset="1088" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_1_QUEEVT_ENTRY_1" acronym="QUEEVTENTRY_1_QUEEVT_ENTRY_1" offset="1092" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_1_QUEEVT_ENTRY_2" acronym="QUEEVTENTRY_1_QUEEVT_ENTRY_2" offset="1096" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_1_QUEEVT_ENTRY_3" acronym="QUEEVTENTRY_1_QUEEVT_ENTRY_3" offset="1100" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_1_QUEEVT_ENTRY_4" acronym="QUEEVTENTRY_1_QUEEVT_ENTRY_4" offset="1104" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_1_QUEEVT_ENTRY_5" acronym="QUEEVTENTRY_1_QUEEVT_ENTRY_5" offset="1108" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_1_QUEEVT_ENTRY_6" acronym="QUEEVTENTRY_1_QUEEVT_ENTRY_6" offset="1112" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_1_QUEEVT_ENTRY_7" acronym="QUEEVTENTRY_1_QUEEVT_ENTRY_7" offset="1116" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_1_QUEEVT_ENTRY_8" acronym="QUEEVTENTRY_1_QUEEVT_ENTRY_8" offset="1120" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_1_QUEEVT_ENTRY_9" acronym="QUEEVTENTRY_1_QUEEVT_ENTRY_9" offset="1124" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_1_QUEEVT_ENTRY_10" acronym="QUEEVTENTRY_1_QUEEVT_ENTRY_10" offset="1128" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_1_QUEEVT_ENTRY_11" acronym="QUEEVTENTRY_1_QUEEVT_ENTRY_11" offset="1132" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_1_QUEEVT_ENTRY_12" acronym="QUEEVTENTRY_1_QUEEVT_ENTRY_12" offset="1136" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_1_QUEEVT_ENTRY_13" acronym="QUEEVTENTRY_1_QUEEVT_ENTRY_13" offset="1140" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_1_QUEEVT_ENTRY_14" acronym="QUEEVTENTRY_1_QUEEVT_ENTRY_14" offset="1144" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_1_QUEEVT_ENTRY_15" acronym="QUEEVTENTRY_1_QUEEVT_ENTRY_15" offset="1148" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_2_QUEEVT_ENTRY_0" acronym="QUEEVTENTRY_2_QUEEVT_ENTRY_0" offset="1152" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_2_QUEEVT_ENTRY_1" acronym="QUEEVTENTRY_2_QUEEVT_ENTRY_1" offset="1156" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_2_QUEEVT_ENTRY_2" acronym="QUEEVTENTRY_2_QUEEVT_ENTRY_2" offset="1160" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_2_QUEEVT_ENTRY_3" acronym="QUEEVTENTRY_2_QUEEVT_ENTRY_3" offset="1164" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_2_QUEEVT_ENTRY_4" acronym="QUEEVTENTRY_2_QUEEVT_ENTRY_4" offset="1168" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_2_QUEEVT_ENTRY_5" acronym="QUEEVTENTRY_2_QUEEVT_ENTRY_5" offset="1172" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_2_QUEEVT_ENTRY_6" acronym="QUEEVTENTRY_2_QUEEVT_ENTRY_6" offset="1176" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_2_QUEEVT_ENTRY_7" acronym="QUEEVTENTRY_2_QUEEVT_ENTRY_7" offset="1180" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_2_QUEEVT_ENTRY_8" acronym="QUEEVTENTRY_2_QUEEVT_ENTRY_8" offset="1184" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_2_QUEEVT_ENTRY_9" acronym="QUEEVTENTRY_2_QUEEVT_ENTRY_9" offset="1188" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_2_QUEEVT_ENTRY_10" acronym="QUEEVTENTRY_2_QUEEVT_ENTRY_10" offset="1192" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_2_QUEEVT_ENTRY_11" acronym="QUEEVTENTRY_2_QUEEVT_ENTRY_11" offset="1196" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_2_QUEEVT_ENTRY_12" acronym="QUEEVTENTRY_2_QUEEVT_ENTRY_12" offset="1200" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_2_QUEEVT_ENTRY_13" acronym="QUEEVTENTRY_2_QUEEVT_ENTRY_13" offset="1204" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_2_QUEEVT_ENTRY_14" acronym="QUEEVTENTRY_2_QUEEVT_ENTRY_14" offset="1208" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_2_QUEEVT_ENTRY_15" acronym="QUEEVTENTRY_2_QUEEVT_ENTRY_15" offset="1212" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_3_QUEEVT_ENTRY_0" acronym="QUEEVTENTRY_3_QUEEVT_ENTRY_0" offset="1216" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_3_QUEEVT_ENTRY_1" acronym="QUEEVTENTRY_3_QUEEVT_ENTRY_1" offset="1220" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_3_QUEEVT_ENTRY_2" acronym="QUEEVTENTRY_3_QUEEVT_ENTRY_2" offset="1224" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_3_QUEEVT_ENTRY_3" acronym="QUEEVTENTRY_3_QUEEVT_ENTRY_3" offset="1228" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_3_QUEEVT_ENTRY_4" acronym="QUEEVTENTRY_3_QUEEVT_ENTRY_4" offset="1232" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_3_QUEEVT_ENTRY_5" acronym="QUEEVTENTRY_3_QUEEVT_ENTRY_5" offset="1236" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_3_QUEEVT_ENTRY_6" acronym="QUEEVTENTRY_3_QUEEVT_ENTRY_6" offset="1240" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_3_QUEEVT_ENTRY_7" acronym="QUEEVTENTRY_3_QUEEVT_ENTRY_7" offset="1244" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_3_QUEEVT_ENTRY_8" acronym="QUEEVTENTRY_3_QUEEVT_ENTRY_8" offset="1248" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_3_QUEEVT_ENTRY_9" acronym="QUEEVTENTRY_3_QUEEVT_ENTRY_9" offset="1252" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_3_QUEEVT_ENTRY_10" acronym="QUEEVTENTRY_3_QUEEVT_ENTRY_10" offset="1256" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_3_QUEEVT_ENTRY_11" acronym="QUEEVTENTRY_3_QUEEVT_ENTRY_11" offset="1260" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_3_QUEEVT_ENTRY_12" acronym="QUEEVTENTRY_3_QUEEVT_ENTRY_12" offset="1264" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_3_QUEEVT_ENTRY_13" acronym="QUEEVTENTRY_3_QUEEVT_ENTRY_13" offset="1268" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_3_QUEEVT_ENTRY_14" acronym="QUEEVTENTRY_3_QUEEVT_ENTRY_14" offset="1272" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QUEEVTENTRY_3_QUEEVT_ENTRY_15" acronym="QUEEVTENTRY_3_QUEEVT_ENTRY_15" offset="1276" width="32" description="Event Entry{EVT_ENTRY}">
      <bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
         
         <bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
         <bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
         <bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
         <bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
      </bitfield>
      <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="PARAMSET_0_OPT" acronym="PARAMSET_0_OPT" offset="16384" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_0_SRC" acronym="PARAMSET_0_SRC" offset="16388" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_0_A_B_CNT" acronym="PARAMSET_0_A_B_CNT" offset="16392" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_0_DST" acronym="PARAMSET_0_DST" offset="16396" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_0_SRC_DST_BIDX" acronym="PARAMSET_0_SRC_DST_BIDX" offset="16400" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_0_LINK_BCNTRLD" acronym="PARAMSET_0_LINK_BCNTRLD" offset="16404" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_0_SRC_DST_CIDX" acronym="PARAMSET_0_SRC_DST_CIDX" offset="16408" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_0_CCNT" acronym="PARAMSET_0_CCNT" offset="16412" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_1_OPT" acronym="PARAMSET_1_OPT" offset="16416" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_1_SRC" acronym="PARAMSET_1_SRC" offset="16420" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_1_A_B_CNT" acronym="PARAMSET_1_A_B_CNT" offset="16424" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_1_DST" acronym="PARAMSET_1_DST" offset="16428" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_1_SRC_DST_BIDX" acronym="PARAMSET_1_SRC_DST_BIDX" offset="16432" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_1_LINK_BCNTRLD" acronym="PARAMSET_1_LINK_BCNTRLD" offset="16436" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_1_SRC_DST_CIDX" acronym="PARAMSET_1_SRC_DST_CIDX" offset="16440" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_1_CCNT" acronym="PARAMSET_1_CCNT" offset="16444" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_2_OPT" acronym="PARAMSET_2_OPT" offset="16448" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_2_SRC" acronym="PARAMSET_2_SRC" offset="16452" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_2_A_B_CNT" acronym="PARAMSET_2_A_B_CNT" offset="16456" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_2_DST" acronym="PARAMSET_2_DST" offset="16460" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_2_SRC_DST_BIDX" acronym="PARAMSET_2_SRC_DST_BIDX" offset="16464" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_2_LINK_BCNTRLD" acronym="PARAMSET_2_LINK_BCNTRLD" offset="16468" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_2_SRC_DST_CIDX" acronym="PARAMSET_2_SRC_DST_CIDX" offset="16472" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_2_CCNT" acronym="PARAMSET_2_CCNT" offset="16476" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_3_OPT" acronym="PARAMSET_3_OPT" offset="16480" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_3_SRC" acronym="PARAMSET_3_SRC" offset="16484" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_3_A_B_CNT" acronym="PARAMSET_3_A_B_CNT" offset="16488" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_3_DST" acronym="PARAMSET_3_DST" offset="16492" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_3_SRC_DST_BIDX" acronym="PARAMSET_3_SRC_DST_BIDX" offset="16496" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_3_LINK_BCNTRLD" acronym="PARAMSET_3_LINK_BCNTRLD" offset="16500" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_3_SRC_DST_CIDX" acronym="PARAMSET_3_SRC_DST_CIDX" offset="16504" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_3_CCNT" acronym="PARAMSET_3_CCNT" offset="16508" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_4_OPT" acronym="PARAMSET_4_OPT" offset="16512" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_4_SRC" acronym="PARAMSET_4_SRC" offset="16516" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_4_A_B_CNT" acronym="PARAMSET_4_A_B_CNT" offset="16520" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_4_DST" acronym="PARAMSET_4_DST" offset="16524" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_4_SRC_DST_BIDX" acronym="PARAMSET_4_SRC_DST_BIDX" offset="16528" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_4_LINK_BCNTRLD" acronym="PARAMSET_4_LINK_BCNTRLD" offset="16532" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_4_SRC_DST_CIDX" acronym="PARAMSET_4_SRC_DST_CIDX" offset="16536" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_4_CCNT" acronym="PARAMSET_4_CCNT" offset="16540" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_5_OPT" acronym="PARAMSET_5_OPT" offset="16544" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_5_SRC" acronym="PARAMSET_5_SRC" offset="16548" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_5_A_B_CNT" acronym="PARAMSET_5_A_B_CNT" offset="16552" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_5_DST" acronym="PARAMSET_5_DST" offset="16556" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_5_SRC_DST_BIDX" acronym="PARAMSET_5_SRC_DST_BIDX" offset="16560" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_5_LINK_BCNTRLD" acronym="PARAMSET_5_LINK_BCNTRLD" offset="16564" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_5_SRC_DST_CIDX" acronym="PARAMSET_5_SRC_DST_CIDX" offset="16568" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_5_CCNT" acronym="PARAMSET_5_CCNT" offset="16572" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_6_OPT" acronym="PARAMSET_6_OPT" offset="16576" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_6_SRC" acronym="PARAMSET_6_SRC" offset="16580" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_6_A_B_CNT" acronym="PARAMSET_6_A_B_CNT" offset="16584" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_6_DST" acronym="PARAMSET_6_DST" offset="16588" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_6_SRC_DST_BIDX" acronym="PARAMSET_6_SRC_DST_BIDX" offset="16592" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_6_LINK_BCNTRLD" acronym="PARAMSET_6_LINK_BCNTRLD" offset="16596" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_6_SRC_DST_CIDX" acronym="PARAMSET_6_SRC_DST_CIDX" offset="16600" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_6_CCNT" acronym="PARAMSET_6_CCNT" offset="16604" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_7_OPT" acronym="PARAMSET_7_OPT" offset="16608" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_7_SRC" acronym="PARAMSET_7_SRC" offset="16612" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_7_A_B_CNT" acronym="PARAMSET_7_A_B_CNT" offset="16616" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_7_DST" acronym="PARAMSET_7_DST" offset="16620" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_7_SRC_DST_BIDX" acronym="PARAMSET_7_SRC_DST_BIDX" offset="16624" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_7_LINK_BCNTRLD" acronym="PARAMSET_7_LINK_BCNTRLD" offset="16628" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_7_SRC_DST_CIDX" acronym="PARAMSET_7_SRC_DST_CIDX" offset="16632" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_7_CCNT" acronym="PARAMSET_7_CCNT" offset="16636" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_8_OPT" acronym="PARAMSET_8_OPT" offset="16640" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_8_SRC" acronym="PARAMSET_8_SRC" offset="16644" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_8_A_B_CNT" acronym="PARAMSET_8_A_B_CNT" offset="16648" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_8_DST" acronym="PARAMSET_8_DST" offset="16652" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_8_SRC_DST_BIDX" acronym="PARAMSET_8_SRC_DST_BIDX" offset="16656" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_8_LINK_BCNTRLD" acronym="PARAMSET_8_LINK_BCNTRLD" offset="16660" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_8_SRC_DST_CIDX" acronym="PARAMSET_8_SRC_DST_CIDX" offset="16664" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_8_CCNT" acronym="PARAMSET_8_CCNT" offset="16668" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_9_OPT" acronym="PARAMSET_9_OPT" offset="16672" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_9_SRC" acronym="PARAMSET_9_SRC" offset="16676" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_9_A_B_CNT" acronym="PARAMSET_9_A_B_CNT" offset="16680" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_9_DST" acronym="PARAMSET_9_DST" offset="16684" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_9_SRC_DST_BIDX" acronym="PARAMSET_9_SRC_DST_BIDX" offset="16688" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_9_LINK_BCNTRLD" acronym="PARAMSET_9_LINK_BCNTRLD" offset="16692" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_9_SRC_DST_CIDX" acronym="PARAMSET_9_SRC_DST_CIDX" offset="16696" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_9_CCNT" acronym="PARAMSET_9_CCNT" offset="16700" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_10_OPT" acronym="PARAMSET_10_OPT" offset="16704" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_10_SRC" acronym="PARAMSET_10_SRC" offset="16708" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_10_A_B_CNT" acronym="PARAMSET_10_A_B_CNT" offset="16712" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_10_DST" acronym="PARAMSET_10_DST" offset="16716" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_10_SRC_DST_BIDX" acronym="PARAMSET_10_SRC_DST_BIDX" offset="16720" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_10_LINK_BCNTRLD" acronym="PARAMSET_10_LINK_BCNTRLD" offset="16724" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_10_SRC_DST_CIDX" acronym="PARAMSET_10_SRC_DST_CIDX" offset="16728" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_10_CCNT" acronym="PARAMSET_10_CCNT" offset="16732" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_11_OPT" acronym="PARAMSET_11_OPT" offset="16736" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_11_SRC" acronym="PARAMSET_11_SRC" offset="16740" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_11_A_B_CNT" acronym="PARAMSET_11_A_B_CNT" offset="16744" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_11_DST" acronym="PARAMSET_11_DST" offset="16748" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_11_SRC_DST_BIDX" acronym="PARAMSET_11_SRC_DST_BIDX" offset="16752" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_11_LINK_BCNTRLD" acronym="PARAMSET_11_LINK_BCNTRLD" offset="16756" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_11_SRC_DST_CIDX" acronym="PARAMSET_11_SRC_DST_CIDX" offset="16760" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_11_CCNT" acronym="PARAMSET_11_CCNT" offset="16764" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_12_OPT" acronym="PARAMSET_12_OPT" offset="16768" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_12_SRC" acronym="PARAMSET_12_SRC" offset="16772" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_12_A_B_CNT" acronym="PARAMSET_12_A_B_CNT" offset="16776" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_12_DST" acronym="PARAMSET_12_DST" offset="16780" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_12_SRC_DST_BIDX" acronym="PARAMSET_12_SRC_DST_BIDX" offset="16784" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_12_LINK_BCNTRLD" acronym="PARAMSET_12_LINK_BCNTRLD" offset="16788" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_12_SRC_DST_CIDX" acronym="PARAMSET_12_SRC_DST_CIDX" offset="16792" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_12_CCNT" acronym="PARAMSET_12_CCNT" offset="16796" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_13_OPT" acronym="PARAMSET_13_OPT" offset="16800" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_13_SRC" acronym="PARAMSET_13_SRC" offset="16804" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_13_A_B_CNT" acronym="PARAMSET_13_A_B_CNT" offset="16808" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_13_DST" acronym="PARAMSET_13_DST" offset="16812" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_13_SRC_DST_BIDX" acronym="PARAMSET_13_SRC_DST_BIDX" offset="16816" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_13_LINK_BCNTRLD" acronym="PARAMSET_13_LINK_BCNTRLD" offset="16820" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_13_SRC_DST_CIDX" acronym="PARAMSET_13_SRC_DST_CIDX" offset="16824" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_13_CCNT" acronym="PARAMSET_13_CCNT" offset="16828" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_14_OPT" acronym="PARAMSET_14_OPT" offset="16832" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_14_SRC" acronym="PARAMSET_14_SRC" offset="16836" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_14_A_B_CNT" acronym="PARAMSET_14_A_B_CNT" offset="16840" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_14_DST" acronym="PARAMSET_14_DST" offset="16844" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_14_SRC_DST_BIDX" acronym="PARAMSET_14_SRC_DST_BIDX" offset="16848" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_14_LINK_BCNTRLD" acronym="PARAMSET_14_LINK_BCNTRLD" offset="16852" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_14_SRC_DST_CIDX" acronym="PARAMSET_14_SRC_DST_CIDX" offset="16856" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_14_CCNT" acronym="PARAMSET_14_CCNT" offset="16860" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_15_OPT" acronym="PARAMSET_15_OPT" offset="16864" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_15_SRC" acronym="PARAMSET_15_SRC" offset="16868" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_15_A_B_CNT" acronym="PARAMSET_15_A_B_CNT" offset="16872" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_15_DST" acronym="PARAMSET_15_DST" offset="16876" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_15_SRC_DST_BIDX" acronym="PARAMSET_15_SRC_DST_BIDX" offset="16880" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_15_LINK_BCNTRLD" acronym="PARAMSET_15_LINK_BCNTRLD" offset="16884" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_15_SRC_DST_CIDX" acronym="PARAMSET_15_SRC_DST_CIDX" offset="16888" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_15_CCNT" acronym="PARAMSET_15_CCNT" offset="16892" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_16_OPT" acronym="PARAMSET_16_OPT" offset="16896" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_16_SRC" acronym="PARAMSET_16_SRC" offset="16900" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_16_A_B_CNT" acronym="PARAMSET_16_A_B_CNT" offset="16904" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_16_DST" acronym="PARAMSET_16_DST" offset="16908" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_16_SRC_DST_BIDX" acronym="PARAMSET_16_SRC_DST_BIDX" offset="16912" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_16_LINK_BCNTRLD" acronym="PARAMSET_16_LINK_BCNTRLD" offset="16916" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_16_SRC_DST_CIDX" acronym="PARAMSET_16_SRC_DST_CIDX" offset="16920" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_16_CCNT" acronym="PARAMSET_16_CCNT" offset="16924" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_17_OPT" acronym="PARAMSET_17_OPT" offset="16928" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_17_SRC" acronym="PARAMSET_17_SRC" offset="16932" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_17_A_B_CNT" acronym="PARAMSET_17_A_B_CNT" offset="16936" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_17_DST" acronym="PARAMSET_17_DST" offset="16940" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_17_SRC_DST_BIDX" acronym="PARAMSET_17_SRC_DST_BIDX" offset="16944" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_17_LINK_BCNTRLD" acronym="PARAMSET_17_LINK_BCNTRLD" offset="16948" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_17_SRC_DST_CIDX" acronym="PARAMSET_17_SRC_DST_CIDX" offset="16952" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_17_CCNT" acronym="PARAMSET_17_CCNT" offset="16956" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_18_OPT" acronym="PARAMSET_18_OPT" offset="16960" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_18_SRC" acronym="PARAMSET_18_SRC" offset="16964" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_18_A_B_CNT" acronym="PARAMSET_18_A_B_CNT" offset="16968" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_18_DST" acronym="PARAMSET_18_DST" offset="16972" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_18_SRC_DST_BIDX" acronym="PARAMSET_18_SRC_DST_BIDX" offset="16976" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_18_LINK_BCNTRLD" acronym="PARAMSET_18_LINK_BCNTRLD" offset="16980" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_18_SRC_DST_CIDX" acronym="PARAMSET_18_SRC_DST_CIDX" offset="16984" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_18_CCNT" acronym="PARAMSET_18_CCNT" offset="16988" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_19_OPT" acronym="PARAMSET_19_OPT" offset="16992" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_19_SRC" acronym="PARAMSET_19_SRC" offset="16996" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_19_A_B_CNT" acronym="PARAMSET_19_A_B_CNT" offset="17000" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_19_DST" acronym="PARAMSET_19_DST" offset="17004" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_19_SRC_DST_BIDX" acronym="PARAMSET_19_SRC_DST_BIDX" offset="17008" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_19_LINK_BCNTRLD" acronym="PARAMSET_19_LINK_BCNTRLD" offset="17012" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_19_SRC_DST_CIDX" acronym="PARAMSET_19_SRC_DST_CIDX" offset="17016" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_19_CCNT" acronym="PARAMSET_19_CCNT" offset="17020" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_20_OPT" acronym="PARAMSET_20_OPT" offset="17024" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_20_SRC" acronym="PARAMSET_20_SRC" offset="17028" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_20_A_B_CNT" acronym="PARAMSET_20_A_B_CNT" offset="17032" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_20_DST" acronym="PARAMSET_20_DST" offset="17036" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_20_SRC_DST_BIDX" acronym="PARAMSET_20_SRC_DST_BIDX" offset="17040" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_20_LINK_BCNTRLD" acronym="PARAMSET_20_LINK_BCNTRLD" offset="17044" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_20_SRC_DST_CIDX" acronym="PARAMSET_20_SRC_DST_CIDX" offset="17048" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_20_CCNT" acronym="PARAMSET_20_CCNT" offset="17052" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_21_OPT" acronym="PARAMSET_21_OPT" offset="17056" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_21_SRC" acronym="PARAMSET_21_SRC" offset="17060" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_21_A_B_CNT" acronym="PARAMSET_21_A_B_CNT" offset="17064" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_21_DST" acronym="PARAMSET_21_DST" offset="17068" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_21_SRC_DST_BIDX" acronym="PARAMSET_21_SRC_DST_BIDX" offset="17072" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_21_LINK_BCNTRLD" acronym="PARAMSET_21_LINK_BCNTRLD" offset="17076" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_21_SRC_DST_CIDX" acronym="PARAMSET_21_SRC_DST_CIDX" offset="17080" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_21_CCNT" acronym="PARAMSET_21_CCNT" offset="17084" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_22_OPT" acronym="PARAMSET_22_OPT" offset="17088" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_22_SRC" acronym="PARAMSET_22_SRC" offset="17092" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_22_A_B_CNT" acronym="PARAMSET_22_A_B_CNT" offset="17096" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_22_DST" acronym="PARAMSET_22_DST" offset="17100" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_22_SRC_DST_BIDX" acronym="PARAMSET_22_SRC_DST_BIDX" offset="17104" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_22_LINK_BCNTRLD" acronym="PARAMSET_22_LINK_BCNTRLD" offset="17108" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_22_SRC_DST_CIDX" acronym="PARAMSET_22_SRC_DST_CIDX" offset="17112" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_22_CCNT" acronym="PARAMSET_22_CCNT" offset="17116" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_23_OPT" acronym="PARAMSET_23_OPT" offset="17120" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_23_SRC" acronym="PARAMSET_23_SRC" offset="17124" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_23_A_B_CNT" acronym="PARAMSET_23_A_B_CNT" offset="17128" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_23_DST" acronym="PARAMSET_23_DST" offset="17132" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_23_SRC_DST_BIDX" acronym="PARAMSET_23_SRC_DST_BIDX" offset="17136" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_23_LINK_BCNTRLD" acronym="PARAMSET_23_LINK_BCNTRLD" offset="17140" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_23_SRC_DST_CIDX" acronym="PARAMSET_23_SRC_DST_CIDX" offset="17144" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_23_CCNT" acronym="PARAMSET_23_CCNT" offset="17148" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_24_OPT" acronym="PARAMSET_24_OPT" offset="17152" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_24_SRC" acronym="PARAMSET_24_SRC" offset="17156" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_24_A_B_CNT" acronym="PARAMSET_24_A_B_CNT" offset="17160" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_24_DST" acronym="PARAMSET_24_DST" offset="17164" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_24_SRC_DST_BIDX" acronym="PARAMSET_24_SRC_DST_BIDX" offset="17168" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_24_LINK_BCNTRLD" acronym="PARAMSET_24_LINK_BCNTRLD" offset="17172" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_24_SRC_DST_CIDX" acronym="PARAMSET_24_SRC_DST_CIDX" offset="17176" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_24_CCNT" acronym="PARAMSET_24_CCNT" offset="17180" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_25_OPT" acronym="PARAMSET_25_OPT" offset="17184" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_25_SRC" acronym="PARAMSET_25_SRC" offset="17188" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_25_A_B_CNT" acronym="PARAMSET_25_A_B_CNT" offset="17192" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_25_DST" acronym="PARAMSET_25_DST" offset="17196" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_25_SRC_DST_BIDX" acronym="PARAMSET_25_SRC_DST_BIDX" offset="17200" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_25_LINK_BCNTRLD" acronym="PARAMSET_25_LINK_BCNTRLD" offset="17204" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_25_SRC_DST_CIDX" acronym="PARAMSET_25_SRC_DST_CIDX" offset="17208" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_25_CCNT" acronym="PARAMSET_25_CCNT" offset="17212" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_26_OPT" acronym="PARAMSET_26_OPT" offset="17216" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_26_SRC" acronym="PARAMSET_26_SRC" offset="17220" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_26_A_B_CNT" acronym="PARAMSET_26_A_B_CNT" offset="17224" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_26_DST" acronym="PARAMSET_26_DST" offset="17228" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_26_SRC_DST_BIDX" acronym="PARAMSET_26_SRC_DST_BIDX" offset="17232" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_26_LINK_BCNTRLD" acronym="PARAMSET_26_LINK_BCNTRLD" offset="17236" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_26_SRC_DST_CIDX" acronym="PARAMSET_26_SRC_DST_CIDX" offset="17240" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_26_CCNT" acronym="PARAMSET_26_CCNT" offset="17244" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_27_OPT" acronym="PARAMSET_27_OPT" offset="17248" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_27_SRC" acronym="PARAMSET_27_SRC" offset="17252" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_27_A_B_CNT" acronym="PARAMSET_27_A_B_CNT" offset="17256" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_27_DST" acronym="PARAMSET_27_DST" offset="17260" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_27_SRC_DST_BIDX" acronym="PARAMSET_27_SRC_DST_BIDX" offset="17264" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_27_LINK_BCNTRLD" acronym="PARAMSET_27_LINK_BCNTRLD" offset="17268" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_27_SRC_DST_CIDX" acronym="PARAMSET_27_SRC_DST_CIDX" offset="17272" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_27_CCNT" acronym="PARAMSET_27_CCNT" offset="17276" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_28_OPT" acronym="PARAMSET_28_OPT" offset="17280" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_28_SRC" acronym="PARAMSET_28_SRC" offset="17284" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_28_A_B_CNT" acronym="PARAMSET_28_A_B_CNT" offset="17288" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_28_DST" acronym="PARAMSET_28_DST" offset="17292" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_28_SRC_DST_BIDX" acronym="PARAMSET_28_SRC_DST_BIDX" offset="17296" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_28_LINK_BCNTRLD" acronym="PARAMSET_28_LINK_BCNTRLD" offset="17300" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_28_SRC_DST_CIDX" acronym="PARAMSET_28_SRC_DST_CIDX" offset="17304" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_28_CCNT" acronym="PARAMSET_28_CCNT" offset="17308" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_29_OPT" acronym="PARAMSET_29_OPT" offset="17312" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_29_SRC" acronym="PARAMSET_29_SRC" offset="17316" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_29_A_B_CNT" acronym="PARAMSET_29_A_B_CNT" offset="17320" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_29_DST" acronym="PARAMSET_29_DST" offset="17324" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_29_SRC_DST_BIDX" acronym="PARAMSET_29_SRC_DST_BIDX" offset="17328" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_29_LINK_BCNTRLD" acronym="PARAMSET_29_LINK_BCNTRLD" offset="17332" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_29_SRC_DST_CIDX" acronym="PARAMSET_29_SRC_DST_CIDX" offset="17336" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_29_CCNT" acronym="PARAMSET_29_CCNT" offset="17340" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_30_OPT" acronym="PARAMSET_30_OPT" offset="17344" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_30_SRC" acronym="PARAMSET_30_SRC" offset="17348" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_30_A_B_CNT" acronym="PARAMSET_30_A_B_CNT" offset="17352" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_30_DST" acronym="PARAMSET_30_DST" offset="17356" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_30_SRC_DST_BIDX" acronym="PARAMSET_30_SRC_DST_BIDX" offset="17360" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_30_LINK_BCNTRLD" acronym="PARAMSET_30_LINK_BCNTRLD" offset="17364" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_30_SRC_DST_CIDX" acronym="PARAMSET_30_SRC_DST_CIDX" offset="17368" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_30_CCNT" acronym="PARAMSET_30_CCNT" offset="17372" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_31_OPT" acronym="PARAMSET_31_OPT" offset="17376" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_31_SRC" acronym="PARAMSET_31_SRC" offset="17380" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_31_A_B_CNT" acronym="PARAMSET_31_A_B_CNT" offset="17384" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_31_DST" acronym="PARAMSET_31_DST" offset="17388" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_31_SRC_DST_BIDX" acronym="PARAMSET_31_SRC_DST_BIDX" offset="17392" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_31_LINK_BCNTRLD" acronym="PARAMSET_31_LINK_BCNTRLD" offset="17396" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_31_SRC_DST_CIDX" acronym="PARAMSET_31_SRC_DST_CIDX" offset="17400" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_31_CCNT" acronym="PARAMSET_31_CCNT" offset="17404" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_32_OPT" acronym="PARAMSET_32_OPT" offset="17408" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_32_SRC" acronym="PARAMSET_32_SRC" offset="17412" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_32_A_B_CNT" acronym="PARAMSET_32_A_B_CNT" offset="17416" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_32_DST" acronym="PARAMSET_32_DST" offset="17420" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_32_SRC_DST_BIDX" acronym="PARAMSET_32_SRC_DST_BIDX" offset="17424" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_32_LINK_BCNTRLD" acronym="PARAMSET_32_LINK_BCNTRLD" offset="17428" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_32_SRC_DST_CIDX" acronym="PARAMSET_32_SRC_DST_CIDX" offset="17432" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_32_CCNT" acronym="PARAMSET_32_CCNT" offset="17436" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_33_OPT" acronym="PARAMSET_33_OPT" offset="17440" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_33_SRC" acronym="PARAMSET_33_SRC" offset="17444" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_33_A_B_CNT" acronym="PARAMSET_33_A_B_CNT" offset="17448" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_33_DST" acronym="PARAMSET_33_DST" offset="17452" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_33_SRC_DST_BIDX" acronym="PARAMSET_33_SRC_DST_BIDX" offset="17456" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_33_LINK_BCNTRLD" acronym="PARAMSET_33_LINK_BCNTRLD" offset="17460" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_33_SRC_DST_CIDX" acronym="PARAMSET_33_SRC_DST_CIDX" offset="17464" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_33_CCNT" acronym="PARAMSET_33_CCNT" offset="17468" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_34_OPT" acronym="PARAMSET_34_OPT" offset="17472" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_34_SRC" acronym="PARAMSET_34_SRC" offset="17476" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_34_A_B_CNT" acronym="PARAMSET_34_A_B_CNT" offset="17480" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_34_DST" acronym="PARAMSET_34_DST" offset="17484" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_34_SRC_DST_BIDX" acronym="PARAMSET_34_SRC_DST_BIDX" offset="17488" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_34_LINK_BCNTRLD" acronym="PARAMSET_34_LINK_BCNTRLD" offset="17492" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_34_SRC_DST_CIDX" acronym="PARAMSET_34_SRC_DST_CIDX" offset="17496" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_34_CCNT" acronym="PARAMSET_34_CCNT" offset="17500" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_35_OPT" acronym="PARAMSET_35_OPT" offset="17504" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_35_SRC" acronym="PARAMSET_35_SRC" offset="17508" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_35_A_B_CNT" acronym="PARAMSET_35_A_B_CNT" offset="17512" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_35_DST" acronym="PARAMSET_35_DST" offset="17516" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_35_SRC_DST_BIDX" acronym="PARAMSET_35_SRC_DST_BIDX" offset="17520" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_35_LINK_BCNTRLD" acronym="PARAMSET_35_LINK_BCNTRLD" offset="17524" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_35_SRC_DST_CIDX" acronym="PARAMSET_35_SRC_DST_CIDX" offset="17528" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_35_CCNT" acronym="PARAMSET_35_CCNT" offset="17532" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_36_OPT" acronym="PARAMSET_36_OPT" offset="17536" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_36_SRC" acronym="PARAMSET_36_SRC" offset="17540" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_36_A_B_CNT" acronym="PARAMSET_36_A_B_CNT" offset="17544" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_36_DST" acronym="PARAMSET_36_DST" offset="17548" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_36_SRC_DST_BIDX" acronym="PARAMSET_36_SRC_DST_BIDX" offset="17552" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_36_LINK_BCNTRLD" acronym="PARAMSET_36_LINK_BCNTRLD" offset="17556" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_36_SRC_DST_CIDX" acronym="PARAMSET_36_SRC_DST_CIDX" offset="17560" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_36_CCNT" acronym="PARAMSET_36_CCNT" offset="17564" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_37_OPT" acronym="PARAMSET_37_OPT" offset="17568" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_37_SRC" acronym="PARAMSET_37_SRC" offset="17572" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_37_A_B_CNT" acronym="PARAMSET_37_A_B_CNT" offset="17576" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_37_DST" acronym="PARAMSET_37_DST" offset="17580" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_37_SRC_DST_BIDX" acronym="PARAMSET_37_SRC_DST_BIDX" offset="17584" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_37_LINK_BCNTRLD" acronym="PARAMSET_37_LINK_BCNTRLD" offset="17588" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_37_SRC_DST_CIDX" acronym="PARAMSET_37_SRC_DST_CIDX" offset="17592" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_37_CCNT" acronym="PARAMSET_37_CCNT" offset="17596" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_38_OPT" acronym="PARAMSET_38_OPT" offset="17600" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_38_SRC" acronym="PARAMSET_38_SRC" offset="17604" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_38_A_B_CNT" acronym="PARAMSET_38_A_B_CNT" offset="17608" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_38_DST" acronym="PARAMSET_38_DST" offset="17612" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_38_SRC_DST_BIDX" acronym="PARAMSET_38_SRC_DST_BIDX" offset="17616" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_38_LINK_BCNTRLD" acronym="PARAMSET_38_LINK_BCNTRLD" offset="17620" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_38_SRC_DST_CIDX" acronym="PARAMSET_38_SRC_DST_CIDX" offset="17624" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_38_CCNT" acronym="PARAMSET_38_CCNT" offset="17628" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_39_OPT" acronym="PARAMSET_39_OPT" offset="17632" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_39_SRC" acronym="PARAMSET_39_SRC" offset="17636" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_39_A_B_CNT" acronym="PARAMSET_39_A_B_CNT" offset="17640" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_39_DST" acronym="PARAMSET_39_DST" offset="17644" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_39_SRC_DST_BIDX" acronym="PARAMSET_39_SRC_DST_BIDX" offset="17648" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_39_LINK_BCNTRLD" acronym="PARAMSET_39_LINK_BCNTRLD" offset="17652" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_39_SRC_DST_CIDX" acronym="PARAMSET_39_SRC_DST_CIDX" offset="17656" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_39_CCNT" acronym="PARAMSET_39_CCNT" offset="17660" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_40_OPT" acronym="PARAMSET_40_OPT" offset="17664" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_40_SRC" acronym="PARAMSET_40_SRC" offset="17668" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_40_A_B_CNT" acronym="PARAMSET_40_A_B_CNT" offset="17672" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_40_DST" acronym="PARAMSET_40_DST" offset="17676" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_40_SRC_DST_BIDX" acronym="PARAMSET_40_SRC_DST_BIDX" offset="17680" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_40_LINK_BCNTRLD" acronym="PARAMSET_40_LINK_BCNTRLD" offset="17684" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_40_SRC_DST_CIDX" acronym="PARAMSET_40_SRC_DST_CIDX" offset="17688" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_40_CCNT" acronym="PARAMSET_40_CCNT" offset="17692" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_41_OPT" acronym="PARAMSET_41_OPT" offset="17696" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_41_SRC" acronym="PARAMSET_41_SRC" offset="17700" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_41_A_B_CNT" acronym="PARAMSET_41_A_B_CNT" offset="17704" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_41_DST" acronym="PARAMSET_41_DST" offset="17708" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_41_SRC_DST_BIDX" acronym="PARAMSET_41_SRC_DST_BIDX" offset="17712" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_41_LINK_BCNTRLD" acronym="PARAMSET_41_LINK_BCNTRLD" offset="17716" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_41_SRC_DST_CIDX" acronym="PARAMSET_41_SRC_DST_CIDX" offset="17720" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_41_CCNT" acronym="PARAMSET_41_CCNT" offset="17724" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_42_OPT" acronym="PARAMSET_42_OPT" offset="17728" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_42_SRC" acronym="PARAMSET_42_SRC" offset="17732" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_42_A_B_CNT" acronym="PARAMSET_42_A_B_CNT" offset="17736" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_42_DST" acronym="PARAMSET_42_DST" offset="17740" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_42_SRC_DST_BIDX" acronym="PARAMSET_42_SRC_DST_BIDX" offset="17744" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_42_LINK_BCNTRLD" acronym="PARAMSET_42_LINK_BCNTRLD" offset="17748" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_42_SRC_DST_CIDX" acronym="PARAMSET_42_SRC_DST_CIDX" offset="17752" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_42_CCNT" acronym="PARAMSET_42_CCNT" offset="17756" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_43_OPT" acronym="PARAMSET_43_OPT" offset="17760" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_43_SRC" acronym="PARAMSET_43_SRC" offset="17764" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_43_A_B_CNT" acronym="PARAMSET_43_A_B_CNT" offset="17768" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_43_DST" acronym="PARAMSET_43_DST" offset="17772" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_43_SRC_DST_BIDX" acronym="PARAMSET_43_SRC_DST_BIDX" offset="17776" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_43_LINK_BCNTRLD" acronym="PARAMSET_43_LINK_BCNTRLD" offset="17780" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_43_SRC_DST_CIDX" acronym="PARAMSET_43_SRC_DST_CIDX" offset="17784" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_43_CCNT" acronym="PARAMSET_43_CCNT" offset="17788" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_44_OPT" acronym="PARAMSET_44_OPT" offset="17792" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_44_SRC" acronym="PARAMSET_44_SRC" offset="17796" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_44_A_B_CNT" acronym="PARAMSET_44_A_B_CNT" offset="17800" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_44_DST" acronym="PARAMSET_44_DST" offset="17804" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_44_SRC_DST_BIDX" acronym="PARAMSET_44_SRC_DST_BIDX" offset="17808" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_44_LINK_BCNTRLD" acronym="PARAMSET_44_LINK_BCNTRLD" offset="17812" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_44_SRC_DST_CIDX" acronym="PARAMSET_44_SRC_DST_CIDX" offset="17816" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_44_CCNT" acronym="PARAMSET_44_CCNT" offset="17820" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_45_OPT" acronym="PARAMSET_45_OPT" offset="17824" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_45_SRC" acronym="PARAMSET_45_SRC" offset="17828" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_45_A_B_CNT" acronym="PARAMSET_45_A_B_CNT" offset="17832" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_45_DST" acronym="PARAMSET_45_DST" offset="17836" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_45_SRC_DST_BIDX" acronym="PARAMSET_45_SRC_DST_BIDX" offset="17840" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_45_LINK_BCNTRLD" acronym="PARAMSET_45_LINK_BCNTRLD" offset="17844" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_45_SRC_DST_CIDX" acronym="PARAMSET_45_SRC_DST_CIDX" offset="17848" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_45_CCNT" acronym="PARAMSET_45_CCNT" offset="17852" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_46_OPT" acronym="PARAMSET_46_OPT" offset="17856" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_46_SRC" acronym="PARAMSET_46_SRC" offset="17860" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_46_A_B_CNT" acronym="PARAMSET_46_A_B_CNT" offset="17864" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_46_DST" acronym="PARAMSET_46_DST" offset="17868" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_46_SRC_DST_BIDX" acronym="PARAMSET_46_SRC_DST_BIDX" offset="17872" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_46_LINK_BCNTRLD" acronym="PARAMSET_46_LINK_BCNTRLD" offset="17876" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_46_SRC_DST_CIDX" acronym="PARAMSET_46_SRC_DST_CIDX" offset="17880" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_46_CCNT" acronym="PARAMSET_46_CCNT" offset="17884" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_47_OPT" acronym="PARAMSET_47_OPT" offset="17888" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_47_SRC" acronym="PARAMSET_47_SRC" offset="17892" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_47_A_B_CNT" acronym="PARAMSET_47_A_B_CNT" offset="17896" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_47_DST" acronym="PARAMSET_47_DST" offset="17900" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_47_SRC_DST_BIDX" acronym="PARAMSET_47_SRC_DST_BIDX" offset="17904" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_47_LINK_BCNTRLD" acronym="PARAMSET_47_LINK_BCNTRLD" offset="17908" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_47_SRC_DST_CIDX" acronym="PARAMSET_47_SRC_DST_CIDX" offset="17912" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_47_CCNT" acronym="PARAMSET_47_CCNT" offset="17916" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_48_OPT" acronym="PARAMSET_48_OPT" offset="17920" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_48_SRC" acronym="PARAMSET_48_SRC" offset="17924" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_48_A_B_CNT" acronym="PARAMSET_48_A_B_CNT" offset="17928" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_48_DST" acronym="PARAMSET_48_DST" offset="17932" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_48_SRC_DST_BIDX" acronym="PARAMSET_48_SRC_DST_BIDX" offset="17936" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_48_LINK_BCNTRLD" acronym="PARAMSET_48_LINK_BCNTRLD" offset="17940" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_48_SRC_DST_CIDX" acronym="PARAMSET_48_SRC_DST_CIDX" offset="17944" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_48_CCNT" acronym="PARAMSET_48_CCNT" offset="17948" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_49_OPT" acronym="PARAMSET_49_OPT" offset="17952" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_49_SRC" acronym="PARAMSET_49_SRC" offset="17956" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_49_A_B_CNT" acronym="PARAMSET_49_A_B_CNT" offset="17960" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_49_DST" acronym="PARAMSET_49_DST" offset="17964" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_49_SRC_DST_BIDX" acronym="PARAMSET_49_SRC_DST_BIDX" offset="17968" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_49_LINK_BCNTRLD" acronym="PARAMSET_49_LINK_BCNTRLD" offset="17972" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_49_SRC_DST_CIDX" acronym="PARAMSET_49_SRC_DST_CIDX" offset="17976" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_49_CCNT" acronym="PARAMSET_49_CCNT" offset="17980" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_50_OPT" acronym="PARAMSET_50_OPT" offset="17984" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_50_SRC" acronym="PARAMSET_50_SRC" offset="17988" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_50_A_B_CNT" acronym="PARAMSET_50_A_B_CNT" offset="17992" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_50_DST" acronym="PARAMSET_50_DST" offset="17996" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_50_SRC_DST_BIDX" acronym="PARAMSET_50_SRC_DST_BIDX" offset="18000" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_50_LINK_BCNTRLD" acronym="PARAMSET_50_LINK_BCNTRLD" offset="18004" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_50_SRC_DST_CIDX" acronym="PARAMSET_50_SRC_DST_CIDX" offset="18008" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_50_CCNT" acronym="PARAMSET_50_CCNT" offset="18012" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_51_OPT" acronym="PARAMSET_51_OPT" offset="18016" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_51_SRC" acronym="PARAMSET_51_SRC" offset="18020" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_51_A_B_CNT" acronym="PARAMSET_51_A_B_CNT" offset="18024" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_51_DST" acronym="PARAMSET_51_DST" offset="18028" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_51_SRC_DST_BIDX" acronym="PARAMSET_51_SRC_DST_BIDX" offset="18032" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_51_LINK_BCNTRLD" acronym="PARAMSET_51_LINK_BCNTRLD" offset="18036" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_51_SRC_DST_CIDX" acronym="PARAMSET_51_SRC_DST_CIDX" offset="18040" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_51_CCNT" acronym="PARAMSET_51_CCNT" offset="18044" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_52_OPT" acronym="PARAMSET_52_OPT" offset="18048" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_52_SRC" acronym="PARAMSET_52_SRC" offset="18052" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_52_A_B_CNT" acronym="PARAMSET_52_A_B_CNT" offset="18056" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_52_DST" acronym="PARAMSET_52_DST" offset="18060" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_52_SRC_DST_BIDX" acronym="PARAMSET_52_SRC_DST_BIDX" offset="18064" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_52_LINK_BCNTRLD" acronym="PARAMSET_52_LINK_BCNTRLD" offset="18068" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_52_SRC_DST_CIDX" acronym="PARAMSET_52_SRC_DST_CIDX" offset="18072" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_52_CCNT" acronym="PARAMSET_52_CCNT" offset="18076" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_53_OPT" acronym="PARAMSET_53_OPT" offset="18080" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_53_SRC" acronym="PARAMSET_53_SRC" offset="18084" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_53_A_B_CNT" acronym="PARAMSET_53_A_B_CNT" offset="18088" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_53_DST" acronym="PARAMSET_53_DST" offset="18092" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_53_SRC_DST_BIDX" acronym="PARAMSET_53_SRC_DST_BIDX" offset="18096" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_53_LINK_BCNTRLD" acronym="PARAMSET_53_LINK_BCNTRLD" offset="18100" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_53_SRC_DST_CIDX" acronym="PARAMSET_53_SRC_DST_CIDX" offset="18104" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_53_CCNT" acronym="PARAMSET_53_CCNT" offset="18108" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_54_OPT" acronym="PARAMSET_54_OPT" offset="18112" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_54_SRC" acronym="PARAMSET_54_SRC" offset="18116" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_54_A_B_CNT" acronym="PARAMSET_54_A_B_CNT" offset="18120" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_54_DST" acronym="PARAMSET_54_DST" offset="18124" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_54_SRC_DST_BIDX" acronym="PARAMSET_54_SRC_DST_BIDX" offset="18128" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_54_LINK_BCNTRLD" acronym="PARAMSET_54_LINK_BCNTRLD" offset="18132" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_54_SRC_DST_CIDX" acronym="PARAMSET_54_SRC_DST_CIDX" offset="18136" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_54_CCNT" acronym="PARAMSET_54_CCNT" offset="18140" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_55_OPT" acronym="PARAMSET_55_OPT" offset="18144" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_55_SRC" acronym="PARAMSET_55_SRC" offset="18148" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_55_A_B_CNT" acronym="PARAMSET_55_A_B_CNT" offset="18152" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_55_DST" acronym="PARAMSET_55_DST" offset="18156" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_55_SRC_DST_BIDX" acronym="PARAMSET_55_SRC_DST_BIDX" offset="18160" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_55_LINK_BCNTRLD" acronym="PARAMSET_55_LINK_BCNTRLD" offset="18164" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_55_SRC_DST_CIDX" acronym="PARAMSET_55_SRC_DST_CIDX" offset="18168" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_55_CCNT" acronym="PARAMSET_55_CCNT" offset="18172" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_56_OPT" acronym="PARAMSET_56_OPT" offset="18176" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_56_SRC" acronym="PARAMSET_56_SRC" offset="18180" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_56_A_B_CNT" acronym="PARAMSET_56_A_B_CNT" offset="18184" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_56_DST" acronym="PARAMSET_56_DST" offset="18188" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_56_SRC_DST_BIDX" acronym="PARAMSET_56_SRC_DST_BIDX" offset="18192" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_56_LINK_BCNTRLD" acronym="PARAMSET_56_LINK_BCNTRLD" offset="18196" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_56_SRC_DST_CIDX" acronym="PARAMSET_56_SRC_DST_CIDX" offset="18200" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_56_CCNT" acronym="PARAMSET_56_CCNT" offset="18204" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_57_OPT" acronym="PARAMSET_57_OPT" offset="18208" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_57_SRC" acronym="PARAMSET_57_SRC" offset="18212" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_57_A_B_CNT" acronym="PARAMSET_57_A_B_CNT" offset="18216" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_57_DST" acronym="PARAMSET_57_DST" offset="18220" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_57_SRC_DST_BIDX" acronym="PARAMSET_57_SRC_DST_BIDX" offset="18224" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_57_LINK_BCNTRLD" acronym="PARAMSET_57_LINK_BCNTRLD" offset="18228" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_57_SRC_DST_CIDX" acronym="PARAMSET_57_SRC_DST_CIDX" offset="18232" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_57_CCNT" acronym="PARAMSET_57_CCNT" offset="18236" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_58_OPT" acronym="PARAMSET_58_OPT" offset="18240" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_58_SRC" acronym="PARAMSET_58_SRC" offset="18244" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_58_A_B_CNT" acronym="PARAMSET_58_A_B_CNT" offset="18248" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_58_DST" acronym="PARAMSET_58_DST" offset="18252" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_58_SRC_DST_BIDX" acronym="PARAMSET_58_SRC_DST_BIDX" offset="18256" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_58_LINK_BCNTRLD" acronym="PARAMSET_58_LINK_BCNTRLD" offset="18260" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_58_SRC_DST_CIDX" acronym="PARAMSET_58_SRC_DST_CIDX" offset="18264" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_58_CCNT" acronym="PARAMSET_58_CCNT" offset="18268" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_59_OPT" acronym="PARAMSET_59_OPT" offset="18272" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_59_SRC" acronym="PARAMSET_59_SRC" offset="18276" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_59_A_B_CNT" acronym="PARAMSET_59_A_B_CNT" offset="18280" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_59_DST" acronym="PARAMSET_59_DST" offset="18284" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_59_SRC_DST_BIDX" acronym="PARAMSET_59_SRC_DST_BIDX" offset="18288" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_59_LINK_BCNTRLD" acronym="PARAMSET_59_LINK_BCNTRLD" offset="18292" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_59_SRC_DST_CIDX" acronym="PARAMSET_59_SRC_DST_CIDX" offset="18296" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_59_CCNT" acronym="PARAMSET_59_CCNT" offset="18300" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_60_OPT" acronym="PARAMSET_60_OPT" offset="18304" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_60_SRC" acronym="PARAMSET_60_SRC" offset="18308" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_60_A_B_CNT" acronym="PARAMSET_60_A_B_CNT" offset="18312" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_60_DST" acronym="PARAMSET_60_DST" offset="18316" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_60_SRC_DST_BIDX" acronym="PARAMSET_60_SRC_DST_BIDX" offset="18320" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_60_LINK_BCNTRLD" acronym="PARAMSET_60_LINK_BCNTRLD" offset="18324" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_60_SRC_DST_CIDX" acronym="PARAMSET_60_SRC_DST_CIDX" offset="18328" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_60_CCNT" acronym="PARAMSET_60_CCNT" offset="18332" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_61_OPT" acronym="PARAMSET_61_OPT" offset="18336" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_61_SRC" acronym="PARAMSET_61_SRC" offset="18340" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_61_A_B_CNT" acronym="PARAMSET_61_A_B_CNT" offset="18344" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_61_DST" acronym="PARAMSET_61_DST" offset="18348" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_61_SRC_DST_BIDX" acronym="PARAMSET_61_SRC_DST_BIDX" offset="18352" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_61_LINK_BCNTRLD" acronym="PARAMSET_61_LINK_BCNTRLD" offset="18356" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_61_SRC_DST_CIDX" acronym="PARAMSET_61_SRC_DST_CIDX" offset="18360" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_61_CCNT" acronym="PARAMSET_61_CCNT" offset="18364" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_62_OPT" acronym="PARAMSET_62_OPT" offset="18368" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_62_SRC" acronym="PARAMSET_62_SRC" offset="18372" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_62_A_B_CNT" acronym="PARAMSET_62_A_B_CNT" offset="18376" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_62_DST" acronym="PARAMSET_62_DST" offset="18380" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_62_SRC_DST_BIDX" acronym="PARAMSET_62_SRC_DST_BIDX" offset="18384" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_62_LINK_BCNTRLD" acronym="PARAMSET_62_LINK_BCNTRLD" offset="18388" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_62_SRC_DST_CIDX" acronym="PARAMSET_62_SRC_DST_CIDX" offset="18392" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_62_CCNT" acronym="PARAMSET_62_CCNT" offset="18396" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_63_OPT" acronym="PARAMSET_63_OPT" offset="18400" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_63_SRC" acronym="PARAMSET_63_SRC" offset="18404" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_63_A_B_CNT" acronym="PARAMSET_63_A_B_CNT" offset="18408" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_63_DST" acronym="PARAMSET_63_DST" offset="18412" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_63_SRC_DST_BIDX" acronym="PARAMSET_63_SRC_DST_BIDX" offset="18416" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_63_LINK_BCNTRLD" acronym="PARAMSET_63_LINK_BCNTRLD" offset="18420" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_63_SRC_DST_CIDX" acronym="PARAMSET_63_SRC_DST_CIDX" offset="18424" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_63_CCNT" acronym="PARAMSET_63_CCNT" offset="18428" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_64_OPT" acronym="PARAMSET_64_OPT" offset="18432" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_64_SRC" acronym="PARAMSET_64_SRC" offset="18436" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_64_A_B_CNT" acronym="PARAMSET_64_A_B_CNT" offset="18440" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_64_DST" acronym="PARAMSET_64_DST" offset="18444" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_64_SRC_DST_BIDX" acronym="PARAMSET_64_SRC_DST_BIDX" offset="18448" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_64_LINK_BCNTRLD" acronym="PARAMSET_64_LINK_BCNTRLD" offset="18452" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_64_SRC_DST_CIDX" acronym="PARAMSET_64_SRC_DST_CIDX" offset="18456" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_64_CCNT" acronym="PARAMSET_64_CCNT" offset="18460" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_65_OPT" acronym="PARAMSET_65_OPT" offset="18464" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_65_SRC" acronym="PARAMSET_65_SRC" offset="18468" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_65_A_B_CNT" acronym="PARAMSET_65_A_B_CNT" offset="18472" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_65_DST" acronym="PARAMSET_65_DST" offset="18476" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_65_SRC_DST_BIDX" acronym="PARAMSET_65_SRC_DST_BIDX" offset="18480" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_65_LINK_BCNTRLD" acronym="PARAMSET_65_LINK_BCNTRLD" offset="18484" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_65_SRC_DST_CIDX" acronym="PARAMSET_65_SRC_DST_CIDX" offset="18488" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_65_CCNT" acronym="PARAMSET_65_CCNT" offset="18492" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_66_OPT" acronym="PARAMSET_66_OPT" offset="18496" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_66_SRC" acronym="PARAMSET_66_SRC" offset="18500" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_66_A_B_CNT" acronym="PARAMSET_66_A_B_CNT" offset="18504" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_66_DST" acronym="PARAMSET_66_DST" offset="18508" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_66_SRC_DST_BIDX" acronym="PARAMSET_66_SRC_DST_BIDX" offset="18512" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_66_LINK_BCNTRLD" acronym="PARAMSET_66_LINK_BCNTRLD" offset="18516" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_66_SRC_DST_CIDX" acronym="PARAMSET_66_SRC_DST_CIDX" offset="18520" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_66_CCNT" acronym="PARAMSET_66_CCNT" offset="18524" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_67_OPT" acronym="PARAMSET_67_OPT" offset="18528" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_67_SRC" acronym="PARAMSET_67_SRC" offset="18532" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_67_A_B_CNT" acronym="PARAMSET_67_A_B_CNT" offset="18536" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_67_DST" acronym="PARAMSET_67_DST" offset="18540" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_67_SRC_DST_BIDX" acronym="PARAMSET_67_SRC_DST_BIDX" offset="18544" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_67_LINK_BCNTRLD" acronym="PARAMSET_67_LINK_BCNTRLD" offset="18548" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_67_SRC_DST_CIDX" acronym="PARAMSET_67_SRC_DST_CIDX" offset="18552" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_67_CCNT" acronym="PARAMSET_67_CCNT" offset="18556" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_68_OPT" acronym="PARAMSET_68_OPT" offset="18560" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_68_SRC" acronym="PARAMSET_68_SRC" offset="18564" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_68_A_B_CNT" acronym="PARAMSET_68_A_B_CNT" offset="18568" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_68_DST" acronym="PARAMSET_68_DST" offset="18572" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_68_SRC_DST_BIDX" acronym="PARAMSET_68_SRC_DST_BIDX" offset="18576" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_68_LINK_BCNTRLD" acronym="PARAMSET_68_LINK_BCNTRLD" offset="18580" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_68_SRC_DST_CIDX" acronym="PARAMSET_68_SRC_DST_CIDX" offset="18584" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_68_CCNT" acronym="PARAMSET_68_CCNT" offset="18588" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_69_OPT" acronym="PARAMSET_69_OPT" offset="18592" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_69_SRC" acronym="PARAMSET_69_SRC" offset="18596" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_69_A_B_CNT" acronym="PARAMSET_69_A_B_CNT" offset="18600" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_69_DST" acronym="PARAMSET_69_DST" offset="18604" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_69_SRC_DST_BIDX" acronym="PARAMSET_69_SRC_DST_BIDX" offset="18608" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_69_LINK_BCNTRLD" acronym="PARAMSET_69_LINK_BCNTRLD" offset="18612" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_69_SRC_DST_CIDX" acronym="PARAMSET_69_SRC_DST_CIDX" offset="18616" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_69_CCNT" acronym="PARAMSET_69_CCNT" offset="18620" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_70_OPT" acronym="PARAMSET_70_OPT" offset="18624" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_70_SRC" acronym="PARAMSET_70_SRC" offset="18628" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_70_A_B_CNT" acronym="PARAMSET_70_A_B_CNT" offset="18632" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_70_DST" acronym="PARAMSET_70_DST" offset="18636" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_70_SRC_DST_BIDX" acronym="PARAMSET_70_SRC_DST_BIDX" offset="18640" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_70_LINK_BCNTRLD" acronym="PARAMSET_70_LINK_BCNTRLD" offset="18644" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_70_SRC_DST_CIDX" acronym="PARAMSET_70_SRC_DST_CIDX" offset="18648" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_70_CCNT" acronym="PARAMSET_70_CCNT" offset="18652" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_71_OPT" acronym="PARAMSET_71_OPT" offset="18656" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_71_SRC" acronym="PARAMSET_71_SRC" offset="18660" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_71_A_B_CNT" acronym="PARAMSET_71_A_B_CNT" offset="18664" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_71_DST" acronym="PARAMSET_71_DST" offset="18668" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_71_SRC_DST_BIDX" acronym="PARAMSET_71_SRC_DST_BIDX" offset="18672" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_71_LINK_BCNTRLD" acronym="PARAMSET_71_LINK_BCNTRLD" offset="18676" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_71_SRC_DST_CIDX" acronym="PARAMSET_71_SRC_DST_CIDX" offset="18680" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_71_CCNT" acronym="PARAMSET_71_CCNT" offset="18684" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_72_OPT" acronym="PARAMSET_72_OPT" offset="18688" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_72_SRC" acronym="PARAMSET_72_SRC" offset="18692" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_72_A_B_CNT" acronym="PARAMSET_72_A_B_CNT" offset="18696" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_72_DST" acronym="PARAMSET_72_DST" offset="18700" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_72_SRC_DST_BIDX" acronym="PARAMSET_72_SRC_DST_BIDX" offset="18704" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_72_LINK_BCNTRLD" acronym="PARAMSET_72_LINK_BCNTRLD" offset="18708" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_72_SRC_DST_CIDX" acronym="PARAMSET_72_SRC_DST_CIDX" offset="18712" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_72_CCNT" acronym="PARAMSET_72_CCNT" offset="18716" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_73_OPT" acronym="PARAMSET_73_OPT" offset="18720" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_73_SRC" acronym="PARAMSET_73_SRC" offset="18724" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_73_A_B_CNT" acronym="PARAMSET_73_A_B_CNT" offset="18728" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_73_DST" acronym="PARAMSET_73_DST" offset="18732" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_73_SRC_DST_BIDX" acronym="PARAMSET_73_SRC_DST_BIDX" offset="18736" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_73_LINK_BCNTRLD" acronym="PARAMSET_73_LINK_BCNTRLD" offset="18740" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_73_SRC_DST_CIDX" acronym="PARAMSET_73_SRC_DST_CIDX" offset="18744" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_73_CCNT" acronym="PARAMSET_73_CCNT" offset="18748" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_74_OPT" acronym="PARAMSET_74_OPT" offset="18752" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_74_SRC" acronym="PARAMSET_74_SRC" offset="18756" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_74_A_B_CNT" acronym="PARAMSET_74_A_B_CNT" offset="18760" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_74_DST" acronym="PARAMSET_74_DST" offset="18764" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_74_SRC_DST_BIDX" acronym="PARAMSET_74_SRC_DST_BIDX" offset="18768" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_74_LINK_BCNTRLD" acronym="PARAMSET_74_LINK_BCNTRLD" offset="18772" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_74_SRC_DST_CIDX" acronym="PARAMSET_74_SRC_DST_CIDX" offset="18776" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_74_CCNT" acronym="PARAMSET_74_CCNT" offset="18780" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_75_OPT" acronym="PARAMSET_75_OPT" offset="18784" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_75_SRC" acronym="PARAMSET_75_SRC" offset="18788" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_75_A_B_CNT" acronym="PARAMSET_75_A_B_CNT" offset="18792" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_75_DST" acronym="PARAMSET_75_DST" offset="18796" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_75_SRC_DST_BIDX" acronym="PARAMSET_75_SRC_DST_BIDX" offset="18800" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_75_LINK_BCNTRLD" acronym="PARAMSET_75_LINK_BCNTRLD" offset="18804" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_75_SRC_DST_CIDX" acronym="PARAMSET_75_SRC_DST_CIDX" offset="18808" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_75_CCNT" acronym="PARAMSET_75_CCNT" offset="18812" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_76_OPT" acronym="PARAMSET_76_OPT" offset="18816" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_76_SRC" acronym="PARAMSET_76_SRC" offset="18820" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_76_A_B_CNT" acronym="PARAMSET_76_A_B_CNT" offset="18824" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_76_DST" acronym="PARAMSET_76_DST" offset="18828" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_76_SRC_DST_BIDX" acronym="PARAMSET_76_SRC_DST_BIDX" offset="18832" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_76_LINK_BCNTRLD" acronym="PARAMSET_76_LINK_BCNTRLD" offset="18836" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_76_SRC_DST_CIDX" acronym="PARAMSET_76_SRC_DST_CIDX" offset="18840" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_76_CCNT" acronym="PARAMSET_76_CCNT" offset="18844" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_77_OPT" acronym="PARAMSET_77_OPT" offset="18848" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_77_SRC" acronym="PARAMSET_77_SRC" offset="18852" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_77_A_B_CNT" acronym="PARAMSET_77_A_B_CNT" offset="18856" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_77_DST" acronym="PARAMSET_77_DST" offset="18860" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_77_SRC_DST_BIDX" acronym="PARAMSET_77_SRC_DST_BIDX" offset="18864" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_77_LINK_BCNTRLD" acronym="PARAMSET_77_LINK_BCNTRLD" offset="18868" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_77_SRC_DST_CIDX" acronym="PARAMSET_77_SRC_DST_CIDX" offset="18872" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_77_CCNT" acronym="PARAMSET_77_CCNT" offset="18876" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_78_OPT" acronym="PARAMSET_78_OPT" offset="18880" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_78_SRC" acronym="PARAMSET_78_SRC" offset="18884" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_78_A_B_CNT" acronym="PARAMSET_78_A_B_CNT" offset="18888" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_78_DST" acronym="PARAMSET_78_DST" offset="18892" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_78_SRC_DST_BIDX" acronym="PARAMSET_78_SRC_DST_BIDX" offset="18896" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_78_LINK_BCNTRLD" acronym="PARAMSET_78_LINK_BCNTRLD" offset="18900" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_78_SRC_DST_CIDX" acronym="PARAMSET_78_SRC_DST_CIDX" offset="18904" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_78_CCNT" acronym="PARAMSET_78_CCNT" offset="18908" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_79_OPT" acronym="PARAMSET_79_OPT" offset="18912" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_79_SRC" acronym="PARAMSET_79_SRC" offset="18916" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_79_A_B_CNT" acronym="PARAMSET_79_A_B_CNT" offset="18920" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_79_DST" acronym="PARAMSET_79_DST" offset="18924" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_79_SRC_DST_BIDX" acronym="PARAMSET_79_SRC_DST_BIDX" offset="18928" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_79_LINK_BCNTRLD" acronym="PARAMSET_79_LINK_BCNTRLD" offset="18932" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_79_SRC_DST_CIDX" acronym="PARAMSET_79_SRC_DST_CIDX" offset="18936" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_79_CCNT" acronym="PARAMSET_79_CCNT" offset="18940" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_80_OPT" acronym="PARAMSET_80_OPT" offset="18944" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_80_SRC" acronym="PARAMSET_80_SRC" offset="18948" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_80_A_B_CNT" acronym="PARAMSET_80_A_B_CNT" offset="18952" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_80_DST" acronym="PARAMSET_80_DST" offset="18956" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_80_SRC_DST_BIDX" acronym="PARAMSET_80_SRC_DST_BIDX" offset="18960" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_80_LINK_BCNTRLD" acronym="PARAMSET_80_LINK_BCNTRLD" offset="18964" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_80_SRC_DST_CIDX" acronym="PARAMSET_80_SRC_DST_CIDX" offset="18968" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_80_CCNT" acronym="PARAMSET_80_CCNT" offset="18972" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_81_OPT" acronym="PARAMSET_81_OPT" offset="18976" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_81_SRC" acronym="PARAMSET_81_SRC" offset="18980" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_81_A_B_CNT" acronym="PARAMSET_81_A_B_CNT" offset="18984" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_81_DST" acronym="PARAMSET_81_DST" offset="18988" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_81_SRC_DST_BIDX" acronym="PARAMSET_81_SRC_DST_BIDX" offset="18992" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_81_LINK_BCNTRLD" acronym="PARAMSET_81_LINK_BCNTRLD" offset="18996" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_81_SRC_DST_CIDX" acronym="PARAMSET_81_SRC_DST_CIDX" offset="19000" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_81_CCNT" acronym="PARAMSET_81_CCNT" offset="19004" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_82_OPT" acronym="PARAMSET_82_OPT" offset="19008" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_82_SRC" acronym="PARAMSET_82_SRC" offset="19012" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_82_A_B_CNT" acronym="PARAMSET_82_A_B_CNT" offset="19016" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_82_DST" acronym="PARAMSET_82_DST" offset="19020" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_82_SRC_DST_BIDX" acronym="PARAMSET_82_SRC_DST_BIDX" offset="19024" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_82_LINK_BCNTRLD" acronym="PARAMSET_82_LINK_BCNTRLD" offset="19028" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_82_SRC_DST_CIDX" acronym="PARAMSET_82_SRC_DST_CIDX" offset="19032" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_82_CCNT" acronym="PARAMSET_82_CCNT" offset="19036" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_83_OPT" acronym="PARAMSET_83_OPT" offset="19040" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_83_SRC" acronym="PARAMSET_83_SRC" offset="19044" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_83_A_B_CNT" acronym="PARAMSET_83_A_B_CNT" offset="19048" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_83_DST" acronym="PARAMSET_83_DST" offset="19052" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_83_SRC_DST_BIDX" acronym="PARAMSET_83_SRC_DST_BIDX" offset="19056" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_83_LINK_BCNTRLD" acronym="PARAMSET_83_LINK_BCNTRLD" offset="19060" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_83_SRC_DST_CIDX" acronym="PARAMSET_83_SRC_DST_CIDX" offset="19064" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_83_CCNT" acronym="PARAMSET_83_CCNT" offset="19068" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_84_OPT" acronym="PARAMSET_84_OPT" offset="19072" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_84_SRC" acronym="PARAMSET_84_SRC" offset="19076" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_84_A_B_CNT" acronym="PARAMSET_84_A_B_CNT" offset="19080" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_84_DST" acronym="PARAMSET_84_DST" offset="19084" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_84_SRC_DST_BIDX" acronym="PARAMSET_84_SRC_DST_BIDX" offset="19088" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_84_LINK_BCNTRLD" acronym="PARAMSET_84_LINK_BCNTRLD" offset="19092" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_84_SRC_DST_CIDX" acronym="PARAMSET_84_SRC_DST_CIDX" offset="19096" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_84_CCNT" acronym="PARAMSET_84_CCNT" offset="19100" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_85_OPT" acronym="PARAMSET_85_OPT" offset="19104" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_85_SRC" acronym="PARAMSET_85_SRC" offset="19108" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_85_A_B_CNT" acronym="PARAMSET_85_A_B_CNT" offset="19112" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_85_DST" acronym="PARAMSET_85_DST" offset="19116" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_85_SRC_DST_BIDX" acronym="PARAMSET_85_SRC_DST_BIDX" offset="19120" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_85_LINK_BCNTRLD" acronym="PARAMSET_85_LINK_BCNTRLD" offset="19124" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_85_SRC_DST_CIDX" acronym="PARAMSET_85_SRC_DST_CIDX" offset="19128" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_85_CCNT" acronym="PARAMSET_85_CCNT" offset="19132" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_86_OPT" acronym="PARAMSET_86_OPT" offset="19136" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_86_SRC" acronym="PARAMSET_86_SRC" offset="19140" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_86_A_B_CNT" acronym="PARAMSET_86_A_B_CNT" offset="19144" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_86_DST" acronym="PARAMSET_86_DST" offset="19148" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_86_SRC_DST_BIDX" acronym="PARAMSET_86_SRC_DST_BIDX" offset="19152" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_86_LINK_BCNTRLD" acronym="PARAMSET_86_LINK_BCNTRLD" offset="19156" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_86_SRC_DST_CIDX" acronym="PARAMSET_86_SRC_DST_CIDX" offset="19160" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_86_CCNT" acronym="PARAMSET_86_CCNT" offset="19164" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_87_OPT" acronym="PARAMSET_87_OPT" offset="19168" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_87_SRC" acronym="PARAMSET_87_SRC" offset="19172" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_87_A_B_CNT" acronym="PARAMSET_87_A_B_CNT" offset="19176" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_87_DST" acronym="PARAMSET_87_DST" offset="19180" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_87_SRC_DST_BIDX" acronym="PARAMSET_87_SRC_DST_BIDX" offset="19184" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_87_LINK_BCNTRLD" acronym="PARAMSET_87_LINK_BCNTRLD" offset="19188" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_87_SRC_DST_CIDX" acronym="PARAMSET_87_SRC_DST_CIDX" offset="19192" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_87_CCNT" acronym="PARAMSET_87_CCNT" offset="19196" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_88_OPT" acronym="PARAMSET_88_OPT" offset="19200" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_88_SRC" acronym="PARAMSET_88_SRC" offset="19204" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_88_A_B_CNT" acronym="PARAMSET_88_A_B_CNT" offset="19208" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_88_DST" acronym="PARAMSET_88_DST" offset="19212" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_88_SRC_DST_BIDX" acronym="PARAMSET_88_SRC_DST_BIDX" offset="19216" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_88_LINK_BCNTRLD" acronym="PARAMSET_88_LINK_BCNTRLD" offset="19220" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_88_SRC_DST_CIDX" acronym="PARAMSET_88_SRC_DST_CIDX" offset="19224" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_88_CCNT" acronym="PARAMSET_88_CCNT" offset="19228" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_89_OPT" acronym="PARAMSET_89_OPT" offset="19232" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_89_SRC" acronym="PARAMSET_89_SRC" offset="19236" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_89_A_B_CNT" acronym="PARAMSET_89_A_B_CNT" offset="19240" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_89_DST" acronym="PARAMSET_89_DST" offset="19244" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_89_SRC_DST_BIDX" acronym="PARAMSET_89_SRC_DST_BIDX" offset="19248" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_89_LINK_BCNTRLD" acronym="PARAMSET_89_LINK_BCNTRLD" offset="19252" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_89_SRC_DST_CIDX" acronym="PARAMSET_89_SRC_DST_CIDX" offset="19256" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_89_CCNT" acronym="PARAMSET_89_CCNT" offset="19260" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_90_OPT" acronym="PARAMSET_90_OPT" offset="19264" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_90_SRC" acronym="PARAMSET_90_SRC" offset="19268" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_90_A_B_CNT" acronym="PARAMSET_90_A_B_CNT" offset="19272" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_90_DST" acronym="PARAMSET_90_DST" offset="19276" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_90_SRC_DST_BIDX" acronym="PARAMSET_90_SRC_DST_BIDX" offset="19280" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_90_LINK_BCNTRLD" acronym="PARAMSET_90_LINK_BCNTRLD" offset="19284" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_90_SRC_DST_CIDX" acronym="PARAMSET_90_SRC_DST_CIDX" offset="19288" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_90_CCNT" acronym="PARAMSET_90_CCNT" offset="19292" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_91_OPT" acronym="PARAMSET_91_OPT" offset="19296" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_91_SRC" acronym="PARAMSET_91_SRC" offset="19300" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_91_A_B_CNT" acronym="PARAMSET_91_A_B_CNT" offset="19304" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_91_DST" acronym="PARAMSET_91_DST" offset="19308" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_91_SRC_DST_BIDX" acronym="PARAMSET_91_SRC_DST_BIDX" offset="19312" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_91_LINK_BCNTRLD" acronym="PARAMSET_91_LINK_BCNTRLD" offset="19316" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_91_SRC_DST_CIDX" acronym="PARAMSET_91_SRC_DST_CIDX" offset="19320" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_91_CCNT" acronym="PARAMSET_91_CCNT" offset="19324" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_92_OPT" acronym="PARAMSET_92_OPT" offset="19328" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_92_SRC" acronym="PARAMSET_92_SRC" offset="19332" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_92_A_B_CNT" acronym="PARAMSET_92_A_B_CNT" offset="19336" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_92_DST" acronym="PARAMSET_92_DST" offset="19340" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_92_SRC_DST_BIDX" acronym="PARAMSET_92_SRC_DST_BIDX" offset="19344" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_92_LINK_BCNTRLD" acronym="PARAMSET_92_LINK_BCNTRLD" offset="19348" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_92_SRC_DST_CIDX" acronym="PARAMSET_92_SRC_DST_CIDX" offset="19352" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_92_CCNT" acronym="PARAMSET_92_CCNT" offset="19356" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_93_OPT" acronym="PARAMSET_93_OPT" offset="19360" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_93_SRC" acronym="PARAMSET_93_SRC" offset="19364" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_93_A_B_CNT" acronym="PARAMSET_93_A_B_CNT" offset="19368" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_93_DST" acronym="PARAMSET_93_DST" offset="19372" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_93_SRC_DST_BIDX" acronym="PARAMSET_93_SRC_DST_BIDX" offset="19376" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_93_LINK_BCNTRLD" acronym="PARAMSET_93_LINK_BCNTRLD" offset="19380" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_93_SRC_DST_CIDX" acronym="PARAMSET_93_SRC_DST_CIDX" offset="19384" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_93_CCNT" acronym="PARAMSET_93_CCNT" offset="19388" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_94_OPT" acronym="PARAMSET_94_OPT" offset="19392" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_94_SRC" acronym="PARAMSET_94_SRC" offset="19396" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_94_A_B_CNT" acronym="PARAMSET_94_A_B_CNT" offset="19400" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_94_DST" acronym="PARAMSET_94_DST" offset="19404" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_94_SRC_DST_BIDX" acronym="PARAMSET_94_SRC_DST_BIDX" offset="19408" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_94_LINK_BCNTRLD" acronym="PARAMSET_94_LINK_BCNTRLD" offset="19412" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_94_SRC_DST_CIDX" acronym="PARAMSET_94_SRC_DST_CIDX" offset="19416" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_94_CCNT" acronym="PARAMSET_94_CCNT" offset="19420" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_95_OPT" acronym="PARAMSET_95_OPT" offset="19424" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_95_SRC" acronym="PARAMSET_95_SRC" offset="19428" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_95_A_B_CNT" acronym="PARAMSET_95_A_B_CNT" offset="19432" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_95_DST" acronym="PARAMSET_95_DST" offset="19436" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_95_SRC_DST_BIDX" acronym="PARAMSET_95_SRC_DST_BIDX" offset="19440" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_95_LINK_BCNTRLD" acronym="PARAMSET_95_LINK_BCNTRLD" offset="19444" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_95_SRC_DST_CIDX" acronym="PARAMSET_95_SRC_DST_CIDX" offset="19448" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_95_CCNT" acronym="PARAMSET_95_CCNT" offset="19452" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_96_OPT" acronym="PARAMSET_96_OPT" offset="19456" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_96_SRC" acronym="PARAMSET_96_SRC" offset="19460" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_96_A_B_CNT" acronym="PARAMSET_96_A_B_CNT" offset="19464" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_96_DST" acronym="PARAMSET_96_DST" offset="19468" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_96_SRC_DST_BIDX" acronym="PARAMSET_96_SRC_DST_BIDX" offset="19472" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_96_LINK_BCNTRLD" acronym="PARAMSET_96_LINK_BCNTRLD" offset="19476" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_96_SRC_DST_CIDX" acronym="PARAMSET_96_SRC_DST_CIDX" offset="19480" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_96_CCNT" acronym="PARAMSET_96_CCNT" offset="19484" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_97_OPT" acronym="PARAMSET_97_OPT" offset="19488" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_97_SRC" acronym="PARAMSET_97_SRC" offset="19492" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_97_A_B_CNT" acronym="PARAMSET_97_A_B_CNT" offset="19496" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_97_DST" acronym="PARAMSET_97_DST" offset="19500" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_97_SRC_DST_BIDX" acronym="PARAMSET_97_SRC_DST_BIDX" offset="19504" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_97_LINK_BCNTRLD" acronym="PARAMSET_97_LINK_BCNTRLD" offset="19508" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_97_SRC_DST_CIDX" acronym="PARAMSET_97_SRC_DST_CIDX" offset="19512" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_97_CCNT" acronym="PARAMSET_97_CCNT" offset="19516" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_98_OPT" acronym="PARAMSET_98_OPT" offset="19520" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_98_SRC" acronym="PARAMSET_98_SRC" offset="19524" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_98_A_B_CNT" acronym="PARAMSET_98_A_B_CNT" offset="19528" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_98_DST" acronym="PARAMSET_98_DST" offset="19532" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_98_SRC_DST_BIDX" acronym="PARAMSET_98_SRC_DST_BIDX" offset="19536" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_98_LINK_BCNTRLD" acronym="PARAMSET_98_LINK_BCNTRLD" offset="19540" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_98_SRC_DST_CIDX" acronym="PARAMSET_98_SRC_DST_CIDX" offset="19544" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_98_CCNT" acronym="PARAMSET_98_CCNT" offset="19548" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_99_OPT" acronym="PARAMSET_99_OPT" offset="19552" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_99_SRC" acronym="PARAMSET_99_SRC" offset="19556" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_99_A_B_CNT" acronym="PARAMSET_99_A_B_CNT" offset="19560" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_99_DST" acronym="PARAMSET_99_DST" offset="19564" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_99_SRC_DST_BIDX" acronym="PARAMSET_99_SRC_DST_BIDX" offset="19568" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_99_LINK_BCNTRLD" acronym="PARAMSET_99_LINK_BCNTRLD" offset="19572" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_99_SRC_DST_CIDX" acronym="PARAMSET_99_SRC_DST_CIDX" offset="19576" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_99_CCNT" acronym="PARAMSET_99_CCNT" offset="19580" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_100_OPT" acronym="PARAMSET_100_OPT" offset="19584" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_100_SRC" acronym="PARAMSET_100_SRC" offset="19588" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_100_A_B_CNT" acronym="PARAMSET_100_A_B_CNT" offset="19592" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_100_DST" acronym="PARAMSET_100_DST" offset="19596" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_100_SRC_DST_BIDX" acronym="PARAMSET_100_SRC_DST_BIDX" offset="19600" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_100_LINK_BCNTRLD" acronym="PARAMSET_100_LINK_BCNTRLD" offset="19604" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_100_SRC_DST_CIDX" acronym="PARAMSET_100_SRC_DST_CIDX" offset="19608" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_100_CCNT" acronym="PARAMSET_100_CCNT" offset="19612" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_101_OPT" acronym="PARAMSET_101_OPT" offset="19616" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_101_SRC" acronym="PARAMSET_101_SRC" offset="19620" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_101_A_B_CNT" acronym="PARAMSET_101_A_B_CNT" offset="19624" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_101_DST" acronym="PARAMSET_101_DST" offset="19628" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_101_SRC_DST_BIDX" acronym="PARAMSET_101_SRC_DST_BIDX" offset="19632" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_101_LINK_BCNTRLD" acronym="PARAMSET_101_LINK_BCNTRLD" offset="19636" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_101_SRC_DST_CIDX" acronym="PARAMSET_101_SRC_DST_CIDX" offset="19640" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_101_CCNT" acronym="PARAMSET_101_CCNT" offset="19644" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_102_OPT" acronym="PARAMSET_102_OPT" offset="19648" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_102_SRC" acronym="PARAMSET_102_SRC" offset="19652" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_102_A_B_CNT" acronym="PARAMSET_102_A_B_CNT" offset="19656" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_102_DST" acronym="PARAMSET_102_DST" offset="19660" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_102_SRC_DST_BIDX" acronym="PARAMSET_102_SRC_DST_BIDX" offset="19664" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_102_LINK_BCNTRLD" acronym="PARAMSET_102_LINK_BCNTRLD" offset="19668" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_102_SRC_DST_CIDX" acronym="PARAMSET_102_SRC_DST_CIDX" offset="19672" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_102_CCNT" acronym="PARAMSET_102_CCNT" offset="19676" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_103_OPT" acronym="PARAMSET_103_OPT" offset="19680" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_103_SRC" acronym="PARAMSET_103_SRC" offset="19684" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_103_A_B_CNT" acronym="PARAMSET_103_A_B_CNT" offset="19688" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_103_DST" acronym="PARAMSET_103_DST" offset="19692" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_103_SRC_DST_BIDX" acronym="PARAMSET_103_SRC_DST_BIDX" offset="19696" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_103_LINK_BCNTRLD" acronym="PARAMSET_103_LINK_BCNTRLD" offset="19700" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_103_SRC_DST_CIDX" acronym="PARAMSET_103_SRC_DST_CIDX" offset="19704" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_103_CCNT" acronym="PARAMSET_103_CCNT" offset="19708" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_104_OPT" acronym="PARAMSET_104_OPT" offset="19712" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_104_SRC" acronym="PARAMSET_104_SRC" offset="19716" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_104_A_B_CNT" acronym="PARAMSET_104_A_B_CNT" offset="19720" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_104_DST" acronym="PARAMSET_104_DST" offset="19724" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_104_SRC_DST_BIDX" acronym="PARAMSET_104_SRC_DST_BIDX" offset="19728" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_104_LINK_BCNTRLD" acronym="PARAMSET_104_LINK_BCNTRLD" offset="19732" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_104_SRC_DST_CIDX" acronym="PARAMSET_104_SRC_DST_CIDX" offset="19736" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_104_CCNT" acronym="PARAMSET_104_CCNT" offset="19740" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_105_OPT" acronym="PARAMSET_105_OPT" offset="19744" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_105_SRC" acronym="PARAMSET_105_SRC" offset="19748" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_105_A_B_CNT" acronym="PARAMSET_105_A_B_CNT" offset="19752" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_105_DST" acronym="PARAMSET_105_DST" offset="19756" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_105_SRC_DST_BIDX" acronym="PARAMSET_105_SRC_DST_BIDX" offset="19760" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_105_LINK_BCNTRLD" acronym="PARAMSET_105_LINK_BCNTRLD" offset="19764" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_105_SRC_DST_CIDX" acronym="PARAMSET_105_SRC_DST_CIDX" offset="19768" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_105_CCNT" acronym="PARAMSET_105_CCNT" offset="19772" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_106_OPT" acronym="PARAMSET_106_OPT" offset="19776" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_106_SRC" acronym="PARAMSET_106_SRC" offset="19780" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_106_A_B_CNT" acronym="PARAMSET_106_A_B_CNT" offset="19784" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_106_DST" acronym="PARAMSET_106_DST" offset="19788" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_106_SRC_DST_BIDX" acronym="PARAMSET_106_SRC_DST_BIDX" offset="19792" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_106_LINK_BCNTRLD" acronym="PARAMSET_106_LINK_BCNTRLD" offset="19796" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_106_SRC_DST_CIDX" acronym="PARAMSET_106_SRC_DST_CIDX" offset="19800" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_106_CCNT" acronym="PARAMSET_106_CCNT" offset="19804" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_107_OPT" acronym="PARAMSET_107_OPT" offset="19808" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_107_SRC" acronym="PARAMSET_107_SRC" offset="19812" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_107_A_B_CNT" acronym="PARAMSET_107_A_B_CNT" offset="19816" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_107_DST" acronym="PARAMSET_107_DST" offset="19820" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_107_SRC_DST_BIDX" acronym="PARAMSET_107_SRC_DST_BIDX" offset="19824" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_107_LINK_BCNTRLD" acronym="PARAMSET_107_LINK_BCNTRLD" offset="19828" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_107_SRC_DST_CIDX" acronym="PARAMSET_107_SRC_DST_CIDX" offset="19832" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_107_CCNT" acronym="PARAMSET_107_CCNT" offset="19836" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_108_OPT" acronym="PARAMSET_108_OPT" offset="19840" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_108_SRC" acronym="PARAMSET_108_SRC" offset="19844" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_108_A_B_CNT" acronym="PARAMSET_108_A_B_CNT" offset="19848" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_108_DST" acronym="PARAMSET_108_DST" offset="19852" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_108_SRC_DST_BIDX" acronym="PARAMSET_108_SRC_DST_BIDX" offset="19856" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_108_LINK_BCNTRLD" acronym="PARAMSET_108_LINK_BCNTRLD" offset="19860" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_108_SRC_DST_CIDX" acronym="PARAMSET_108_SRC_DST_CIDX" offset="19864" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_108_CCNT" acronym="PARAMSET_108_CCNT" offset="19868" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_109_OPT" acronym="PARAMSET_109_OPT" offset="19872" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_109_SRC" acronym="PARAMSET_109_SRC" offset="19876" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_109_A_B_CNT" acronym="PARAMSET_109_A_B_CNT" offset="19880" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_109_DST" acronym="PARAMSET_109_DST" offset="19884" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_109_SRC_DST_BIDX" acronym="PARAMSET_109_SRC_DST_BIDX" offset="19888" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_109_LINK_BCNTRLD" acronym="PARAMSET_109_LINK_BCNTRLD" offset="19892" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_109_SRC_DST_CIDX" acronym="PARAMSET_109_SRC_DST_CIDX" offset="19896" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_109_CCNT" acronym="PARAMSET_109_CCNT" offset="19900" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_110_OPT" acronym="PARAMSET_110_OPT" offset="19904" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_110_SRC" acronym="PARAMSET_110_SRC" offset="19908" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_110_A_B_CNT" acronym="PARAMSET_110_A_B_CNT" offset="19912" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_110_DST" acronym="PARAMSET_110_DST" offset="19916" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_110_SRC_DST_BIDX" acronym="PARAMSET_110_SRC_DST_BIDX" offset="19920" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_110_LINK_BCNTRLD" acronym="PARAMSET_110_LINK_BCNTRLD" offset="19924" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_110_SRC_DST_CIDX" acronym="PARAMSET_110_SRC_DST_CIDX" offset="19928" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_110_CCNT" acronym="PARAMSET_110_CCNT" offset="19932" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_111_OPT" acronym="PARAMSET_111_OPT" offset="19936" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_111_SRC" acronym="PARAMSET_111_SRC" offset="19940" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_111_A_B_CNT" acronym="PARAMSET_111_A_B_CNT" offset="19944" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_111_DST" acronym="PARAMSET_111_DST" offset="19948" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_111_SRC_DST_BIDX" acronym="PARAMSET_111_SRC_DST_BIDX" offset="19952" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_111_LINK_BCNTRLD" acronym="PARAMSET_111_LINK_BCNTRLD" offset="19956" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_111_SRC_DST_CIDX" acronym="PARAMSET_111_SRC_DST_CIDX" offset="19960" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_111_CCNT" acronym="PARAMSET_111_CCNT" offset="19964" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_112_OPT" acronym="PARAMSET_112_OPT" offset="19968" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_112_SRC" acronym="PARAMSET_112_SRC" offset="19972" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_112_A_B_CNT" acronym="PARAMSET_112_A_B_CNT" offset="19976" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_112_DST" acronym="PARAMSET_112_DST" offset="19980" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_112_SRC_DST_BIDX" acronym="PARAMSET_112_SRC_DST_BIDX" offset="19984" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_112_LINK_BCNTRLD" acronym="PARAMSET_112_LINK_BCNTRLD" offset="19988" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_112_SRC_DST_CIDX" acronym="PARAMSET_112_SRC_DST_CIDX" offset="19992" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_112_CCNT" acronym="PARAMSET_112_CCNT" offset="19996" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_113_OPT" acronym="PARAMSET_113_OPT" offset="20000" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_113_SRC" acronym="PARAMSET_113_SRC" offset="20004" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_113_A_B_CNT" acronym="PARAMSET_113_A_B_CNT" offset="20008" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_113_DST" acronym="PARAMSET_113_DST" offset="20012" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_113_SRC_DST_BIDX" acronym="PARAMSET_113_SRC_DST_BIDX" offset="20016" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_113_LINK_BCNTRLD" acronym="PARAMSET_113_LINK_BCNTRLD" offset="20020" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_113_SRC_DST_CIDX" acronym="PARAMSET_113_SRC_DST_CIDX" offset="20024" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_113_CCNT" acronym="PARAMSET_113_CCNT" offset="20028" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_114_OPT" acronym="PARAMSET_114_OPT" offset="20032" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_114_SRC" acronym="PARAMSET_114_SRC" offset="20036" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_114_A_B_CNT" acronym="PARAMSET_114_A_B_CNT" offset="20040" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_114_DST" acronym="PARAMSET_114_DST" offset="20044" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_114_SRC_DST_BIDX" acronym="PARAMSET_114_SRC_DST_BIDX" offset="20048" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_114_LINK_BCNTRLD" acronym="PARAMSET_114_LINK_BCNTRLD" offset="20052" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_114_SRC_DST_CIDX" acronym="PARAMSET_114_SRC_DST_CIDX" offset="20056" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_114_CCNT" acronym="PARAMSET_114_CCNT" offset="20060" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_115_OPT" acronym="PARAMSET_115_OPT" offset="20064" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_115_SRC" acronym="PARAMSET_115_SRC" offset="20068" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_115_A_B_CNT" acronym="PARAMSET_115_A_B_CNT" offset="20072" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_115_DST" acronym="PARAMSET_115_DST" offset="20076" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_115_SRC_DST_BIDX" acronym="PARAMSET_115_SRC_DST_BIDX" offset="20080" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_115_LINK_BCNTRLD" acronym="PARAMSET_115_LINK_BCNTRLD" offset="20084" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_115_SRC_DST_CIDX" acronym="PARAMSET_115_SRC_DST_CIDX" offset="20088" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_115_CCNT" acronym="PARAMSET_115_CCNT" offset="20092" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_116_OPT" acronym="PARAMSET_116_OPT" offset="20096" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_116_SRC" acronym="PARAMSET_116_SRC" offset="20100" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_116_A_B_CNT" acronym="PARAMSET_116_A_B_CNT" offset="20104" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_116_DST" acronym="PARAMSET_116_DST" offset="20108" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_116_SRC_DST_BIDX" acronym="PARAMSET_116_SRC_DST_BIDX" offset="20112" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_116_LINK_BCNTRLD" acronym="PARAMSET_116_LINK_BCNTRLD" offset="20116" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_116_SRC_DST_CIDX" acronym="PARAMSET_116_SRC_DST_CIDX" offset="20120" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_116_CCNT" acronym="PARAMSET_116_CCNT" offset="20124" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_117_OPT" acronym="PARAMSET_117_OPT" offset="20128" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_117_SRC" acronym="PARAMSET_117_SRC" offset="20132" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_117_A_B_CNT" acronym="PARAMSET_117_A_B_CNT" offset="20136" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_117_DST" acronym="PARAMSET_117_DST" offset="20140" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_117_SRC_DST_BIDX" acronym="PARAMSET_117_SRC_DST_BIDX" offset="20144" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_117_LINK_BCNTRLD" acronym="PARAMSET_117_LINK_BCNTRLD" offset="20148" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_117_SRC_DST_CIDX" acronym="PARAMSET_117_SRC_DST_CIDX" offset="20152" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_117_CCNT" acronym="PARAMSET_117_CCNT" offset="20156" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_118_OPT" acronym="PARAMSET_118_OPT" offset="20160" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_118_SRC" acronym="PARAMSET_118_SRC" offset="20164" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_118_A_B_CNT" acronym="PARAMSET_118_A_B_CNT" offset="20168" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_118_DST" acronym="PARAMSET_118_DST" offset="20172" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_118_SRC_DST_BIDX" acronym="PARAMSET_118_SRC_DST_BIDX" offset="20176" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_118_LINK_BCNTRLD" acronym="PARAMSET_118_LINK_BCNTRLD" offset="20180" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_118_SRC_DST_CIDX" acronym="PARAMSET_118_SRC_DST_CIDX" offset="20184" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_118_CCNT" acronym="PARAMSET_118_CCNT" offset="20188" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_119_OPT" acronym="PARAMSET_119_OPT" offset="20192" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_119_SRC" acronym="PARAMSET_119_SRC" offset="20196" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_119_A_B_CNT" acronym="PARAMSET_119_A_B_CNT" offset="20200" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_119_DST" acronym="PARAMSET_119_DST" offset="20204" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_119_SRC_DST_BIDX" acronym="PARAMSET_119_SRC_DST_BIDX" offset="20208" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_119_LINK_BCNTRLD" acronym="PARAMSET_119_LINK_BCNTRLD" offset="20212" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_119_SRC_DST_CIDX" acronym="PARAMSET_119_SRC_DST_CIDX" offset="20216" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_119_CCNT" acronym="PARAMSET_119_CCNT" offset="20220" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_120_OPT" acronym="PARAMSET_120_OPT" offset="20224" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_120_SRC" acronym="PARAMSET_120_SRC" offset="20228" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_120_A_B_CNT" acronym="PARAMSET_120_A_B_CNT" offset="20232" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_120_DST" acronym="PARAMSET_120_DST" offset="20236" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_120_SRC_DST_BIDX" acronym="PARAMSET_120_SRC_DST_BIDX" offset="20240" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_120_LINK_BCNTRLD" acronym="PARAMSET_120_LINK_BCNTRLD" offset="20244" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_120_SRC_DST_CIDX" acronym="PARAMSET_120_SRC_DST_CIDX" offset="20248" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_120_CCNT" acronym="PARAMSET_120_CCNT" offset="20252" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_121_OPT" acronym="PARAMSET_121_OPT" offset="20256" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_121_SRC" acronym="PARAMSET_121_SRC" offset="20260" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_121_A_B_CNT" acronym="PARAMSET_121_A_B_CNT" offset="20264" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_121_DST" acronym="PARAMSET_121_DST" offset="20268" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_121_SRC_DST_BIDX" acronym="PARAMSET_121_SRC_DST_BIDX" offset="20272" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_121_LINK_BCNTRLD" acronym="PARAMSET_121_LINK_BCNTRLD" offset="20276" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_121_SRC_DST_CIDX" acronym="PARAMSET_121_SRC_DST_CIDX" offset="20280" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_121_CCNT" acronym="PARAMSET_121_CCNT" offset="20284" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_122_OPT" acronym="PARAMSET_122_OPT" offset="20288" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_122_SRC" acronym="PARAMSET_122_SRC" offset="20292" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_122_A_B_CNT" acronym="PARAMSET_122_A_B_CNT" offset="20296" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_122_DST" acronym="PARAMSET_122_DST" offset="20300" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_122_SRC_DST_BIDX" acronym="PARAMSET_122_SRC_DST_BIDX" offset="20304" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_122_LINK_BCNTRLD" acronym="PARAMSET_122_LINK_BCNTRLD" offset="20308" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_122_SRC_DST_CIDX" acronym="PARAMSET_122_SRC_DST_CIDX" offset="20312" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_122_CCNT" acronym="PARAMSET_122_CCNT" offset="20316" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_123_OPT" acronym="PARAMSET_123_OPT" offset="20320" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_123_SRC" acronym="PARAMSET_123_SRC" offset="20324" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_123_A_B_CNT" acronym="PARAMSET_123_A_B_CNT" offset="20328" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_123_DST" acronym="PARAMSET_123_DST" offset="20332" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_123_SRC_DST_BIDX" acronym="PARAMSET_123_SRC_DST_BIDX" offset="20336" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_123_LINK_BCNTRLD" acronym="PARAMSET_123_LINK_BCNTRLD" offset="20340" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_123_SRC_DST_CIDX" acronym="PARAMSET_123_SRC_DST_CIDX" offset="20344" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_123_CCNT" acronym="PARAMSET_123_CCNT" offset="20348" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_124_OPT" acronym="PARAMSET_124_OPT" offset="20352" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_124_SRC" acronym="PARAMSET_124_SRC" offset="20356" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_124_A_B_CNT" acronym="PARAMSET_124_A_B_CNT" offset="20360" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_124_DST" acronym="PARAMSET_124_DST" offset="20364" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_124_SRC_DST_BIDX" acronym="PARAMSET_124_SRC_DST_BIDX" offset="20368" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_124_LINK_BCNTRLD" acronym="PARAMSET_124_LINK_BCNTRLD" offset="20372" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_124_SRC_DST_CIDX" acronym="PARAMSET_124_SRC_DST_CIDX" offset="20376" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_124_CCNT" acronym="PARAMSET_124_CCNT" offset="20380" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_125_OPT" acronym="PARAMSET_125_OPT" offset="20384" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_125_SRC" acronym="PARAMSET_125_SRC" offset="20388" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_125_A_B_CNT" acronym="PARAMSET_125_A_B_CNT" offset="20392" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_125_DST" acronym="PARAMSET_125_DST" offset="20396" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_125_SRC_DST_BIDX" acronym="PARAMSET_125_SRC_DST_BIDX" offset="20400" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_125_LINK_BCNTRLD" acronym="PARAMSET_125_LINK_BCNTRLD" offset="20404" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_125_SRC_DST_CIDX" acronym="PARAMSET_125_SRC_DST_CIDX" offset="20408" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_125_CCNT" acronym="PARAMSET_125_CCNT" offset="20412" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_126_OPT" acronym="PARAMSET_126_OPT" offset="20416" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_126_SRC" acronym="PARAMSET_126_SRC" offset="20420" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_126_A_B_CNT" acronym="PARAMSET_126_A_B_CNT" offset="20424" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_126_DST" acronym="PARAMSET_126_DST" offset="20428" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_126_SRC_DST_BIDX" acronym="PARAMSET_126_SRC_DST_BIDX" offset="20432" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_126_LINK_BCNTRLD" acronym="PARAMSET_126_LINK_BCNTRLD" offset="20436" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_126_SRC_DST_CIDX" acronym="PARAMSET_126_SRC_DST_CIDX" offset="20440" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_126_CCNT" acronym="PARAMSET_126_CCNT" offset="20444" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_127_OPT" acronym="PARAMSET_127_OPT" offset="20448" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_127_SRC" acronym="PARAMSET_127_SRC" offset="20452" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_127_A_B_CNT" acronym="PARAMSET_127_A_B_CNT" offset="20456" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_127_DST" acronym="PARAMSET_127_DST" offset="20460" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_127_SRC_DST_BIDX" acronym="PARAMSET_127_SRC_DST_BIDX" offset="20464" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_127_LINK_BCNTRLD" acronym="PARAMSET_127_LINK_BCNTRLD" offset="20468" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_127_SRC_DST_CIDX" acronym="PARAMSET_127_SRC_DST_CIDX" offset="20472" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_127_CCNT" acronym="PARAMSET_127_CCNT" offset="20476" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_128_OPT" acronym="PARAMSET_128_OPT" offset="20480" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_128_SRC" acronym="PARAMSET_128_SRC" offset="20484" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_128_A_B_CNT" acronym="PARAMSET_128_A_B_CNT" offset="20488" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_128_DST" acronym="PARAMSET_128_DST" offset="20492" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_128_SRC_DST_BIDX" acronym="PARAMSET_128_SRC_DST_BIDX" offset="20496" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_128_LINK_BCNTRLD" acronym="PARAMSET_128_LINK_BCNTRLD" offset="20500" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_128_SRC_DST_CIDX" acronym="PARAMSET_128_SRC_DST_CIDX" offset="20504" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_128_CCNT" acronym="PARAMSET_128_CCNT" offset="20508" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_129_OPT" acronym="PARAMSET_129_OPT" offset="20512" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_129_SRC" acronym="PARAMSET_129_SRC" offset="20516" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_129_A_B_CNT" acronym="PARAMSET_129_A_B_CNT" offset="20520" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_129_DST" acronym="PARAMSET_129_DST" offset="20524" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_129_SRC_DST_BIDX" acronym="PARAMSET_129_SRC_DST_BIDX" offset="20528" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_129_LINK_BCNTRLD" acronym="PARAMSET_129_LINK_BCNTRLD" offset="20532" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_129_SRC_DST_CIDX" acronym="PARAMSET_129_SRC_DST_CIDX" offset="20536" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_129_CCNT" acronym="PARAMSET_129_CCNT" offset="20540" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_130_OPT" acronym="PARAMSET_130_OPT" offset="20544" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_130_SRC" acronym="PARAMSET_130_SRC" offset="20548" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_130_A_B_CNT" acronym="PARAMSET_130_A_B_CNT" offset="20552" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_130_DST" acronym="PARAMSET_130_DST" offset="20556" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_130_SRC_DST_BIDX" acronym="PARAMSET_130_SRC_DST_BIDX" offset="20560" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_130_LINK_BCNTRLD" acronym="PARAMSET_130_LINK_BCNTRLD" offset="20564" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_130_SRC_DST_CIDX" acronym="PARAMSET_130_SRC_DST_CIDX" offset="20568" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_130_CCNT" acronym="PARAMSET_130_CCNT" offset="20572" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_131_OPT" acronym="PARAMSET_131_OPT" offset="20576" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_131_SRC" acronym="PARAMSET_131_SRC" offset="20580" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_131_A_B_CNT" acronym="PARAMSET_131_A_B_CNT" offset="20584" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_131_DST" acronym="PARAMSET_131_DST" offset="20588" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_131_SRC_DST_BIDX" acronym="PARAMSET_131_SRC_DST_BIDX" offset="20592" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_131_LINK_BCNTRLD" acronym="PARAMSET_131_LINK_BCNTRLD" offset="20596" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_131_SRC_DST_CIDX" acronym="PARAMSET_131_SRC_DST_CIDX" offset="20600" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_131_CCNT" acronym="PARAMSET_131_CCNT" offset="20604" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_132_OPT" acronym="PARAMSET_132_OPT" offset="20608" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_132_SRC" acronym="PARAMSET_132_SRC" offset="20612" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_132_A_B_CNT" acronym="PARAMSET_132_A_B_CNT" offset="20616" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_132_DST" acronym="PARAMSET_132_DST" offset="20620" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_132_SRC_DST_BIDX" acronym="PARAMSET_132_SRC_DST_BIDX" offset="20624" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_132_LINK_BCNTRLD" acronym="PARAMSET_132_LINK_BCNTRLD" offset="20628" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_132_SRC_DST_CIDX" acronym="PARAMSET_132_SRC_DST_CIDX" offset="20632" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_132_CCNT" acronym="PARAMSET_132_CCNT" offset="20636" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_133_OPT" acronym="PARAMSET_133_OPT" offset="20640" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_133_SRC" acronym="PARAMSET_133_SRC" offset="20644" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_133_A_B_CNT" acronym="PARAMSET_133_A_B_CNT" offset="20648" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_133_DST" acronym="PARAMSET_133_DST" offset="20652" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_133_SRC_DST_BIDX" acronym="PARAMSET_133_SRC_DST_BIDX" offset="20656" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_133_LINK_BCNTRLD" acronym="PARAMSET_133_LINK_BCNTRLD" offset="20660" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_133_SRC_DST_CIDX" acronym="PARAMSET_133_SRC_DST_CIDX" offset="20664" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_133_CCNT" acronym="PARAMSET_133_CCNT" offset="20668" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_134_OPT" acronym="PARAMSET_134_OPT" offset="20672" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_134_SRC" acronym="PARAMSET_134_SRC" offset="20676" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_134_A_B_CNT" acronym="PARAMSET_134_A_B_CNT" offset="20680" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_134_DST" acronym="PARAMSET_134_DST" offset="20684" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_134_SRC_DST_BIDX" acronym="PARAMSET_134_SRC_DST_BIDX" offset="20688" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_134_LINK_BCNTRLD" acronym="PARAMSET_134_LINK_BCNTRLD" offset="20692" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_134_SRC_DST_CIDX" acronym="PARAMSET_134_SRC_DST_CIDX" offset="20696" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_134_CCNT" acronym="PARAMSET_134_CCNT" offset="20700" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_135_OPT" acronym="PARAMSET_135_OPT" offset="20704" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_135_SRC" acronym="PARAMSET_135_SRC" offset="20708" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_135_A_B_CNT" acronym="PARAMSET_135_A_B_CNT" offset="20712" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_135_DST" acronym="PARAMSET_135_DST" offset="20716" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_135_SRC_DST_BIDX" acronym="PARAMSET_135_SRC_DST_BIDX" offset="20720" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_135_LINK_BCNTRLD" acronym="PARAMSET_135_LINK_BCNTRLD" offset="20724" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_135_SRC_DST_CIDX" acronym="PARAMSET_135_SRC_DST_CIDX" offset="20728" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_135_CCNT" acronym="PARAMSET_135_CCNT" offset="20732" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_136_OPT" acronym="PARAMSET_136_OPT" offset="20736" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_136_SRC" acronym="PARAMSET_136_SRC" offset="20740" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_136_A_B_CNT" acronym="PARAMSET_136_A_B_CNT" offset="20744" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_136_DST" acronym="PARAMSET_136_DST" offset="20748" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_136_SRC_DST_BIDX" acronym="PARAMSET_136_SRC_DST_BIDX" offset="20752" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_136_LINK_BCNTRLD" acronym="PARAMSET_136_LINK_BCNTRLD" offset="20756" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_136_SRC_DST_CIDX" acronym="PARAMSET_136_SRC_DST_CIDX" offset="20760" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_136_CCNT" acronym="PARAMSET_136_CCNT" offset="20764" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_137_OPT" acronym="PARAMSET_137_OPT" offset="20768" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_137_SRC" acronym="PARAMSET_137_SRC" offset="20772" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_137_A_B_CNT" acronym="PARAMSET_137_A_B_CNT" offset="20776" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_137_DST" acronym="PARAMSET_137_DST" offset="20780" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_137_SRC_DST_BIDX" acronym="PARAMSET_137_SRC_DST_BIDX" offset="20784" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_137_LINK_BCNTRLD" acronym="PARAMSET_137_LINK_BCNTRLD" offset="20788" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_137_SRC_DST_CIDX" acronym="PARAMSET_137_SRC_DST_CIDX" offset="20792" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_137_CCNT" acronym="PARAMSET_137_CCNT" offset="20796" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_138_OPT" acronym="PARAMSET_138_OPT" offset="20800" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_138_SRC" acronym="PARAMSET_138_SRC" offset="20804" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_138_A_B_CNT" acronym="PARAMSET_138_A_B_CNT" offset="20808" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_138_DST" acronym="PARAMSET_138_DST" offset="20812" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_138_SRC_DST_BIDX" acronym="PARAMSET_138_SRC_DST_BIDX" offset="20816" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_138_LINK_BCNTRLD" acronym="PARAMSET_138_LINK_BCNTRLD" offset="20820" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_138_SRC_DST_CIDX" acronym="PARAMSET_138_SRC_DST_CIDX" offset="20824" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_138_CCNT" acronym="PARAMSET_138_CCNT" offset="20828" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_139_OPT" acronym="PARAMSET_139_OPT" offset="20832" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_139_SRC" acronym="PARAMSET_139_SRC" offset="20836" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_139_A_B_CNT" acronym="PARAMSET_139_A_B_CNT" offset="20840" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_139_DST" acronym="PARAMSET_139_DST" offset="20844" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_139_SRC_DST_BIDX" acronym="PARAMSET_139_SRC_DST_BIDX" offset="20848" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_139_LINK_BCNTRLD" acronym="PARAMSET_139_LINK_BCNTRLD" offset="20852" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_139_SRC_DST_CIDX" acronym="PARAMSET_139_SRC_DST_CIDX" offset="20856" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_139_CCNT" acronym="PARAMSET_139_CCNT" offset="20860" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_140_OPT" acronym="PARAMSET_140_OPT" offset="20864" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_140_SRC" acronym="PARAMSET_140_SRC" offset="20868" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_140_A_B_CNT" acronym="PARAMSET_140_A_B_CNT" offset="20872" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_140_DST" acronym="PARAMSET_140_DST" offset="20876" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_140_SRC_DST_BIDX" acronym="PARAMSET_140_SRC_DST_BIDX" offset="20880" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_140_LINK_BCNTRLD" acronym="PARAMSET_140_LINK_BCNTRLD" offset="20884" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_140_SRC_DST_CIDX" acronym="PARAMSET_140_SRC_DST_CIDX" offset="20888" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_140_CCNT" acronym="PARAMSET_140_CCNT" offset="20892" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_141_OPT" acronym="PARAMSET_141_OPT" offset="20896" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_141_SRC" acronym="PARAMSET_141_SRC" offset="20900" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_141_A_B_CNT" acronym="PARAMSET_141_A_B_CNT" offset="20904" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_141_DST" acronym="PARAMSET_141_DST" offset="20908" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_141_SRC_DST_BIDX" acronym="PARAMSET_141_SRC_DST_BIDX" offset="20912" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_141_LINK_BCNTRLD" acronym="PARAMSET_141_LINK_BCNTRLD" offset="20916" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_141_SRC_DST_CIDX" acronym="PARAMSET_141_SRC_DST_CIDX" offset="20920" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_141_CCNT" acronym="PARAMSET_141_CCNT" offset="20924" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_142_OPT" acronym="PARAMSET_142_OPT" offset="20928" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_142_SRC" acronym="PARAMSET_142_SRC" offset="20932" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_142_A_B_CNT" acronym="PARAMSET_142_A_B_CNT" offset="20936" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_142_DST" acronym="PARAMSET_142_DST" offset="20940" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_142_SRC_DST_BIDX" acronym="PARAMSET_142_SRC_DST_BIDX" offset="20944" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_142_LINK_BCNTRLD" acronym="PARAMSET_142_LINK_BCNTRLD" offset="20948" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_142_SRC_DST_CIDX" acronym="PARAMSET_142_SRC_DST_CIDX" offset="20952" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_142_CCNT" acronym="PARAMSET_142_CCNT" offset="20956" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_143_OPT" acronym="PARAMSET_143_OPT" offset="20960" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_143_SRC" acronym="PARAMSET_143_SRC" offset="20964" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_143_A_B_CNT" acronym="PARAMSET_143_A_B_CNT" offset="20968" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_143_DST" acronym="PARAMSET_143_DST" offset="20972" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_143_SRC_DST_BIDX" acronym="PARAMSET_143_SRC_DST_BIDX" offset="20976" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_143_LINK_BCNTRLD" acronym="PARAMSET_143_LINK_BCNTRLD" offset="20980" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_143_SRC_DST_CIDX" acronym="PARAMSET_143_SRC_DST_CIDX" offset="20984" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_143_CCNT" acronym="PARAMSET_143_CCNT" offset="20988" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_144_OPT" acronym="PARAMSET_144_OPT" offset="20992" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_144_SRC" acronym="PARAMSET_144_SRC" offset="20996" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_144_A_B_CNT" acronym="PARAMSET_144_A_B_CNT" offset="21000" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_144_DST" acronym="PARAMSET_144_DST" offset="21004" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_144_SRC_DST_BIDX" acronym="PARAMSET_144_SRC_DST_BIDX" offset="21008" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_144_LINK_BCNTRLD" acronym="PARAMSET_144_LINK_BCNTRLD" offset="21012" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_144_SRC_DST_CIDX" acronym="PARAMSET_144_SRC_DST_CIDX" offset="21016" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_144_CCNT" acronym="PARAMSET_144_CCNT" offset="21020" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_145_OPT" acronym="PARAMSET_145_OPT" offset="21024" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_145_SRC" acronym="PARAMSET_145_SRC" offset="21028" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_145_A_B_CNT" acronym="PARAMSET_145_A_B_CNT" offset="21032" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_145_DST" acronym="PARAMSET_145_DST" offset="21036" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_145_SRC_DST_BIDX" acronym="PARAMSET_145_SRC_DST_BIDX" offset="21040" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_145_LINK_BCNTRLD" acronym="PARAMSET_145_LINK_BCNTRLD" offset="21044" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_145_SRC_DST_CIDX" acronym="PARAMSET_145_SRC_DST_CIDX" offset="21048" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_145_CCNT" acronym="PARAMSET_145_CCNT" offset="21052" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_146_OPT" acronym="PARAMSET_146_OPT" offset="21056" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_146_SRC" acronym="PARAMSET_146_SRC" offset="21060" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_146_A_B_CNT" acronym="PARAMSET_146_A_B_CNT" offset="21064" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_146_DST" acronym="PARAMSET_146_DST" offset="21068" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_146_SRC_DST_BIDX" acronym="PARAMSET_146_SRC_DST_BIDX" offset="21072" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_146_LINK_BCNTRLD" acronym="PARAMSET_146_LINK_BCNTRLD" offset="21076" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_146_SRC_DST_CIDX" acronym="PARAMSET_146_SRC_DST_CIDX" offset="21080" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_146_CCNT" acronym="PARAMSET_146_CCNT" offset="21084" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_147_OPT" acronym="PARAMSET_147_OPT" offset="21088" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_147_SRC" acronym="PARAMSET_147_SRC" offset="21092" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_147_A_B_CNT" acronym="PARAMSET_147_A_B_CNT" offset="21096" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_147_DST" acronym="PARAMSET_147_DST" offset="21100" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_147_SRC_DST_BIDX" acronym="PARAMSET_147_SRC_DST_BIDX" offset="21104" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_147_LINK_BCNTRLD" acronym="PARAMSET_147_LINK_BCNTRLD" offset="21108" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_147_SRC_DST_CIDX" acronym="PARAMSET_147_SRC_DST_CIDX" offset="21112" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_147_CCNT" acronym="PARAMSET_147_CCNT" offset="21116" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_148_OPT" acronym="PARAMSET_148_OPT" offset="21120" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_148_SRC" acronym="PARAMSET_148_SRC" offset="21124" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_148_A_B_CNT" acronym="PARAMSET_148_A_B_CNT" offset="21128" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_148_DST" acronym="PARAMSET_148_DST" offset="21132" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_148_SRC_DST_BIDX" acronym="PARAMSET_148_SRC_DST_BIDX" offset="21136" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_148_LINK_BCNTRLD" acronym="PARAMSET_148_LINK_BCNTRLD" offset="21140" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_148_SRC_DST_CIDX" acronym="PARAMSET_148_SRC_DST_CIDX" offset="21144" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_148_CCNT" acronym="PARAMSET_148_CCNT" offset="21148" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_149_OPT" acronym="PARAMSET_149_OPT" offset="21152" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_149_SRC" acronym="PARAMSET_149_SRC" offset="21156" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_149_A_B_CNT" acronym="PARAMSET_149_A_B_CNT" offset="21160" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_149_DST" acronym="PARAMSET_149_DST" offset="21164" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_149_SRC_DST_BIDX" acronym="PARAMSET_149_SRC_DST_BIDX" offset="21168" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_149_LINK_BCNTRLD" acronym="PARAMSET_149_LINK_BCNTRLD" offset="21172" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_149_SRC_DST_CIDX" acronym="PARAMSET_149_SRC_DST_CIDX" offset="21176" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_149_CCNT" acronym="PARAMSET_149_CCNT" offset="21180" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_150_OPT" acronym="PARAMSET_150_OPT" offset="21184" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_150_SRC" acronym="PARAMSET_150_SRC" offset="21188" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_150_A_B_CNT" acronym="PARAMSET_150_A_B_CNT" offset="21192" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_150_DST" acronym="PARAMSET_150_DST" offset="21196" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_150_SRC_DST_BIDX" acronym="PARAMSET_150_SRC_DST_BIDX" offset="21200" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_150_LINK_BCNTRLD" acronym="PARAMSET_150_LINK_BCNTRLD" offset="21204" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_150_SRC_DST_CIDX" acronym="PARAMSET_150_SRC_DST_CIDX" offset="21208" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_150_CCNT" acronym="PARAMSET_150_CCNT" offset="21212" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_151_OPT" acronym="PARAMSET_151_OPT" offset="21216" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_151_SRC" acronym="PARAMSET_151_SRC" offset="21220" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_151_A_B_CNT" acronym="PARAMSET_151_A_B_CNT" offset="21224" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_151_DST" acronym="PARAMSET_151_DST" offset="21228" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_151_SRC_DST_BIDX" acronym="PARAMSET_151_SRC_DST_BIDX" offset="21232" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_151_LINK_BCNTRLD" acronym="PARAMSET_151_LINK_BCNTRLD" offset="21236" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_151_SRC_DST_CIDX" acronym="PARAMSET_151_SRC_DST_CIDX" offset="21240" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_151_CCNT" acronym="PARAMSET_151_CCNT" offset="21244" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_152_OPT" acronym="PARAMSET_152_OPT" offset="21248" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_152_SRC" acronym="PARAMSET_152_SRC" offset="21252" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_152_A_B_CNT" acronym="PARAMSET_152_A_B_CNT" offset="21256" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_152_DST" acronym="PARAMSET_152_DST" offset="21260" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_152_SRC_DST_BIDX" acronym="PARAMSET_152_SRC_DST_BIDX" offset="21264" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_152_LINK_BCNTRLD" acronym="PARAMSET_152_LINK_BCNTRLD" offset="21268" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_152_SRC_DST_CIDX" acronym="PARAMSET_152_SRC_DST_CIDX" offset="21272" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_152_CCNT" acronym="PARAMSET_152_CCNT" offset="21276" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_153_OPT" acronym="PARAMSET_153_OPT" offset="21280" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_153_SRC" acronym="PARAMSET_153_SRC" offset="21284" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_153_A_B_CNT" acronym="PARAMSET_153_A_B_CNT" offset="21288" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_153_DST" acronym="PARAMSET_153_DST" offset="21292" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_153_SRC_DST_BIDX" acronym="PARAMSET_153_SRC_DST_BIDX" offset="21296" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_153_LINK_BCNTRLD" acronym="PARAMSET_153_LINK_BCNTRLD" offset="21300" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_153_SRC_DST_CIDX" acronym="PARAMSET_153_SRC_DST_CIDX" offset="21304" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_153_CCNT" acronym="PARAMSET_153_CCNT" offset="21308" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_154_OPT" acronym="PARAMSET_154_OPT" offset="21312" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_154_SRC" acronym="PARAMSET_154_SRC" offset="21316" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_154_A_B_CNT" acronym="PARAMSET_154_A_B_CNT" offset="21320" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_154_DST" acronym="PARAMSET_154_DST" offset="21324" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_154_SRC_DST_BIDX" acronym="PARAMSET_154_SRC_DST_BIDX" offset="21328" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_154_LINK_BCNTRLD" acronym="PARAMSET_154_LINK_BCNTRLD" offset="21332" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_154_SRC_DST_CIDX" acronym="PARAMSET_154_SRC_DST_CIDX" offset="21336" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_154_CCNT" acronym="PARAMSET_154_CCNT" offset="21340" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_155_OPT" acronym="PARAMSET_155_OPT" offset="21344" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_155_SRC" acronym="PARAMSET_155_SRC" offset="21348" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_155_A_B_CNT" acronym="PARAMSET_155_A_B_CNT" offset="21352" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_155_DST" acronym="PARAMSET_155_DST" offset="21356" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_155_SRC_DST_BIDX" acronym="PARAMSET_155_SRC_DST_BIDX" offset="21360" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_155_LINK_BCNTRLD" acronym="PARAMSET_155_LINK_BCNTRLD" offset="21364" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_155_SRC_DST_CIDX" acronym="PARAMSET_155_SRC_DST_CIDX" offset="21368" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_155_CCNT" acronym="PARAMSET_155_CCNT" offset="21372" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_156_OPT" acronym="PARAMSET_156_OPT" offset="21376" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_156_SRC" acronym="PARAMSET_156_SRC" offset="21380" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_156_A_B_CNT" acronym="PARAMSET_156_A_B_CNT" offset="21384" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_156_DST" acronym="PARAMSET_156_DST" offset="21388" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_156_SRC_DST_BIDX" acronym="PARAMSET_156_SRC_DST_BIDX" offset="21392" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_156_LINK_BCNTRLD" acronym="PARAMSET_156_LINK_BCNTRLD" offset="21396" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_156_SRC_DST_CIDX" acronym="PARAMSET_156_SRC_DST_CIDX" offset="21400" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_156_CCNT" acronym="PARAMSET_156_CCNT" offset="21404" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_157_OPT" acronym="PARAMSET_157_OPT" offset="21408" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_157_SRC" acronym="PARAMSET_157_SRC" offset="21412" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_157_A_B_CNT" acronym="PARAMSET_157_A_B_CNT" offset="21416" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_157_DST" acronym="PARAMSET_157_DST" offset="21420" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_157_SRC_DST_BIDX" acronym="PARAMSET_157_SRC_DST_BIDX" offset="21424" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_157_LINK_BCNTRLD" acronym="PARAMSET_157_LINK_BCNTRLD" offset="21428" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_157_SRC_DST_CIDX" acronym="PARAMSET_157_SRC_DST_CIDX" offset="21432" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_157_CCNT" acronym="PARAMSET_157_CCNT" offset="21436" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_158_OPT" acronym="PARAMSET_158_OPT" offset="21440" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_158_SRC" acronym="PARAMSET_158_SRC" offset="21444" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_158_A_B_CNT" acronym="PARAMSET_158_A_B_CNT" offset="21448" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_158_DST" acronym="PARAMSET_158_DST" offset="21452" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_158_SRC_DST_BIDX" acronym="PARAMSET_158_SRC_DST_BIDX" offset="21456" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_158_LINK_BCNTRLD" acronym="PARAMSET_158_LINK_BCNTRLD" offset="21460" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_158_SRC_DST_CIDX" acronym="PARAMSET_158_SRC_DST_CIDX" offset="21464" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_158_CCNT" acronym="PARAMSET_158_CCNT" offset="21468" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_159_OPT" acronym="PARAMSET_159_OPT" offset="21472" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_159_SRC" acronym="PARAMSET_159_SRC" offset="21476" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_159_A_B_CNT" acronym="PARAMSET_159_A_B_CNT" offset="21480" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_159_DST" acronym="PARAMSET_159_DST" offset="21484" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_159_SRC_DST_BIDX" acronym="PARAMSET_159_SRC_DST_BIDX" offset="21488" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_159_LINK_BCNTRLD" acronym="PARAMSET_159_LINK_BCNTRLD" offset="21492" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_159_SRC_DST_CIDX" acronym="PARAMSET_159_SRC_DST_CIDX" offset="21496" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_159_CCNT" acronym="PARAMSET_159_CCNT" offset="21500" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_160_OPT" acronym="PARAMSET_160_OPT" offset="21504" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_160_SRC" acronym="PARAMSET_160_SRC" offset="21508" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_160_A_B_CNT" acronym="PARAMSET_160_A_B_CNT" offset="21512" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_160_DST" acronym="PARAMSET_160_DST" offset="21516" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_160_SRC_DST_BIDX" acronym="PARAMSET_160_SRC_DST_BIDX" offset="21520" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_160_LINK_BCNTRLD" acronym="PARAMSET_160_LINK_BCNTRLD" offset="21524" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_160_SRC_DST_CIDX" acronym="PARAMSET_160_SRC_DST_CIDX" offset="21528" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_160_CCNT" acronym="PARAMSET_160_CCNT" offset="21532" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_161_OPT" acronym="PARAMSET_161_OPT" offset="21536" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_161_SRC" acronym="PARAMSET_161_SRC" offset="21540" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_161_A_B_CNT" acronym="PARAMSET_161_A_B_CNT" offset="21544" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_161_DST" acronym="PARAMSET_161_DST" offset="21548" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_161_SRC_DST_BIDX" acronym="PARAMSET_161_SRC_DST_BIDX" offset="21552" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_161_LINK_BCNTRLD" acronym="PARAMSET_161_LINK_BCNTRLD" offset="21556" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_161_SRC_DST_CIDX" acronym="PARAMSET_161_SRC_DST_CIDX" offset="21560" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_161_CCNT" acronym="PARAMSET_161_CCNT" offset="21564" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_162_OPT" acronym="PARAMSET_162_OPT" offset="21568" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_162_SRC" acronym="PARAMSET_162_SRC" offset="21572" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_162_A_B_CNT" acronym="PARAMSET_162_A_B_CNT" offset="21576" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_162_DST" acronym="PARAMSET_162_DST" offset="21580" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_162_SRC_DST_BIDX" acronym="PARAMSET_162_SRC_DST_BIDX" offset="21584" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_162_LINK_BCNTRLD" acronym="PARAMSET_162_LINK_BCNTRLD" offset="21588" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_162_SRC_DST_CIDX" acronym="PARAMSET_162_SRC_DST_CIDX" offset="21592" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_162_CCNT" acronym="PARAMSET_162_CCNT" offset="21596" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_163_OPT" acronym="PARAMSET_163_OPT" offset="21600" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_163_SRC" acronym="PARAMSET_163_SRC" offset="21604" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_163_A_B_CNT" acronym="PARAMSET_163_A_B_CNT" offset="21608" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_163_DST" acronym="PARAMSET_163_DST" offset="21612" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_163_SRC_DST_BIDX" acronym="PARAMSET_163_SRC_DST_BIDX" offset="21616" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_163_LINK_BCNTRLD" acronym="PARAMSET_163_LINK_BCNTRLD" offset="21620" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_163_SRC_DST_CIDX" acronym="PARAMSET_163_SRC_DST_CIDX" offset="21624" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_163_CCNT" acronym="PARAMSET_163_CCNT" offset="21628" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_164_OPT" acronym="PARAMSET_164_OPT" offset="21632" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_164_SRC" acronym="PARAMSET_164_SRC" offset="21636" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_164_A_B_CNT" acronym="PARAMSET_164_A_B_CNT" offset="21640" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_164_DST" acronym="PARAMSET_164_DST" offset="21644" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_164_SRC_DST_BIDX" acronym="PARAMSET_164_SRC_DST_BIDX" offset="21648" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_164_LINK_BCNTRLD" acronym="PARAMSET_164_LINK_BCNTRLD" offset="21652" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_164_SRC_DST_CIDX" acronym="PARAMSET_164_SRC_DST_CIDX" offset="21656" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_164_CCNT" acronym="PARAMSET_164_CCNT" offset="21660" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_165_OPT" acronym="PARAMSET_165_OPT" offset="21664" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_165_SRC" acronym="PARAMSET_165_SRC" offset="21668" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_165_A_B_CNT" acronym="PARAMSET_165_A_B_CNT" offset="21672" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_165_DST" acronym="PARAMSET_165_DST" offset="21676" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_165_SRC_DST_BIDX" acronym="PARAMSET_165_SRC_DST_BIDX" offset="21680" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_165_LINK_BCNTRLD" acronym="PARAMSET_165_LINK_BCNTRLD" offset="21684" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_165_SRC_DST_CIDX" acronym="PARAMSET_165_SRC_DST_CIDX" offset="21688" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_165_CCNT" acronym="PARAMSET_165_CCNT" offset="21692" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_166_OPT" acronym="PARAMSET_166_OPT" offset="21696" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_166_SRC" acronym="PARAMSET_166_SRC" offset="21700" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_166_A_B_CNT" acronym="PARAMSET_166_A_B_CNT" offset="21704" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_166_DST" acronym="PARAMSET_166_DST" offset="21708" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_166_SRC_DST_BIDX" acronym="PARAMSET_166_SRC_DST_BIDX" offset="21712" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_166_LINK_BCNTRLD" acronym="PARAMSET_166_LINK_BCNTRLD" offset="21716" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_166_SRC_DST_CIDX" acronym="PARAMSET_166_SRC_DST_CIDX" offset="21720" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_166_CCNT" acronym="PARAMSET_166_CCNT" offset="21724" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_167_OPT" acronym="PARAMSET_167_OPT" offset="21728" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_167_SRC" acronym="PARAMSET_167_SRC" offset="21732" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_167_A_B_CNT" acronym="PARAMSET_167_A_B_CNT" offset="21736" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_167_DST" acronym="PARAMSET_167_DST" offset="21740" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_167_SRC_DST_BIDX" acronym="PARAMSET_167_SRC_DST_BIDX" offset="21744" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_167_LINK_BCNTRLD" acronym="PARAMSET_167_LINK_BCNTRLD" offset="21748" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_167_SRC_DST_CIDX" acronym="PARAMSET_167_SRC_DST_CIDX" offset="21752" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_167_CCNT" acronym="PARAMSET_167_CCNT" offset="21756" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_168_OPT" acronym="PARAMSET_168_OPT" offset="21760" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_168_SRC" acronym="PARAMSET_168_SRC" offset="21764" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_168_A_B_CNT" acronym="PARAMSET_168_A_B_CNT" offset="21768" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_168_DST" acronym="PARAMSET_168_DST" offset="21772" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_168_SRC_DST_BIDX" acronym="PARAMSET_168_SRC_DST_BIDX" offset="21776" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_168_LINK_BCNTRLD" acronym="PARAMSET_168_LINK_BCNTRLD" offset="21780" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_168_SRC_DST_CIDX" acronym="PARAMSET_168_SRC_DST_CIDX" offset="21784" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_168_CCNT" acronym="PARAMSET_168_CCNT" offset="21788" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_169_OPT" acronym="PARAMSET_169_OPT" offset="21792" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_169_SRC" acronym="PARAMSET_169_SRC" offset="21796" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_169_A_B_CNT" acronym="PARAMSET_169_A_B_CNT" offset="21800" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_169_DST" acronym="PARAMSET_169_DST" offset="21804" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_169_SRC_DST_BIDX" acronym="PARAMSET_169_SRC_DST_BIDX" offset="21808" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_169_LINK_BCNTRLD" acronym="PARAMSET_169_LINK_BCNTRLD" offset="21812" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_169_SRC_DST_CIDX" acronym="PARAMSET_169_SRC_DST_CIDX" offset="21816" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_169_CCNT" acronym="PARAMSET_169_CCNT" offset="21820" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_170_OPT" acronym="PARAMSET_170_OPT" offset="21824" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_170_SRC" acronym="PARAMSET_170_SRC" offset="21828" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_170_A_B_CNT" acronym="PARAMSET_170_A_B_CNT" offset="21832" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_170_DST" acronym="PARAMSET_170_DST" offset="21836" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_170_SRC_DST_BIDX" acronym="PARAMSET_170_SRC_DST_BIDX" offset="21840" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_170_LINK_BCNTRLD" acronym="PARAMSET_170_LINK_BCNTRLD" offset="21844" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_170_SRC_DST_CIDX" acronym="PARAMSET_170_SRC_DST_CIDX" offset="21848" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_170_CCNT" acronym="PARAMSET_170_CCNT" offset="21852" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_171_OPT" acronym="PARAMSET_171_OPT" offset="21856" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_171_SRC" acronym="PARAMSET_171_SRC" offset="21860" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_171_A_B_CNT" acronym="PARAMSET_171_A_B_CNT" offset="21864" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_171_DST" acronym="PARAMSET_171_DST" offset="21868" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_171_SRC_DST_BIDX" acronym="PARAMSET_171_SRC_DST_BIDX" offset="21872" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_171_LINK_BCNTRLD" acronym="PARAMSET_171_LINK_BCNTRLD" offset="21876" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_171_SRC_DST_CIDX" acronym="PARAMSET_171_SRC_DST_CIDX" offset="21880" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_171_CCNT" acronym="PARAMSET_171_CCNT" offset="21884" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_172_OPT" acronym="PARAMSET_172_OPT" offset="21888" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_172_SRC" acronym="PARAMSET_172_SRC" offset="21892" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_172_A_B_CNT" acronym="PARAMSET_172_A_B_CNT" offset="21896" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_172_DST" acronym="PARAMSET_172_DST" offset="21900" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_172_SRC_DST_BIDX" acronym="PARAMSET_172_SRC_DST_BIDX" offset="21904" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_172_LINK_BCNTRLD" acronym="PARAMSET_172_LINK_BCNTRLD" offset="21908" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_172_SRC_DST_CIDX" acronym="PARAMSET_172_SRC_DST_CIDX" offset="21912" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_172_CCNT" acronym="PARAMSET_172_CCNT" offset="21916" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_173_OPT" acronym="PARAMSET_173_OPT" offset="21920" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_173_SRC" acronym="PARAMSET_173_SRC" offset="21924" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_173_A_B_CNT" acronym="PARAMSET_173_A_B_CNT" offset="21928" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_173_DST" acronym="PARAMSET_173_DST" offset="21932" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_173_SRC_DST_BIDX" acronym="PARAMSET_173_SRC_DST_BIDX" offset="21936" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_173_LINK_BCNTRLD" acronym="PARAMSET_173_LINK_BCNTRLD" offset="21940" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_173_SRC_DST_CIDX" acronym="PARAMSET_173_SRC_DST_CIDX" offset="21944" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_173_CCNT" acronym="PARAMSET_173_CCNT" offset="21948" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_174_OPT" acronym="PARAMSET_174_OPT" offset="21952" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_174_SRC" acronym="PARAMSET_174_SRC" offset="21956" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_174_A_B_CNT" acronym="PARAMSET_174_A_B_CNT" offset="21960" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_174_DST" acronym="PARAMSET_174_DST" offset="21964" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_174_SRC_DST_BIDX" acronym="PARAMSET_174_SRC_DST_BIDX" offset="21968" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_174_LINK_BCNTRLD" acronym="PARAMSET_174_LINK_BCNTRLD" offset="21972" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_174_SRC_DST_CIDX" acronym="PARAMSET_174_SRC_DST_CIDX" offset="21976" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_174_CCNT" acronym="PARAMSET_174_CCNT" offset="21980" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_175_OPT" acronym="PARAMSET_175_OPT" offset="21984" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_175_SRC" acronym="PARAMSET_175_SRC" offset="21988" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_175_A_B_CNT" acronym="PARAMSET_175_A_B_CNT" offset="21992" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_175_DST" acronym="PARAMSET_175_DST" offset="21996" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_175_SRC_DST_BIDX" acronym="PARAMSET_175_SRC_DST_BIDX" offset="22000" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_175_LINK_BCNTRLD" acronym="PARAMSET_175_LINK_BCNTRLD" offset="22004" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_175_SRC_DST_CIDX" acronym="PARAMSET_175_SRC_DST_CIDX" offset="22008" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_175_CCNT" acronym="PARAMSET_175_CCNT" offset="22012" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_176_OPT" acronym="PARAMSET_176_OPT" offset="22016" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_176_SRC" acronym="PARAMSET_176_SRC" offset="22020" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_176_A_B_CNT" acronym="PARAMSET_176_A_B_CNT" offset="22024" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_176_DST" acronym="PARAMSET_176_DST" offset="22028" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_176_SRC_DST_BIDX" acronym="PARAMSET_176_SRC_DST_BIDX" offset="22032" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_176_LINK_BCNTRLD" acronym="PARAMSET_176_LINK_BCNTRLD" offset="22036" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_176_SRC_DST_CIDX" acronym="PARAMSET_176_SRC_DST_CIDX" offset="22040" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_176_CCNT" acronym="PARAMSET_176_CCNT" offset="22044" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_177_OPT" acronym="PARAMSET_177_OPT" offset="22048" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_177_SRC" acronym="PARAMSET_177_SRC" offset="22052" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_177_A_B_CNT" acronym="PARAMSET_177_A_B_CNT" offset="22056" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_177_DST" acronym="PARAMSET_177_DST" offset="22060" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_177_SRC_DST_BIDX" acronym="PARAMSET_177_SRC_DST_BIDX" offset="22064" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_177_LINK_BCNTRLD" acronym="PARAMSET_177_LINK_BCNTRLD" offset="22068" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_177_SRC_DST_CIDX" acronym="PARAMSET_177_SRC_DST_CIDX" offset="22072" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_177_CCNT" acronym="PARAMSET_177_CCNT" offset="22076" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_178_OPT" acronym="PARAMSET_178_OPT" offset="22080" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_178_SRC" acronym="PARAMSET_178_SRC" offset="22084" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_178_A_B_CNT" acronym="PARAMSET_178_A_B_CNT" offset="22088" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_178_DST" acronym="PARAMSET_178_DST" offset="22092" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_178_SRC_DST_BIDX" acronym="PARAMSET_178_SRC_DST_BIDX" offset="22096" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_178_LINK_BCNTRLD" acronym="PARAMSET_178_LINK_BCNTRLD" offset="22100" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_178_SRC_DST_CIDX" acronym="PARAMSET_178_SRC_DST_CIDX" offset="22104" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_178_CCNT" acronym="PARAMSET_178_CCNT" offset="22108" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_179_OPT" acronym="PARAMSET_179_OPT" offset="22112" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_179_SRC" acronym="PARAMSET_179_SRC" offset="22116" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_179_A_B_CNT" acronym="PARAMSET_179_A_B_CNT" offset="22120" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_179_DST" acronym="PARAMSET_179_DST" offset="22124" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_179_SRC_DST_BIDX" acronym="PARAMSET_179_SRC_DST_BIDX" offset="22128" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_179_LINK_BCNTRLD" acronym="PARAMSET_179_LINK_BCNTRLD" offset="22132" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_179_SRC_DST_CIDX" acronym="PARAMSET_179_SRC_DST_CIDX" offset="22136" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_179_CCNT" acronym="PARAMSET_179_CCNT" offset="22140" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_180_OPT" acronym="PARAMSET_180_OPT" offset="22144" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_180_SRC" acronym="PARAMSET_180_SRC" offset="22148" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_180_A_B_CNT" acronym="PARAMSET_180_A_B_CNT" offset="22152" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_180_DST" acronym="PARAMSET_180_DST" offset="22156" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_180_SRC_DST_BIDX" acronym="PARAMSET_180_SRC_DST_BIDX" offset="22160" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_180_LINK_BCNTRLD" acronym="PARAMSET_180_LINK_BCNTRLD" offset="22164" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_180_SRC_DST_CIDX" acronym="PARAMSET_180_SRC_DST_CIDX" offset="22168" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_180_CCNT" acronym="PARAMSET_180_CCNT" offset="22172" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_181_OPT" acronym="PARAMSET_181_OPT" offset="22176" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_181_SRC" acronym="PARAMSET_181_SRC" offset="22180" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_181_A_B_CNT" acronym="PARAMSET_181_A_B_CNT" offset="22184" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_181_DST" acronym="PARAMSET_181_DST" offset="22188" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_181_SRC_DST_BIDX" acronym="PARAMSET_181_SRC_DST_BIDX" offset="22192" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_181_LINK_BCNTRLD" acronym="PARAMSET_181_LINK_BCNTRLD" offset="22196" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_181_SRC_DST_CIDX" acronym="PARAMSET_181_SRC_DST_CIDX" offset="22200" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_181_CCNT" acronym="PARAMSET_181_CCNT" offset="22204" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_182_OPT" acronym="PARAMSET_182_OPT" offset="22208" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_182_SRC" acronym="PARAMSET_182_SRC" offset="22212" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_182_A_B_CNT" acronym="PARAMSET_182_A_B_CNT" offset="22216" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_182_DST" acronym="PARAMSET_182_DST" offset="22220" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_182_SRC_DST_BIDX" acronym="PARAMSET_182_SRC_DST_BIDX" offset="22224" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_182_LINK_BCNTRLD" acronym="PARAMSET_182_LINK_BCNTRLD" offset="22228" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_182_SRC_DST_CIDX" acronym="PARAMSET_182_SRC_DST_CIDX" offset="22232" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_182_CCNT" acronym="PARAMSET_182_CCNT" offset="22236" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_183_OPT" acronym="PARAMSET_183_OPT" offset="22240" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_183_SRC" acronym="PARAMSET_183_SRC" offset="22244" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_183_A_B_CNT" acronym="PARAMSET_183_A_B_CNT" offset="22248" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_183_DST" acronym="PARAMSET_183_DST" offset="22252" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_183_SRC_DST_BIDX" acronym="PARAMSET_183_SRC_DST_BIDX" offset="22256" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_183_LINK_BCNTRLD" acronym="PARAMSET_183_LINK_BCNTRLD" offset="22260" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_183_SRC_DST_CIDX" acronym="PARAMSET_183_SRC_DST_CIDX" offset="22264" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_183_CCNT" acronym="PARAMSET_183_CCNT" offset="22268" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_184_OPT" acronym="PARAMSET_184_OPT" offset="22272" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_184_SRC" acronym="PARAMSET_184_SRC" offset="22276" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_184_A_B_CNT" acronym="PARAMSET_184_A_B_CNT" offset="22280" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_184_DST" acronym="PARAMSET_184_DST" offset="22284" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_184_SRC_DST_BIDX" acronym="PARAMSET_184_SRC_DST_BIDX" offset="22288" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_184_LINK_BCNTRLD" acronym="PARAMSET_184_LINK_BCNTRLD" offset="22292" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_184_SRC_DST_CIDX" acronym="PARAMSET_184_SRC_DST_CIDX" offset="22296" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_184_CCNT" acronym="PARAMSET_184_CCNT" offset="22300" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_185_OPT" acronym="PARAMSET_185_OPT" offset="22304" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_185_SRC" acronym="PARAMSET_185_SRC" offset="22308" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_185_A_B_CNT" acronym="PARAMSET_185_A_B_CNT" offset="22312" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_185_DST" acronym="PARAMSET_185_DST" offset="22316" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_185_SRC_DST_BIDX" acronym="PARAMSET_185_SRC_DST_BIDX" offset="22320" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_185_LINK_BCNTRLD" acronym="PARAMSET_185_LINK_BCNTRLD" offset="22324" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_185_SRC_DST_CIDX" acronym="PARAMSET_185_SRC_DST_CIDX" offset="22328" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_185_CCNT" acronym="PARAMSET_185_CCNT" offset="22332" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_186_OPT" acronym="PARAMSET_186_OPT" offset="22336" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_186_SRC" acronym="PARAMSET_186_SRC" offset="22340" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_186_A_B_CNT" acronym="PARAMSET_186_A_B_CNT" offset="22344" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_186_DST" acronym="PARAMSET_186_DST" offset="22348" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_186_SRC_DST_BIDX" acronym="PARAMSET_186_SRC_DST_BIDX" offset="22352" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_186_LINK_BCNTRLD" acronym="PARAMSET_186_LINK_BCNTRLD" offset="22356" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_186_SRC_DST_CIDX" acronym="PARAMSET_186_SRC_DST_CIDX" offset="22360" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_186_CCNT" acronym="PARAMSET_186_CCNT" offset="22364" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_187_OPT" acronym="PARAMSET_187_OPT" offset="22368" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_187_SRC" acronym="PARAMSET_187_SRC" offset="22372" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_187_A_B_CNT" acronym="PARAMSET_187_A_B_CNT" offset="22376" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_187_DST" acronym="PARAMSET_187_DST" offset="22380" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_187_SRC_DST_BIDX" acronym="PARAMSET_187_SRC_DST_BIDX" offset="22384" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_187_LINK_BCNTRLD" acronym="PARAMSET_187_LINK_BCNTRLD" offset="22388" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_187_SRC_DST_CIDX" acronym="PARAMSET_187_SRC_DST_CIDX" offset="22392" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_187_CCNT" acronym="PARAMSET_187_CCNT" offset="22396" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_188_OPT" acronym="PARAMSET_188_OPT" offset="22400" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_188_SRC" acronym="PARAMSET_188_SRC" offset="22404" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_188_A_B_CNT" acronym="PARAMSET_188_A_B_CNT" offset="22408" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_188_DST" acronym="PARAMSET_188_DST" offset="22412" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_188_SRC_DST_BIDX" acronym="PARAMSET_188_SRC_DST_BIDX" offset="22416" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_188_LINK_BCNTRLD" acronym="PARAMSET_188_LINK_BCNTRLD" offset="22420" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_188_SRC_DST_CIDX" acronym="PARAMSET_188_SRC_DST_CIDX" offset="22424" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_188_CCNT" acronym="PARAMSET_188_CCNT" offset="22428" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_189_OPT" acronym="PARAMSET_189_OPT" offset="22432" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_189_SRC" acronym="PARAMSET_189_SRC" offset="22436" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_189_A_B_CNT" acronym="PARAMSET_189_A_B_CNT" offset="22440" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_189_DST" acronym="PARAMSET_189_DST" offset="22444" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_189_SRC_DST_BIDX" acronym="PARAMSET_189_SRC_DST_BIDX" offset="22448" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_189_LINK_BCNTRLD" acronym="PARAMSET_189_LINK_BCNTRLD" offset="22452" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_189_SRC_DST_CIDX" acronym="PARAMSET_189_SRC_DST_CIDX" offset="22456" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_189_CCNT" acronym="PARAMSET_189_CCNT" offset="22460" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_190_OPT" acronym="PARAMSET_190_OPT" offset="22464" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_190_SRC" acronym="PARAMSET_190_SRC" offset="22468" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_190_A_B_CNT" acronym="PARAMSET_190_A_B_CNT" offset="22472" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_190_DST" acronym="PARAMSET_190_DST" offset="22476" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_190_SRC_DST_BIDX" acronym="PARAMSET_190_SRC_DST_BIDX" offset="22480" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_190_LINK_BCNTRLD" acronym="PARAMSET_190_LINK_BCNTRLD" offset="22484" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_190_SRC_DST_CIDX" acronym="PARAMSET_190_SRC_DST_CIDX" offset="22488" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_190_CCNT" acronym="PARAMSET_190_CCNT" offset="22492" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_191_OPT" acronym="PARAMSET_191_OPT" offset="22496" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_191_SRC" acronym="PARAMSET_191_SRC" offset="22500" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_191_A_B_CNT" acronym="PARAMSET_191_A_B_CNT" offset="22504" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_191_DST" acronym="PARAMSET_191_DST" offset="22508" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_191_SRC_DST_BIDX" acronym="PARAMSET_191_SRC_DST_BIDX" offset="22512" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_191_LINK_BCNTRLD" acronym="PARAMSET_191_LINK_BCNTRLD" offset="22516" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_191_SRC_DST_CIDX" acronym="PARAMSET_191_SRC_DST_CIDX" offset="22520" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_191_CCNT" acronym="PARAMSET_191_CCNT" offset="22524" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_192_OPT" acronym="PARAMSET_192_OPT" offset="22528" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_192_SRC" acronym="PARAMSET_192_SRC" offset="22532" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_192_A_B_CNT" acronym="PARAMSET_192_A_B_CNT" offset="22536" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_192_DST" acronym="PARAMSET_192_DST" offset="22540" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_192_SRC_DST_BIDX" acronym="PARAMSET_192_SRC_DST_BIDX" offset="22544" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_192_LINK_BCNTRLD" acronym="PARAMSET_192_LINK_BCNTRLD" offset="22548" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_192_SRC_DST_CIDX" acronym="PARAMSET_192_SRC_DST_CIDX" offset="22552" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_192_CCNT" acronym="PARAMSET_192_CCNT" offset="22556" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_193_OPT" acronym="PARAMSET_193_OPT" offset="22560" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_193_SRC" acronym="PARAMSET_193_SRC" offset="22564" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_193_A_B_CNT" acronym="PARAMSET_193_A_B_CNT" offset="22568" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_193_DST" acronym="PARAMSET_193_DST" offset="22572" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_193_SRC_DST_BIDX" acronym="PARAMSET_193_SRC_DST_BIDX" offset="22576" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_193_LINK_BCNTRLD" acronym="PARAMSET_193_LINK_BCNTRLD" offset="22580" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_193_SRC_DST_CIDX" acronym="PARAMSET_193_SRC_DST_CIDX" offset="22584" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_193_CCNT" acronym="PARAMSET_193_CCNT" offset="22588" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_194_OPT" acronym="PARAMSET_194_OPT" offset="22592" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_194_SRC" acronym="PARAMSET_194_SRC" offset="22596" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_194_A_B_CNT" acronym="PARAMSET_194_A_B_CNT" offset="22600" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_194_DST" acronym="PARAMSET_194_DST" offset="22604" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_194_SRC_DST_BIDX" acronym="PARAMSET_194_SRC_DST_BIDX" offset="22608" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_194_LINK_BCNTRLD" acronym="PARAMSET_194_LINK_BCNTRLD" offset="22612" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_194_SRC_DST_CIDX" acronym="PARAMSET_194_SRC_DST_CIDX" offset="22616" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_194_CCNT" acronym="PARAMSET_194_CCNT" offset="22620" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_195_OPT" acronym="PARAMSET_195_OPT" offset="22624" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_195_SRC" acronym="PARAMSET_195_SRC" offset="22628" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_195_A_B_CNT" acronym="PARAMSET_195_A_B_CNT" offset="22632" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_195_DST" acronym="PARAMSET_195_DST" offset="22636" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_195_SRC_DST_BIDX" acronym="PARAMSET_195_SRC_DST_BIDX" offset="22640" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_195_LINK_BCNTRLD" acronym="PARAMSET_195_LINK_BCNTRLD" offset="22644" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_195_SRC_DST_CIDX" acronym="PARAMSET_195_SRC_DST_CIDX" offset="22648" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_195_CCNT" acronym="PARAMSET_195_CCNT" offset="22652" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_196_OPT" acronym="PARAMSET_196_OPT" offset="22656" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_196_SRC" acronym="PARAMSET_196_SRC" offset="22660" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_196_A_B_CNT" acronym="PARAMSET_196_A_B_CNT" offset="22664" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_196_DST" acronym="PARAMSET_196_DST" offset="22668" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_196_SRC_DST_BIDX" acronym="PARAMSET_196_SRC_DST_BIDX" offset="22672" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_196_LINK_BCNTRLD" acronym="PARAMSET_196_LINK_BCNTRLD" offset="22676" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_196_SRC_DST_CIDX" acronym="PARAMSET_196_SRC_DST_CIDX" offset="22680" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_196_CCNT" acronym="PARAMSET_196_CCNT" offset="22684" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_197_OPT" acronym="PARAMSET_197_OPT" offset="22688" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_197_SRC" acronym="PARAMSET_197_SRC" offset="22692" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_197_A_B_CNT" acronym="PARAMSET_197_A_B_CNT" offset="22696" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_197_DST" acronym="PARAMSET_197_DST" offset="22700" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_197_SRC_DST_BIDX" acronym="PARAMSET_197_SRC_DST_BIDX" offset="22704" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_197_LINK_BCNTRLD" acronym="PARAMSET_197_LINK_BCNTRLD" offset="22708" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_197_SRC_DST_CIDX" acronym="PARAMSET_197_SRC_DST_CIDX" offset="22712" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_197_CCNT" acronym="PARAMSET_197_CCNT" offset="22716" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_198_OPT" acronym="PARAMSET_198_OPT" offset="22720" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_198_SRC" acronym="PARAMSET_198_SRC" offset="22724" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_198_A_B_CNT" acronym="PARAMSET_198_A_B_CNT" offset="22728" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_198_DST" acronym="PARAMSET_198_DST" offset="22732" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_198_SRC_DST_BIDX" acronym="PARAMSET_198_SRC_DST_BIDX" offset="22736" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_198_LINK_BCNTRLD" acronym="PARAMSET_198_LINK_BCNTRLD" offset="22740" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_198_SRC_DST_CIDX" acronym="PARAMSET_198_SRC_DST_CIDX" offset="22744" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_198_CCNT" acronym="PARAMSET_198_CCNT" offset="22748" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_199_OPT" acronym="PARAMSET_199_OPT" offset="22752" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_199_SRC" acronym="PARAMSET_199_SRC" offset="22756" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_199_A_B_CNT" acronym="PARAMSET_199_A_B_CNT" offset="22760" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_199_DST" acronym="PARAMSET_199_DST" offset="22764" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_199_SRC_DST_BIDX" acronym="PARAMSET_199_SRC_DST_BIDX" offset="22768" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_199_LINK_BCNTRLD" acronym="PARAMSET_199_LINK_BCNTRLD" offset="22772" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_199_SRC_DST_CIDX" acronym="PARAMSET_199_SRC_DST_CIDX" offset="22776" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_199_CCNT" acronym="PARAMSET_199_CCNT" offset="22780" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_200_OPT" acronym="PARAMSET_200_OPT" offset="22784" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_200_SRC" acronym="PARAMSET_200_SRC" offset="22788" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_200_A_B_CNT" acronym="PARAMSET_200_A_B_CNT" offset="22792" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_200_DST" acronym="PARAMSET_200_DST" offset="22796" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_200_SRC_DST_BIDX" acronym="PARAMSET_200_SRC_DST_BIDX" offset="22800" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_200_LINK_BCNTRLD" acronym="PARAMSET_200_LINK_BCNTRLD" offset="22804" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_200_SRC_DST_CIDX" acronym="PARAMSET_200_SRC_DST_CIDX" offset="22808" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_200_CCNT" acronym="PARAMSET_200_CCNT" offset="22812" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_201_OPT" acronym="PARAMSET_201_OPT" offset="22816" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_201_SRC" acronym="PARAMSET_201_SRC" offset="22820" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_201_A_B_CNT" acronym="PARAMSET_201_A_B_CNT" offset="22824" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_201_DST" acronym="PARAMSET_201_DST" offset="22828" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_201_SRC_DST_BIDX" acronym="PARAMSET_201_SRC_DST_BIDX" offset="22832" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_201_LINK_BCNTRLD" acronym="PARAMSET_201_LINK_BCNTRLD" offset="22836" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_201_SRC_DST_CIDX" acronym="PARAMSET_201_SRC_DST_CIDX" offset="22840" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_201_CCNT" acronym="PARAMSET_201_CCNT" offset="22844" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_202_OPT" acronym="PARAMSET_202_OPT" offset="22848" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_202_SRC" acronym="PARAMSET_202_SRC" offset="22852" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_202_A_B_CNT" acronym="PARAMSET_202_A_B_CNT" offset="22856" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_202_DST" acronym="PARAMSET_202_DST" offset="22860" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_202_SRC_DST_BIDX" acronym="PARAMSET_202_SRC_DST_BIDX" offset="22864" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_202_LINK_BCNTRLD" acronym="PARAMSET_202_LINK_BCNTRLD" offset="22868" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_202_SRC_DST_CIDX" acronym="PARAMSET_202_SRC_DST_CIDX" offset="22872" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_202_CCNT" acronym="PARAMSET_202_CCNT" offset="22876" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_203_OPT" acronym="PARAMSET_203_OPT" offset="22880" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_203_SRC" acronym="PARAMSET_203_SRC" offset="22884" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_203_A_B_CNT" acronym="PARAMSET_203_A_B_CNT" offset="22888" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_203_DST" acronym="PARAMSET_203_DST" offset="22892" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_203_SRC_DST_BIDX" acronym="PARAMSET_203_SRC_DST_BIDX" offset="22896" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_203_LINK_BCNTRLD" acronym="PARAMSET_203_LINK_BCNTRLD" offset="22900" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_203_SRC_DST_CIDX" acronym="PARAMSET_203_SRC_DST_CIDX" offset="22904" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_203_CCNT" acronym="PARAMSET_203_CCNT" offset="22908" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_204_OPT" acronym="PARAMSET_204_OPT" offset="22912" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_204_SRC" acronym="PARAMSET_204_SRC" offset="22916" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_204_A_B_CNT" acronym="PARAMSET_204_A_B_CNT" offset="22920" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_204_DST" acronym="PARAMSET_204_DST" offset="22924" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_204_SRC_DST_BIDX" acronym="PARAMSET_204_SRC_DST_BIDX" offset="22928" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_204_LINK_BCNTRLD" acronym="PARAMSET_204_LINK_BCNTRLD" offset="22932" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_204_SRC_DST_CIDX" acronym="PARAMSET_204_SRC_DST_CIDX" offset="22936" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_204_CCNT" acronym="PARAMSET_204_CCNT" offset="22940" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_205_OPT" acronym="PARAMSET_205_OPT" offset="22944" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_205_SRC" acronym="PARAMSET_205_SRC" offset="22948" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_205_A_B_CNT" acronym="PARAMSET_205_A_B_CNT" offset="22952" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_205_DST" acronym="PARAMSET_205_DST" offset="22956" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_205_SRC_DST_BIDX" acronym="PARAMSET_205_SRC_DST_BIDX" offset="22960" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_205_LINK_BCNTRLD" acronym="PARAMSET_205_LINK_BCNTRLD" offset="22964" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_205_SRC_DST_CIDX" acronym="PARAMSET_205_SRC_DST_CIDX" offset="22968" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_205_CCNT" acronym="PARAMSET_205_CCNT" offset="22972" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_206_OPT" acronym="PARAMSET_206_OPT" offset="22976" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_206_SRC" acronym="PARAMSET_206_SRC" offset="22980" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_206_A_B_CNT" acronym="PARAMSET_206_A_B_CNT" offset="22984" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_206_DST" acronym="PARAMSET_206_DST" offset="22988" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_206_SRC_DST_BIDX" acronym="PARAMSET_206_SRC_DST_BIDX" offset="22992" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_206_LINK_BCNTRLD" acronym="PARAMSET_206_LINK_BCNTRLD" offset="22996" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_206_SRC_DST_CIDX" acronym="PARAMSET_206_SRC_DST_CIDX" offset="23000" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_206_CCNT" acronym="PARAMSET_206_CCNT" offset="23004" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_207_OPT" acronym="PARAMSET_207_OPT" offset="23008" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_207_SRC" acronym="PARAMSET_207_SRC" offset="23012" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_207_A_B_CNT" acronym="PARAMSET_207_A_B_CNT" offset="23016" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_207_DST" acronym="PARAMSET_207_DST" offset="23020" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_207_SRC_DST_BIDX" acronym="PARAMSET_207_SRC_DST_BIDX" offset="23024" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_207_LINK_BCNTRLD" acronym="PARAMSET_207_LINK_BCNTRLD" offset="23028" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_207_SRC_DST_CIDX" acronym="PARAMSET_207_SRC_DST_CIDX" offset="23032" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_207_CCNT" acronym="PARAMSET_207_CCNT" offset="23036" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_208_OPT" acronym="PARAMSET_208_OPT" offset="23040" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_208_SRC" acronym="PARAMSET_208_SRC" offset="23044" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_208_A_B_CNT" acronym="PARAMSET_208_A_B_CNT" offset="23048" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_208_DST" acronym="PARAMSET_208_DST" offset="23052" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_208_SRC_DST_BIDX" acronym="PARAMSET_208_SRC_DST_BIDX" offset="23056" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_208_LINK_BCNTRLD" acronym="PARAMSET_208_LINK_BCNTRLD" offset="23060" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_208_SRC_DST_CIDX" acronym="PARAMSET_208_SRC_DST_CIDX" offset="23064" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_208_CCNT" acronym="PARAMSET_208_CCNT" offset="23068" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_209_OPT" acronym="PARAMSET_209_OPT" offset="23072" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_209_SRC" acronym="PARAMSET_209_SRC" offset="23076" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_209_A_B_CNT" acronym="PARAMSET_209_A_B_CNT" offset="23080" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_209_DST" acronym="PARAMSET_209_DST" offset="23084" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_209_SRC_DST_BIDX" acronym="PARAMSET_209_SRC_DST_BIDX" offset="23088" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_209_LINK_BCNTRLD" acronym="PARAMSET_209_LINK_BCNTRLD" offset="23092" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_209_SRC_DST_CIDX" acronym="PARAMSET_209_SRC_DST_CIDX" offset="23096" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_209_CCNT" acronym="PARAMSET_209_CCNT" offset="23100" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_210_OPT" acronym="PARAMSET_210_OPT" offset="23104" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_210_SRC" acronym="PARAMSET_210_SRC" offset="23108" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_210_A_B_CNT" acronym="PARAMSET_210_A_B_CNT" offset="23112" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_210_DST" acronym="PARAMSET_210_DST" offset="23116" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_210_SRC_DST_BIDX" acronym="PARAMSET_210_SRC_DST_BIDX" offset="23120" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_210_LINK_BCNTRLD" acronym="PARAMSET_210_LINK_BCNTRLD" offset="23124" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_210_SRC_DST_CIDX" acronym="PARAMSET_210_SRC_DST_CIDX" offset="23128" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_210_CCNT" acronym="PARAMSET_210_CCNT" offset="23132" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_211_OPT" acronym="PARAMSET_211_OPT" offset="23136" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_211_SRC" acronym="PARAMSET_211_SRC" offset="23140" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_211_A_B_CNT" acronym="PARAMSET_211_A_B_CNT" offset="23144" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_211_DST" acronym="PARAMSET_211_DST" offset="23148" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_211_SRC_DST_BIDX" acronym="PARAMSET_211_SRC_DST_BIDX" offset="23152" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_211_LINK_BCNTRLD" acronym="PARAMSET_211_LINK_BCNTRLD" offset="23156" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_211_SRC_DST_CIDX" acronym="PARAMSET_211_SRC_DST_CIDX" offset="23160" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_211_CCNT" acronym="PARAMSET_211_CCNT" offset="23164" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_212_OPT" acronym="PARAMSET_212_OPT" offset="23168" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_212_SRC" acronym="PARAMSET_212_SRC" offset="23172" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_212_A_B_CNT" acronym="PARAMSET_212_A_B_CNT" offset="23176" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_212_DST" acronym="PARAMSET_212_DST" offset="23180" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_212_SRC_DST_BIDX" acronym="PARAMSET_212_SRC_DST_BIDX" offset="23184" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_212_LINK_BCNTRLD" acronym="PARAMSET_212_LINK_BCNTRLD" offset="23188" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_212_SRC_DST_CIDX" acronym="PARAMSET_212_SRC_DST_CIDX" offset="23192" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_212_CCNT" acronym="PARAMSET_212_CCNT" offset="23196" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_213_OPT" acronym="PARAMSET_213_OPT" offset="23200" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_213_SRC" acronym="PARAMSET_213_SRC" offset="23204" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_213_A_B_CNT" acronym="PARAMSET_213_A_B_CNT" offset="23208" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_213_DST" acronym="PARAMSET_213_DST" offset="23212" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_213_SRC_DST_BIDX" acronym="PARAMSET_213_SRC_DST_BIDX" offset="23216" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_213_LINK_BCNTRLD" acronym="PARAMSET_213_LINK_BCNTRLD" offset="23220" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_213_SRC_DST_CIDX" acronym="PARAMSET_213_SRC_DST_CIDX" offset="23224" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_213_CCNT" acronym="PARAMSET_213_CCNT" offset="23228" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_214_OPT" acronym="PARAMSET_214_OPT" offset="23232" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_214_SRC" acronym="PARAMSET_214_SRC" offset="23236" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_214_A_B_CNT" acronym="PARAMSET_214_A_B_CNT" offset="23240" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_214_DST" acronym="PARAMSET_214_DST" offset="23244" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_214_SRC_DST_BIDX" acronym="PARAMSET_214_SRC_DST_BIDX" offset="23248" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_214_LINK_BCNTRLD" acronym="PARAMSET_214_LINK_BCNTRLD" offset="23252" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_214_SRC_DST_CIDX" acronym="PARAMSET_214_SRC_DST_CIDX" offset="23256" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_214_CCNT" acronym="PARAMSET_214_CCNT" offset="23260" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_215_OPT" acronym="PARAMSET_215_OPT" offset="23264" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_215_SRC" acronym="PARAMSET_215_SRC" offset="23268" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_215_A_B_CNT" acronym="PARAMSET_215_A_B_CNT" offset="23272" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_215_DST" acronym="PARAMSET_215_DST" offset="23276" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_215_SRC_DST_BIDX" acronym="PARAMSET_215_SRC_DST_BIDX" offset="23280" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_215_LINK_BCNTRLD" acronym="PARAMSET_215_LINK_BCNTRLD" offset="23284" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_215_SRC_DST_CIDX" acronym="PARAMSET_215_SRC_DST_CIDX" offset="23288" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_215_CCNT" acronym="PARAMSET_215_CCNT" offset="23292" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_216_OPT" acronym="PARAMSET_216_OPT" offset="23296" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_216_SRC" acronym="PARAMSET_216_SRC" offset="23300" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_216_A_B_CNT" acronym="PARAMSET_216_A_B_CNT" offset="23304" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_216_DST" acronym="PARAMSET_216_DST" offset="23308" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_216_SRC_DST_BIDX" acronym="PARAMSET_216_SRC_DST_BIDX" offset="23312" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_216_LINK_BCNTRLD" acronym="PARAMSET_216_LINK_BCNTRLD" offset="23316" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_216_SRC_DST_CIDX" acronym="PARAMSET_216_SRC_DST_CIDX" offset="23320" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_216_CCNT" acronym="PARAMSET_216_CCNT" offset="23324" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_217_OPT" acronym="PARAMSET_217_OPT" offset="23328" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_217_SRC" acronym="PARAMSET_217_SRC" offset="23332" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_217_A_B_CNT" acronym="PARAMSET_217_A_B_CNT" offset="23336" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_217_DST" acronym="PARAMSET_217_DST" offset="23340" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_217_SRC_DST_BIDX" acronym="PARAMSET_217_SRC_DST_BIDX" offset="23344" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_217_LINK_BCNTRLD" acronym="PARAMSET_217_LINK_BCNTRLD" offset="23348" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_217_SRC_DST_CIDX" acronym="PARAMSET_217_SRC_DST_CIDX" offset="23352" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_217_CCNT" acronym="PARAMSET_217_CCNT" offset="23356" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_218_OPT" acronym="PARAMSET_218_OPT" offset="23360" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_218_SRC" acronym="PARAMSET_218_SRC" offset="23364" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_218_A_B_CNT" acronym="PARAMSET_218_A_B_CNT" offset="23368" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_218_DST" acronym="PARAMSET_218_DST" offset="23372" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_218_SRC_DST_BIDX" acronym="PARAMSET_218_SRC_DST_BIDX" offset="23376" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_218_LINK_BCNTRLD" acronym="PARAMSET_218_LINK_BCNTRLD" offset="23380" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_218_SRC_DST_CIDX" acronym="PARAMSET_218_SRC_DST_CIDX" offset="23384" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_218_CCNT" acronym="PARAMSET_218_CCNT" offset="23388" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_219_OPT" acronym="PARAMSET_219_OPT" offset="23392" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_219_SRC" acronym="PARAMSET_219_SRC" offset="23396" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_219_A_B_CNT" acronym="PARAMSET_219_A_B_CNT" offset="23400" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_219_DST" acronym="PARAMSET_219_DST" offset="23404" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_219_SRC_DST_BIDX" acronym="PARAMSET_219_SRC_DST_BIDX" offset="23408" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_219_LINK_BCNTRLD" acronym="PARAMSET_219_LINK_BCNTRLD" offset="23412" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_219_SRC_DST_CIDX" acronym="PARAMSET_219_SRC_DST_CIDX" offset="23416" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_219_CCNT" acronym="PARAMSET_219_CCNT" offset="23420" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_220_OPT" acronym="PARAMSET_220_OPT" offset="23424" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_220_SRC" acronym="PARAMSET_220_SRC" offset="23428" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_220_A_B_CNT" acronym="PARAMSET_220_A_B_CNT" offset="23432" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_220_DST" acronym="PARAMSET_220_DST" offset="23436" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_220_SRC_DST_BIDX" acronym="PARAMSET_220_SRC_DST_BIDX" offset="23440" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_220_LINK_BCNTRLD" acronym="PARAMSET_220_LINK_BCNTRLD" offset="23444" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_220_SRC_DST_CIDX" acronym="PARAMSET_220_SRC_DST_CIDX" offset="23448" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_220_CCNT" acronym="PARAMSET_220_CCNT" offset="23452" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_221_OPT" acronym="PARAMSET_221_OPT" offset="23456" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_221_SRC" acronym="PARAMSET_221_SRC" offset="23460" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_221_A_B_CNT" acronym="PARAMSET_221_A_B_CNT" offset="23464" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_221_DST" acronym="PARAMSET_221_DST" offset="23468" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_221_SRC_DST_BIDX" acronym="PARAMSET_221_SRC_DST_BIDX" offset="23472" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_221_LINK_BCNTRLD" acronym="PARAMSET_221_LINK_BCNTRLD" offset="23476" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_221_SRC_DST_CIDX" acronym="PARAMSET_221_SRC_DST_CIDX" offset="23480" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_221_CCNT" acronym="PARAMSET_221_CCNT" offset="23484" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_222_OPT" acronym="PARAMSET_222_OPT" offset="23488" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_222_SRC" acronym="PARAMSET_222_SRC" offset="23492" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_222_A_B_CNT" acronym="PARAMSET_222_A_B_CNT" offset="23496" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_222_DST" acronym="PARAMSET_222_DST" offset="23500" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_222_SRC_DST_BIDX" acronym="PARAMSET_222_SRC_DST_BIDX" offset="23504" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_222_LINK_BCNTRLD" acronym="PARAMSET_222_LINK_BCNTRLD" offset="23508" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_222_SRC_DST_CIDX" acronym="PARAMSET_222_SRC_DST_CIDX" offset="23512" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_222_CCNT" acronym="PARAMSET_222_CCNT" offset="23516" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_223_OPT" acronym="PARAMSET_223_OPT" offset="23520" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_223_SRC" acronym="PARAMSET_223_SRC" offset="23524" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_223_A_B_CNT" acronym="PARAMSET_223_A_B_CNT" offset="23528" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_223_DST" acronym="PARAMSET_223_DST" offset="23532" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_223_SRC_DST_BIDX" acronym="PARAMSET_223_SRC_DST_BIDX" offset="23536" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_223_LINK_BCNTRLD" acronym="PARAMSET_223_LINK_BCNTRLD" offset="23540" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_223_SRC_DST_CIDX" acronym="PARAMSET_223_SRC_DST_CIDX" offset="23544" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_223_CCNT" acronym="PARAMSET_223_CCNT" offset="23548" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_224_OPT" acronym="PARAMSET_224_OPT" offset="23552" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_224_SRC" acronym="PARAMSET_224_SRC" offset="23556" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_224_A_B_CNT" acronym="PARAMSET_224_A_B_CNT" offset="23560" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_224_DST" acronym="PARAMSET_224_DST" offset="23564" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_224_SRC_DST_BIDX" acronym="PARAMSET_224_SRC_DST_BIDX" offset="23568" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_224_LINK_BCNTRLD" acronym="PARAMSET_224_LINK_BCNTRLD" offset="23572" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_224_SRC_DST_CIDX" acronym="PARAMSET_224_SRC_DST_CIDX" offset="23576" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_224_CCNT" acronym="PARAMSET_224_CCNT" offset="23580" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_225_OPT" acronym="PARAMSET_225_OPT" offset="23584" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_225_SRC" acronym="PARAMSET_225_SRC" offset="23588" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_225_A_B_CNT" acronym="PARAMSET_225_A_B_CNT" offset="23592" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_225_DST" acronym="PARAMSET_225_DST" offset="23596" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_225_SRC_DST_BIDX" acronym="PARAMSET_225_SRC_DST_BIDX" offset="23600" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_225_LINK_BCNTRLD" acronym="PARAMSET_225_LINK_BCNTRLD" offset="23604" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_225_SRC_DST_CIDX" acronym="PARAMSET_225_SRC_DST_CIDX" offset="23608" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_225_CCNT" acronym="PARAMSET_225_CCNT" offset="23612" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_226_OPT" acronym="PARAMSET_226_OPT" offset="23616" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_226_SRC" acronym="PARAMSET_226_SRC" offset="23620" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_226_A_B_CNT" acronym="PARAMSET_226_A_B_CNT" offset="23624" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_226_DST" acronym="PARAMSET_226_DST" offset="23628" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_226_SRC_DST_BIDX" acronym="PARAMSET_226_SRC_DST_BIDX" offset="23632" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_226_LINK_BCNTRLD" acronym="PARAMSET_226_LINK_BCNTRLD" offset="23636" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_226_SRC_DST_CIDX" acronym="PARAMSET_226_SRC_DST_CIDX" offset="23640" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_226_CCNT" acronym="PARAMSET_226_CCNT" offset="23644" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_227_OPT" acronym="PARAMSET_227_OPT" offset="23648" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_227_SRC" acronym="PARAMSET_227_SRC" offset="23652" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_227_A_B_CNT" acronym="PARAMSET_227_A_B_CNT" offset="23656" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_227_DST" acronym="PARAMSET_227_DST" offset="23660" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_227_SRC_DST_BIDX" acronym="PARAMSET_227_SRC_DST_BIDX" offset="23664" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_227_LINK_BCNTRLD" acronym="PARAMSET_227_LINK_BCNTRLD" offset="23668" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_227_SRC_DST_CIDX" acronym="PARAMSET_227_SRC_DST_CIDX" offset="23672" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_227_CCNT" acronym="PARAMSET_227_CCNT" offset="23676" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_228_OPT" acronym="PARAMSET_228_OPT" offset="23680" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_228_SRC" acronym="PARAMSET_228_SRC" offset="23684" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_228_A_B_CNT" acronym="PARAMSET_228_A_B_CNT" offset="23688" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_228_DST" acronym="PARAMSET_228_DST" offset="23692" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_228_SRC_DST_BIDX" acronym="PARAMSET_228_SRC_DST_BIDX" offset="23696" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_228_LINK_BCNTRLD" acronym="PARAMSET_228_LINK_BCNTRLD" offset="23700" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_228_SRC_DST_CIDX" acronym="PARAMSET_228_SRC_DST_CIDX" offset="23704" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_228_CCNT" acronym="PARAMSET_228_CCNT" offset="23708" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_229_OPT" acronym="PARAMSET_229_OPT" offset="23712" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_229_SRC" acronym="PARAMSET_229_SRC" offset="23716" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_229_A_B_CNT" acronym="PARAMSET_229_A_B_CNT" offset="23720" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_229_DST" acronym="PARAMSET_229_DST" offset="23724" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_229_SRC_DST_BIDX" acronym="PARAMSET_229_SRC_DST_BIDX" offset="23728" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_229_LINK_BCNTRLD" acronym="PARAMSET_229_LINK_BCNTRLD" offset="23732" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_229_SRC_DST_CIDX" acronym="PARAMSET_229_SRC_DST_CIDX" offset="23736" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_229_CCNT" acronym="PARAMSET_229_CCNT" offset="23740" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_230_OPT" acronym="PARAMSET_230_OPT" offset="23744" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_230_SRC" acronym="PARAMSET_230_SRC" offset="23748" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_230_A_B_CNT" acronym="PARAMSET_230_A_B_CNT" offset="23752" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_230_DST" acronym="PARAMSET_230_DST" offset="23756" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_230_SRC_DST_BIDX" acronym="PARAMSET_230_SRC_DST_BIDX" offset="23760" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_230_LINK_BCNTRLD" acronym="PARAMSET_230_LINK_BCNTRLD" offset="23764" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_230_SRC_DST_CIDX" acronym="PARAMSET_230_SRC_DST_CIDX" offset="23768" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_230_CCNT" acronym="PARAMSET_230_CCNT" offset="23772" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_231_OPT" acronym="PARAMSET_231_OPT" offset="23776" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_231_SRC" acronym="PARAMSET_231_SRC" offset="23780" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_231_A_B_CNT" acronym="PARAMSET_231_A_B_CNT" offset="23784" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_231_DST" acronym="PARAMSET_231_DST" offset="23788" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_231_SRC_DST_BIDX" acronym="PARAMSET_231_SRC_DST_BIDX" offset="23792" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_231_LINK_BCNTRLD" acronym="PARAMSET_231_LINK_BCNTRLD" offset="23796" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_231_SRC_DST_CIDX" acronym="PARAMSET_231_SRC_DST_CIDX" offset="23800" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_231_CCNT" acronym="PARAMSET_231_CCNT" offset="23804" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_232_OPT" acronym="PARAMSET_232_OPT" offset="23808" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_232_SRC" acronym="PARAMSET_232_SRC" offset="23812" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_232_A_B_CNT" acronym="PARAMSET_232_A_B_CNT" offset="23816" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_232_DST" acronym="PARAMSET_232_DST" offset="23820" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_232_SRC_DST_BIDX" acronym="PARAMSET_232_SRC_DST_BIDX" offset="23824" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_232_LINK_BCNTRLD" acronym="PARAMSET_232_LINK_BCNTRLD" offset="23828" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_232_SRC_DST_CIDX" acronym="PARAMSET_232_SRC_DST_CIDX" offset="23832" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_232_CCNT" acronym="PARAMSET_232_CCNT" offset="23836" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_233_OPT" acronym="PARAMSET_233_OPT" offset="23840" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_233_SRC" acronym="PARAMSET_233_SRC" offset="23844" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_233_A_B_CNT" acronym="PARAMSET_233_A_B_CNT" offset="23848" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_233_DST" acronym="PARAMSET_233_DST" offset="23852" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_233_SRC_DST_BIDX" acronym="PARAMSET_233_SRC_DST_BIDX" offset="23856" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_233_LINK_BCNTRLD" acronym="PARAMSET_233_LINK_BCNTRLD" offset="23860" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_233_SRC_DST_CIDX" acronym="PARAMSET_233_SRC_DST_CIDX" offset="23864" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_233_CCNT" acronym="PARAMSET_233_CCNT" offset="23868" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_234_OPT" acronym="PARAMSET_234_OPT" offset="23872" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_234_SRC" acronym="PARAMSET_234_SRC" offset="23876" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_234_A_B_CNT" acronym="PARAMSET_234_A_B_CNT" offset="23880" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_234_DST" acronym="PARAMSET_234_DST" offset="23884" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_234_SRC_DST_BIDX" acronym="PARAMSET_234_SRC_DST_BIDX" offset="23888" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_234_LINK_BCNTRLD" acronym="PARAMSET_234_LINK_BCNTRLD" offset="23892" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_234_SRC_DST_CIDX" acronym="PARAMSET_234_SRC_DST_CIDX" offset="23896" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_234_CCNT" acronym="PARAMSET_234_CCNT" offset="23900" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_235_OPT" acronym="PARAMSET_235_OPT" offset="23904" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_235_SRC" acronym="PARAMSET_235_SRC" offset="23908" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_235_A_B_CNT" acronym="PARAMSET_235_A_B_CNT" offset="23912" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_235_DST" acronym="PARAMSET_235_DST" offset="23916" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_235_SRC_DST_BIDX" acronym="PARAMSET_235_SRC_DST_BIDX" offset="23920" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_235_LINK_BCNTRLD" acronym="PARAMSET_235_LINK_BCNTRLD" offset="23924" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_235_SRC_DST_CIDX" acronym="PARAMSET_235_SRC_DST_CIDX" offset="23928" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_235_CCNT" acronym="PARAMSET_235_CCNT" offset="23932" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_236_OPT" acronym="PARAMSET_236_OPT" offset="23936" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_236_SRC" acronym="PARAMSET_236_SRC" offset="23940" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_236_A_B_CNT" acronym="PARAMSET_236_A_B_CNT" offset="23944" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_236_DST" acronym="PARAMSET_236_DST" offset="23948" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_236_SRC_DST_BIDX" acronym="PARAMSET_236_SRC_DST_BIDX" offset="23952" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_236_LINK_BCNTRLD" acronym="PARAMSET_236_LINK_BCNTRLD" offset="23956" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_236_SRC_DST_CIDX" acronym="PARAMSET_236_SRC_DST_CIDX" offset="23960" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_236_CCNT" acronym="PARAMSET_236_CCNT" offset="23964" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_237_OPT" acronym="PARAMSET_237_OPT" offset="23968" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_237_SRC" acronym="PARAMSET_237_SRC" offset="23972" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_237_A_B_CNT" acronym="PARAMSET_237_A_B_CNT" offset="23976" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_237_DST" acronym="PARAMSET_237_DST" offset="23980" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_237_SRC_DST_BIDX" acronym="PARAMSET_237_SRC_DST_BIDX" offset="23984" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_237_LINK_BCNTRLD" acronym="PARAMSET_237_LINK_BCNTRLD" offset="23988" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_237_SRC_DST_CIDX" acronym="PARAMSET_237_SRC_DST_CIDX" offset="23992" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_237_CCNT" acronym="PARAMSET_237_CCNT" offset="23996" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_238_OPT" acronym="PARAMSET_238_OPT" offset="24000" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_238_SRC" acronym="PARAMSET_238_SRC" offset="24004" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_238_A_B_CNT" acronym="PARAMSET_238_A_B_CNT" offset="24008" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_238_DST" acronym="PARAMSET_238_DST" offset="24012" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_238_SRC_DST_BIDX" acronym="PARAMSET_238_SRC_DST_BIDX" offset="24016" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_238_LINK_BCNTRLD" acronym="PARAMSET_238_LINK_BCNTRLD" offset="24020" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_238_SRC_DST_CIDX" acronym="PARAMSET_238_SRC_DST_CIDX" offset="24024" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_238_CCNT" acronym="PARAMSET_238_CCNT" offset="24028" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_239_OPT" acronym="PARAMSET_239_OPT" offset="24032" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_239_SRC" acronym="PARAMSET_239_SRC" offset="24036" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_239_A_B_CNT" acronym="PARAMSET_239_A_B_CNT" offset="24040" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_239_DST" acronym="PARAMSET_239_DST" offset="24044" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_239_SRC_DST_BIDX" acronym="PARAMSET_239_SRC_DST_BIDX" offset="24048" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_239_LINK_BCNTRLD" acronym="PARAMSET_239_LINK_BCNTRLD" offset="24052" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_239_SRC_DST_CIDX" acronym="PARAMSET_239_SRC_DST_CIDX" offset="24056" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_239_CCNT" acronym="PARAMSET_239_CCNT" offset="24060" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_240_OPT" acronym="PARAMSET_240_OPT" offset="24064" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_240_SRC" acronym="PARAMSET_240_SRC" offset="24068" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_240_A_B_CNT" acronym="PARAMSET_240_A_B_CNT" offset="24072" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_240_DST" acronym="PARAMSET_240_DST" offset="24076" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_240_SRC_DST_BIDX" acronym="PARAMSET_240_SRC_DST_BIDX" offset="24080" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_240_LINK_BCNTRLD" acronym="PARAMSET_240_LINK_BCNTRLD" offset="24084" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_240_SRC_DST_CIDX" acronym="PARAMSET_240_SRC_DST_CIDX" offset="24088" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_240_CCNT" acronym="PARAMSET_240_CCNT" offset="24092" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_241_OPT" acronym="PARAMSET_241_OPT" offset="24096" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_241_SRC" acronym="PARAMSET_241_SRC" offset="24100" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_241_A_B_CNT" acronym="PARAMSET_241_A_B_CNT" offset="24104" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_241_DST" acronym="PARAMSET_241_DST" offset="24108" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_241_SRC_DST_BIDX" acronym="PARAMSET_241_SRC_DST_BIDX" offset="24112" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_241_LINK_BCNTRLD" acronym="PARAMSET_241_LINK_BCNTRLD" offset="24116" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_241_SRC_DST_CIDX" acronym="PARAMSET_241_SRC_DST_CIDX" offset="24120" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_241_CCNT" acronym="PARAMSET_241_CCNT" offset="24124" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_242_OPT" acronym="PARAMSET_242_OPT" offset="24128" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_242_SRC" acronym="PARAMSET_242_SRC" offset="24132" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_242_A_B_CNT" acronym="PARAMSET_242_A_B_CNT" offset="24136" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_242_DST" acronym="PARAMSET_242_DST" offset="24140" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_242_SRC_DST_BIDX" acronym="PARAMSET_242_SRC_DST_BIDX" offset="24144" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_242_LINK_BCNTRLD" acronym="PARAMSET_242_LINK_BCNTRLD" offset="24148" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_242_SRC_DST_CIDX" acronym="PARAMSET_242_SRC_DST_CIDX" offset="24152" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_242_CCNT" acronym="PARAMSET_242_CCNT" offset="24156" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_243_OPT" acronym="PARAMSET_243_OPT" offset="24160" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_243_SRC" acronym="PARAMSET_243_SRC" offset="24164" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_243_A_B_CNT" acronym="PARAMSET_243_A_B_CNT" offset="24168" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_243_DST" acronym="PARAMSET_243_DST" offset="24172" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_243_SRC_DST_BIDX" acronym="PARAMSET_243_SRC_DST_BIDX" offset="24176" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_243_LINK_BCNTRLD" acronym="PARAMSET_243_LINK_BCNTRLD" offset="24180" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_243_SRC_DST_CIDX" acronym="PARAMSET_243_SRC_DST_CIDX" offset="24184" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_243_CCNT" acronym="PARAMSET_243_CCNT" offset="24188" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_244_OPT" acronym="PARAMSET_244_OPT" offset="24192" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_244_SRC" acronym="PARAMSET_244_SRC" offset="24196" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_244_A_B_CNT" acronym="PARAMSET_244_A_B_CNT" offset="24200" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_244_DST" acronym="PARAMSET_244_DST" offset="24204" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_244_SRC_DST_BIDX" acronym="PARAMSET_244_SRC_DST_BIDX" offset="24208" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_244_LINK_BCNTRLD" acronym="PARAMSET_244_LINK_BCNTRLD" offset="24212" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_244_SRC_DST_CIDX" acronym="PARAMSET_244_SRC_DST_CIDX" offset="24216" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_244_CCNT" acronym="PARAMSET_244_CCNT" offset="24220" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_245_OPT" acronym="PARAMSET_245_OPT" offset="24224" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_245_SRC" acronym="PARAMSET_245_SRC" offset="24228" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_245_A_B_CNT" acronym="PARAMSET_245_A_B_CNT" offset="24232" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_245_DST" acronym="PARAMSET_245_DST" offset="24236" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_245_SRC_DST_BIDX" acronym="PARAMSET_245_SRC_DST_BIDX" offset="24240" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_245_LINK_BCNTRLD" acronym="PARAMSET_245_LINK_BCNTRLD" offset="24244" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_245_SRC_DST_CIDX" acronym="PARAMSET_245_SRC_DST_CIDX" offset="24248" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_245_CCNT" acronym="PARAMSET_245_CCNT" offset="24252" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_246_OPT" acronym="PARAMSET_246_OPT" offset="24256" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_246_SRC" acronym="PARAMSET_246_SRC" offset="24260" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_246_A_B_CNT" acronym="PARAMSET_246_A_B_CNT" offset="24264" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_246_DST" acronym="PARAMSET_246_DST" offset="24268" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_246_SRC_DST_BIDX" acronym="PARAMSET_246_SRC_DST_BIDX" offset="24272" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_246_LINK_BCNTRLD" acronym="PARAMSET_246_LINK_BCNTRLD" offset="24276" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_246_SRC_DST_CIDX" acronym="PARAMSET_246_SRC_DST_CIDX" offset="24280" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_246_CCNT" acronym="PARAMSET_246_CCNT" offset="24284" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_247_OPT" acronym="PARAMSET_247_OPT" offset="24288" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_247_SRC" acronym="PARAMSET_247_SRC" offset="24292" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_247_A_B_CNT" acronym="PARAMSET_247_A_B_CNT" offset="24296" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_247_DST" acronym="PARAMSET_247_DST" offset="24300" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_247_SRC_DST_BIDX" acronym="PARAMSET_247_SRC_DST_BIDX" offset="24304" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_247_LINK_BCNTRLD" acronym="PARAMSET_247_LINK_BCNTRLD" offset="24308" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_247_SRC_DST_CIDX" acronym="PARAMSET_247_SRC_DST_CIDX" offset="24312" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_247_CCNT" acronym="PARAMSET_247_CCNT" offset="24316" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_248_OPT" acronym="PARAMSET_248_OPT" offset="24320" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_248_SRC" acronym="PARAMSET_248_SRC" offset="24324" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_248_A_B_CNT" acronym="PARAMSET_248_A_B_CNT" offset="24328" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_248_DST" acronym="PARAMSET_248_DST" offset="24332" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_248_SRC_DST_BIDX" acronym="PARAMSET_248_SRC_DST_BIDX" offset="24336" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_248_LINK_BCNTRLD" acronym="PARAMSET_248_LINK_BCNTRLD" offset="24340" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_248_SRC_DST_CIDX" acronym="PARAMSET_248_SRC_DST_CIDX" offset="24344" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_248_CCNT" acronym="PARAMSET_248_CCNT" offset="24348" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_249_OPT" acronym="PARAMSET_249_OPT" offset="24352" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_249_SRC" acronym="PARAMSET_249_SRC" offset="24356" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_249_A_B_CNT" acronym="PARAMSET_249_A_B_CNT" offset="24360" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_249_DST" acronym="PARAMSET_249_DST" offset="24364" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_249_SRC_DST_BIDX" acronym="PARAMSET_249_SRC_DST_BIDX" offset="24368" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_249_LINK_BCNTRLD" acronym="PARAMSET_249_LINK_BCNTRLD" offset="24372" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_249_SRC_DST_CIDX" acronym="PARAMSET_249_SRC_DST_CIDX" offset="24376" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_249_CCNT" acronym="PARAMSET_249_CCNT" offset="24380" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_250_OPT" acronym="PARAMSET_250_OPT" offset="24384" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_250_SRC" acronym="PARAMSET_250_SRC" offset="24388" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_250_A_B_CNT" acronym="PARAMSET_250_A_B_CNT" offset="24392" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_250_DST" acronym="PARAMSET_250_DST" offset="24396" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_250_SRC_DST_BIDX" acronym="PARAMSET_250_SRC_DST_BIDX" offset="24400" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_250_LINK_BCNTRLD" acronym="PARAMSET_250_LINK_BCNTRLD" offset="24404" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_250_SRC_DST_CIDX" acronym="PARAMSET_250_SRC_DST_CIDX" offset="24408" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_250_CCNT" acronym="PARAMSET_250_CCNT" offset="24412" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_251_OPT" acronym="PARAMSET_251_OPT" offset="24416" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_251_SRC" acronym="PARAMSET_251_SRC" offset="24420" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_251_A_B_CNT" acronym="PARAMSET_251_A_B_CNT" offset="24424" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_251_DST" acronym="PARAMSET_251_DST" offset="24428" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_251_SRC_DST_BIDX" acronym="PARAMSET_251_SRC_DST_BIDX" offset="24432" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_251_LINK_BCNTRLD" acronym="PARAMSET_251_LINK_BCNTRLD" offset="24436" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_251_SRC_DST_CIDX" acronym="PARAMSET_251_SRC_DST_CIDX" offset="24440" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_251_CCNT" acronym="PARAMSET_251_CCNT" offset="24444" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_252_OPT" acronym="PARAMSET_252_OPT" offset="24448" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_252_SRC" acronym="PARAMSET_252_SRC" offset="24452" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_252_A_B_CNT" acronym="PARAMSET_252_A_B_CNT" offset="24456" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_252_DST" acronym="PARAMSET_252_DST" offset="24460" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_252_SRC_DST_BIDX" acronym="PARAMSET_252_SRC_DST_BIDX" offset="24464" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_252_LINK_BCNTRLD" acronym="PARAMSET_252_LINK_BCNTRLD" offset="24468" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_252_SRC_DST_CIDX" acronym="PARAMSET_252_SRC_DST_CIDX" offset="24472" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_252_CCNT" acronym="PARAMSET_252_CCNT" offset="24476" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_253_OPT" acronym="PARAMSET_253_OPT" offset="24480" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_253_SRC" acronym="PARAMSET_253_SRC" offset="24484" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_253_A_B_CNT" acronym="PARAMSET_253_A_B_CNT" offset="24488" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_253_DST" acronym="PARAMSET_253_DST" offset="24492" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_253_SRC_DST_BIDX" acronym="PARAMSET_253_SRC_DST_BIDX" offset="24496" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_253_LINK_BCNTRLD" acronym="PARAMSET_253_LINK_BCNTRLD" offset="24500" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_253_SRC_DST_CIDX" acronym="PARAMSET_253_SRC_DST_CIDX" offset="24504" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_253_CCNT" acronym="PARAMSET_253_CCNT" offset="24508" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_254_OPT" acronym="PARAMSET_254_OPT" offset="24512" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_254_SRC" acronym="PARAMSET_254_SRC" offset="24516" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_254_A_B_CNT" acronym="PARAMSET_254_A_B_CNT" offset="24520" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_254_DST" acronym="PARAMSET_254_DST" offset="24524" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_254_SRC_DST_BIDX" acronym="PARAMSET_254_SRC_DST_BIDX" offset="24528" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_254_LINK_BCNTRLD" acronym="PARAMSET_254_LINK_BCNTRLD" offset="24532" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_254_SRC_DST_CIDX" acronym="PARAMSET_254_SRC_DST_CIDX" offset="24536" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_254_CCNT" acronym="PARAMSET_254_CCNT" offset="24540" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_255_OPT" acronym="PARAMSET_255_OPT" offset="24544" width="32" description="Option">
      <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level" range="" rwaccess="R">
         
         <bitenum id="USER" value="0" token="USER" description="User level privilege" />
         <bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
      </bitfield>
      <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
      </bitfield>
      <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="EARLY" value="1" token="EARLY" description="" />
      </bitfield>
      <bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
         
         <bitenum id="8" value="0" token="8" description="" />
         <bitenum id="16" value="1" token="16" description="" />
         <bitenum id="32" value="2" token="32" description="" />
         <bitenum id="64" value="3" token="64" description="" />
         <bitenum id="128" value="4" token="128" description="" />
         <bitenum id="256" value="5" token="256" description="" />
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
         
         <bitenum id="NORMAL" value="0" token="NORMAL" description="" />
         <bitenum id="STATIC" value="1" token="STATIC" description="" />
      </bitfield>
      <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
         
         <bitenum id="ASYNC" value="0" token="ASYNC" description="" />
         <bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
      </bitfield>
      <bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
      <bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
         
         <bitenum id="INCR" value="0" token="INCR" description="" />
         <bitenum id="FIFO" value="1" token="FIFO" description="" />
      </bitfield>
   </register>
   <register id="PARAMSET_255_SRC" acronym="PARAMSET_255_SRC" offset="24548" width="32" description="Source Address">
      <bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_255_A_B_CNT" acronym="PARAMSET_255_A_B_CNT" offset="24552" width="32" description="A Count">
      <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_255_DST" acronym="PARAMSET_255_DST" offset="24556" width="32" description="Destination Address">
      <bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_255_SRC_DST_BIDX" acronym="PARAMSET_255_SRC_DST_BIDX" offset="24560" width="32" description="SRC B Index, DST B Index">
      <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_255_LINK_BCNTRLD" acronym="PARAMSET_255_LINK_BCNTRLD" offset="24564" width="32" description="Link Address">
      <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_255_SRC_DST_CIDX" acronym="PARAMSET_255_SRC_DST_CIDX" offset="24568" width="32" description="Source C Index">
      <bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="PARAMSET_255_CCNT" acronym="PARAMSET_255_CCNT" offset="24572" width="32" description="C Count">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="SHADOW_0_ER" acronym="SHADOW_0_ER" offset="8192" width="32" description="Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_0_ERH" acronym="SHADOW_0_ERH" offset="8196" width="32" description="Event Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_0_ECR" acronym="SHADOW_0_ECR" offset="8200" width="32" description="Event Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_0_ECRH" acronym="SHADOW_0_ECRH" offset="8204" width="32" description="Event Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_0_ESR" acronym="SHADOW_0_ESR" offset="8208" width="32" description="Event Set Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_0_ESRH" acronym="SHADOW_0_ESRH" offset="8212" width="32" description="Event Set Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_0_CER" acronym="SHADOW_0_CER" offset="8216" width="32" description="Chained Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_0_CERH" acronym="SHADOW_0_CERH" offset="8220" width="32" description="Chained Event Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_0_EER" acronym="SHADOW_0_EER" offset="8224" width="32" description="Event Enable Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_0_EERH" acronym="SHADOW_0_EERH" offset="8228" width="32" description="Event Enable Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_0_EECR" acronym="SHADOW_0_EECR" offset="8232" width="32" description="Event Enable Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_0_EECRH" acronym="SHADOW_0_EECRH" offset="8236" width="32" description="Event Enable Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_0_EESR" acronym="SHADOW_0_EESR" offset="8240" width="32" description="Event Enable Set Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_0_EESRH" acronym="SHADOW_0_EESRH" offset="8244" width="32" description="Event Enable Set Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_0_SER" acronym="SHADOW_0_SER" offset="8248" width="32" description="Secondary Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_0_SERH" acronym="SHADOW_0_SERH" offset="8252" width="32" description="Secondary Event Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_0_SECR" acronym="SHADOW_0_SECR" offset="8256" width="32" description="Secondary Event Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_0_SECRH" acronym="SHADOW_0_SECRH" offset="8260" width="32" description="Secondary Event Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_0_IER" acronym="SHADOW_0_IER" offset="8272" width="32" description="Interrupt Enable Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_0_IERH" acronym="SHADOW_0_IERH" offset="8276" width="32" description="Interrupt Enable Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_0_IECR" acronym="SHADOW_0_IECR" offset="8280" width="32" description="Interrupt Enable Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_0_IECRH" acronym="SHADOW_0_IECRH" offset="8284" width="32" description="Interrupt Enable Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_0_IESR" acronym="SHADOW_0_IESR" offset="8288" width="32" description="Interrupt Enable Set Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_0_IESRH" acronym="SHADOW_0_IESRH" offset="8292" width="32" description="Interrupt Enable Set Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_0_IPR" acronym="SHADOW_0_IPR" offset="8296" width="32" description="Interrupt Pending Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_0_IPRH" acronym="SHADOW_0_IPRH" offset="8300" width="32" description="Interrupt Pending Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_0_ICR" acronym="SHADOW_0_ICR" offset="8304" width="32" description="Interrupt Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_0_ICRH" acronym="SHADOW_0_ICRH" offset="8308" width="32" description="Interrupt Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_0_IEVAL" acronym="SHADOW_0_IEVAL" offset="8312" width="32" description="Interrupt Eval Register">
      <bitfield id="_RESV" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="R ">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="W">
         
      </bitfield>
      <bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Interrupt Evaluate" range="" rwaccess="W">
         
         <bitenum id="EVAL" value="1" token="EVAL" description="Causes Region interrupt output to be pulsed is any enabled IERn and IPRn pending also masked by DRAEn" />
      </bitfield>
   </register>
   <register id="SHADOW_0_QER" acronym="SHADOW_0_QER" offset="8320" width="32" description="QDMA Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_0_QEER" acronym="SHADOW_0_QEER" offset="8324" width="32" description="QDMA Event Enable Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_0_QEECR" acronym="SHADOW_0_QEECR" offset="8328" width="32" description="QDMA Event Enable Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_0_QEESR" acronym="SHADOW_0_QEESR" offset="8332" width="32" description="QDMA Event Enable Set Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_0_QSER" acronym="SHADOW_0_QSER" offset="8336" width="32" description="QDMA Secondary Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_0_QSECR" acronym="SHADOW_0_QSECR" offset="8340" width="32" description="QDMA Secondary Event Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_1_ER" acronym="SHADOW_1_ER" offset="8704" width="32" description="Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_1_ERH" acronym="SHADOW_1_ERH" offset="8708" width="32" description="Event Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_1_ECR" acronym="SHADOW_1_ECR" offset="8712" width="32" description="Event Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_1_ECRH" acronym="SHADOW_1_ECRH" offset="8716" width="32" description="Event Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_1_ESR" acronym="SHADOW_1_ESR" offset="8720" width="32" description="Event Set Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_1_ESRH" acronym="SHADOW_1_ESRH" offset="8724" width="32" description="Event Set Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_1_CER" acronym="SHADOW_1_CER" offset="8728" width="32" description="Chained Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_1_CERH" acronym="SHADOW_1_CERH" offset="8732" width="32" description="Chained Event Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_1_EER" acronym="SHADOW_1_EER" offset="8736" width="32" description="Event Enable Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_1_EERH" acronym="SHADOW_1_EERH" offset="8740" width="32" description="Event Enable Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_1_EECR" acronym="SHADOW_1_EECR" offset="8744" width="32" description="Event Enable Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_1_EECRH" acronym="SHADOW_1_EECRH" offset="8748" width="32" description="Event Enable Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_1_EESR" acronym="SHADOW_1_EESR" offset="8752" width="32" description="Event Enable Set Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_1_EESRH" acronym="SHADOW_1_EESRH" offset="8756" width="32" description="Event Enable Set Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_1_SER" acronym="SHADOW_1_SER" offset="8760" width="32" description="Secondary Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_1_SERH" acronym="SHADOW_1_SERH" offset="8764" width="32" description="Secondary Event Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_1_SECR" acronym="SHADOW_1_SECR" offset="8768" width="32" description="Secondary Event Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_1_SECRH" acronym="SHADOW_1_SECRH" offset="8772" width="32" description="Secondary Event Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_1_IER" acronym="SHADOW_1_IER" offset="8784" width="32" description="Interrupt Enable Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_1_IERH" acronym="SHADOW_1_IERH" offset="8788" width="32" description="Interrupt Enable Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_1_IECR" acronym="SHADOW_1_IECR" offset="8792" width="32" description="Interrupt Enable Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_1_IECRH" acronym="SHADOW_1_IECRH" offset="8796" width="32" description="Interrupt Enable Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_1_IESR" acronym="SHADOW_1_IESR" offset="8800" width="32" description="Interrupt Enable Set Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_1_IESRH" acronym="SHADOW_1_IESRH" offset="8804" width="32" description="Interrupt Enable Set Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_1_IPR" acronym="SHADOW_1_IPR" offset="8808" width="32" description="Interrupt Pending Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_1_IPRH" acronym="SHADOW_1_IPRH" offset="8812" width="32" description="Interrupt Pending Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_1_ICR" acronym="SHADOW_1_ICR" offset="8816" width="32" description="Interrupt Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_1_ICRH" acronym="SHADOW_1_ICRH" offset="8820" width="32" description="Interrupt Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_1_IEVAL" acronym="SHADOW_1_IEVAL" offset="8824" width="32" description="Interrupt Eval Register">
      <bitfield id="_RESV" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="R ">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="W">
         
      </bitfield>
      <bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Interrupt Evaluate" range="" rwaccess="W">
         
         <bitenum id="EVAL" value="1" token="EVAL" description="Causes Region interrupt output to be pulsed is any enabled IERn and IPRn pending also masked by DRAEn" />
      </bitfield>
   </register>
   <register id="SHADOW_1_QER" acronym="SHADOW_1_QER" offset="8832" width="32" description="QDMA Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_1_QEER" acronym="SHADOW_1_QEER" offset="8836" width="32" description="QDMA Event Enable Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_1_QEECR" acronym="SHADOW_1_QEECR" offset="8840" width="32" description="QDMA Event Enable Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_1_QEESR" acronym="SHADOW_1_QEESR" offset="8844" width="32" description="QDMA Event Enable Set Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_1_QSER" acronym="SHADOW_1_QSER" offset="8848" width="32" description="QDMA Secondary Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_1_QSECR" acronym="SHADOW_1_QSECR" offset="8852" width="32" description="QDMA Secondary Event Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_2_ER" acronym="SHADOW_2_ER" offset="9216" width="32" description="Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_2_ERH" acronym="SHADOW_2_ERH" offset="9220" width="32" description="Event Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_2_ECR" acronym="SHADOW_2_ECR" offset="9224" width="32" description="Event Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_2_ECRH" acronym="SHADOW_2_ECRH" offset="9228" width="32" description="Event Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_2_ESR" acronym="SHADOW_2_ESR" offset="9232" width="32" description="Event Set Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_2_ESRH" acronym="SHADOW_2_ESRH" offset="9236" width="32" description="Event Set Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_2_CER" acronym="SHADOW_2_CER" offset="9240" width="32" description="Chained Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_2_CERH" acronym="SHADOW_2_CERH" offset="9244" width="32" description="Chained Event Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_2_EER" acronym="SHADOW_2_EER" offset="9248" width="32" description="Event Enable Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_2_EERH" acronym="SHADOW_2_EERH" offset="9252" width="32" description="Event Enable Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_2_EECR" acronym="SHADOW_2_EECR" offset="9256" width="32" description="Event Enable Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_2_EECRH" acronym="SHADOW_2_EECRH" offset="9260" width="32" description="Event Enable Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_2_EESR" acronym="SHADOW_2_EESR" offset="9264" width="32" description="Event Enable Set Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_2_EESRH" acronym="SHADOW_2_EESRH" offset="9268" width="32" description="Event Enable Set Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_2_SER" acronym="SHADOW_2_SER" offset="9272" width="32" description="Secondary Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_2_SERH" acronym="SHADOW_2_SERH" offset="9276" width="32" description="Secondary Event Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_2_SECR" acronym="SHADOW_2_SECR" offset="9280" width="32" description="Secondary Event Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_2_SECRH" acronym="SHADOW_2_SECRH" offset="9284" width="32" description="Secondary Event Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_2_IER" acronym="SHADOW_2_IER" offset="9296" width="32" description="Interrupt Enable Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_2_IERH" acronym="SHADOW_2_IERH" offset="9300" width="32" description="Interrupt Enable Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_2_IECR" acronym="SHADOW_2_IECR" offset="9304" width="32" description="Interrupt Enable Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_2_IECRH" acronym="SHADOW_2_IECRH" offset="9308" width="32" description="Interrupt Enable Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_2_IESR" acronym="SHADOW_2_IESR" offset="9312" width="32" description="Interrupt Enable Set Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_2_IESRH" acronym="SHADOW_2_IESRH" offset="9316" width="32" description="Interrupt Enable Set Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_2_IPR" acronym="SHADOW_2_IPR" offset="9320" width="32" description="Interrupt Pending Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_2_IPRH" acronym="SHADOW_2_IPRH" offset="9324" width="32" description="Interrupt Pending Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_2_ICR" acronym="SHADOW_2_ICR" offset="9328" width="32" description="Interrupt Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_2_ICRH" acronym="SHADOW_2_ICRH" offset="9332" width="32" description="Interrupt Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_2_IEVAL" acronym="SHADOW_2_IEVAL" offset="9336" width="32" description="Interrupt Eval Register">
      <bitfield id="_RESV" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="R ">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="W">
         
      </bitfield>
      <bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Interrupt Evaluate" range="" rwaccess="W">
         
         <bitenum id="EVAL" value="1" token="EVAL" description="Causes Region interrupt output to be pulsed is any enabled IERn and IPRn pending also masked by DRAEn" />
      </bitfield>
   </register>
   <register id="SHADOW_2_QER" acronym="SHADOW_2_QER" offset="9344" width="32" description="QDMA Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_2_QEER" acronym="SHADOW_2_QEER" offset="9348" width="32" description="QDMA Event Enable Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_2_QEECR" acronym="SHADOW_2_QEECR" offset="9352" width="32" description="QDMA Event Enable Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_2_QEESR" acronym="SHADOW_2_QEESR" offset="9356" width="32" description="QDMA Event Enable Set Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_2_QSER" acronym="SHADOW_2_QSER" offset="9360" width="32" description="QDMA Secondary Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_2_QSECR" acronym="SHADOW_2_QSECR" offset="9364" width="32" description="QDMA Secondary Event Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_3_ER" acronym="SHADOW_3_ER" offset="9728" width="32" description="Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_3_ERH" acronym="SHADOW_3_ERH" offset="9732" width="32" description="Event Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_3_ECR" acronym="SHADOW_3_ECR" offset="9736" width="32" description="Event Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_3_ECRH" acronym="SHADOW_3_ECRH" offset="9740" width="32" description="Event Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_3_ESR" acronym="SHADOW_3_ESR" offset="9744" width="32" description="Event Set Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_3_ESRH" acronym="SHADOW_3_ESRH" offset="9748" width="32" description="Event Set Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_3_CER" acronym="SHADOW_3_CER" offset="9752" width="32" description="Chained Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_3_CERH" acronym="SHADOW_3_CERH" offset="9756" width="32" description="Chained Event Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_3_EER" acronym="SHADOW_3_EER" offset="9760" width="32" description="Event Enable Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_3_EERH" acronym="SHADOW_3_EERH" offset="9764" width="32" description="Event Enable Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_3_EECR" acronym="SHADOW_3_EECR" offset="9768" width="32" description="Event Enable Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_3_EECRH" acronym="SHADOW_3_EECRH" offset="9772" width="32" description="Event Enable Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_3_EESR" acronym="SHADOW_3_EESR" offset="9776" width="32" description="Event Enable Set Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_3_EESRH" acronym="SHADOW_3_EESRH" offset="9780" width="32" description="Event Enable Set Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_3_SER" acronym="SHADOW_3_SER" offset="9784" width="32" description="Secondary Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_3_SERH" acronym="SHADOW_3_SERH" offset="9788" width="32" description="Secondary Event Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_3_SECR" acronym="SHADOW_3_SECR" offset="9792" width="32" description="Secondary Event Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_3_SECRH" acronym="SHADOW_3_SECRH" offset="9796" width="32" description="Secondary Event Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_3_IER" acronym="SHADOW_3_IER" offset="9808" width="32" description="Interrupt Enable Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_3_IERH" acronym="SHADOW_3_IERH" offset="9812" width="32" description="Interrupt Enable Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_3_IECR" acronym="SHADOW_3_IECR" offset="9816" width="32" description="Interrupt Enable Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_3_IECRH" acronym="SHADOW_3_IECRH" offset="9820" width="32" description="Interrupt Enable Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_3_IESR" acronym="SHADOW_3_IESR" offset="9824" width="32" description="Interrupt Enable Set Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_3_IESRH" acronym="SHADOW_3_IESRH" offset="9828" width="32" description="Interrupt Enable Set Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_3_IPR" acronym="SHADOW_3_IPR" offset="9832" width="32" description="Interrupt Pending Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_3_IPRH" acronym="SHADOW_3_IPRH" offset="9836" width="32" description="Interrupt Pending Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_3_ICR" acronym="SHADOW_3_ICR" offset="9840" width="32" description="Interrupt Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_3_ICRH" acronym="SHADOW_3_ICRH" offset="9844" width="32" description="Interrupt Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_3_IEVAL" acronym="SHADOW_3_IEVAL" offset="9848" width="32" description="Interrupt Eval Register">
      <bitfield id="_RESV" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="R ">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="W">
         
      </bitfield>
      <bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Interrupt Evaluate" range="" rwaccess="W">
         
         <bitenum id="EVAL" value="1" token="EVAL" description="Causes Region interrupt output to be pulsed is any enabled IERn and IPRn pending also masked by DRAEn" />
      </bitfield>
   </register>
   <register id="SHADOW_3_QER" acronym="SHADOW_3_QER" offset="9856" width="32" description="QDMA Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_3_QEER" acronym="SHADOW_3_QEER" offset="9860" width="32" description="QDMA Event Enable Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_3_QEECR" acronym="SHADOW_3_QEECR" offset="9864" width="32" description="QDMA Event Enable Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_3_QEESR" acronym="SHADOW_3_QEESR" offset="9868" width="32" description="QDMA Event Enable Set Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_3_QSER" acronym="SHADOW_3_QSER" offset="9872" width="32" description="QDMA Secondary Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_3_QSECR" acronym="SHADOW_3_QSECR" offset="9876" width="32" description="QDMA Secondary Event Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_4_ER" acronym="SHADOW_4_ER" offset="10240" width="32" description="Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_4_ERH" acronym="SHADOW_4_ERH" offset="10244" width="32" description="Event Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_4_ECR" acronym="SHADOW_4_ECR" offset="10248" width="32" description="Event Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_4_ECRH" acronym="SHADOW_4_ECRH" offset="10252" width="32" description="Event Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_4_ESR" acronym="SHADOW_4_ESR" offset="10256" width="32" description="Event Set Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_4_ESRH" acronym="SHADOW_4_ESRH" offset="10260" width="32" description="Event Set Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_4_CER" acronym="SHADOW_4_CER" offset="10264" width="32" description="Chained Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_4_CERH" acronym="SHADOW_4_CERH" offset="10268" width="32" description="Chained Event Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_4_EER" acronym="SHADOW_4_EER" offset="10272" width="32" description="Event Enable Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_4_EERH" acronym="SHADOW_4_EERH" offset="10276" width="32" description="Event Enable Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_4_EECR" acronym="SHADOW_4_EECR" offset="10280" width="32" description="Event Enable Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_4_EECRH" acronym="SHADOW_4_EECRH" offset="10284" width="32" description="Event Enable Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_4_EESR" acronym="SHADOW_4_EESR" offset="10288" width="32" description="Event Enable Set Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_4_EESRH" acronym="SHADOW_4_EESRH" offset="10292" width="32" description="Event Enable Set Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_4_SER" acronym="SHADOW_4_SER" offset="10296" width="32" description="Secondary Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_4_SERH" acronym="SHADOW_4_SERH" offset="10300" width="32" description="Secondary Event Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_4_SECR" acronym="SHADOW_4_SECR" offset="10304" width="32" description="Secondary Event Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_4_SECRH" acronym="SHADOW_4_SECRH" offset="10308" width="32" description="Secondary Event Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_4_IER" acronym="SHADOW_4_IER" offset="10320" width="32" description="Interrupt Enable Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_4_IERH" acronym="SHADOW_4_IERH" offset="10324" width="32" description="Interrupt Enable Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_4_IECR" acronym="SHADOW_4_IECR" offset="10328" width="32" description="Interrupt Enable Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_4_IECRH" acronym="SHADOW_4_IECRH" offset="10332" width="32" description="Interrupt Enable Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_4_IESR" acronym="SHADOW_4_IESR" offset="10336" width="32" description="Interrupt Enable Set Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_4_IESRH" acronym="SHADOW_4_IESRH" offset="10340" width="32" description="Interrupt Enable Set Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_4_IPR" acronym="SHADOW_4_IPR" offset="10344" width="32" description="Interrupt Pending Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_4_IPRH" acronym="SHADOW_4_IPRH" offset="10348" width="32" description="Interrupt Pending Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_4_ICR" acronym="SHADOW_4_ICR" offset="10352" width="32" description="Interrupt Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_4_ICRH" acronym="SHADOW_4_ICRH" offset="10356" width="32" description="Interrupt Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_4_IEVAL" acronym="SHADOW_4_IEVAL" offset="10360" width="32" description="Interrupt Eval Register">
      <bitfield id="_RESV" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="R ">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="W">
         
      </bitfield>
      <bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Interrupt Evaluate" range="" rwaccess="W">
         
         <bitenum id="EVAL" value="1" token="EVAL" description="Causes Region interrupt output to be pulsed is any enabled IERn and IPRn pending also masked by DRAEn" />
      </bitfield>
   </register>
   <register id="SHADOW_4_QER" acronym="SHADOW_4_QER" offset="10368" width="32" description="QDMA Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_4_QEER" acronym="SHADOW_4_QEER" offset="10372" width="32" description="QDMA Event Enable Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_4_QEECR" acronym="SHADOW_4_QEECR" offset="10376" width="32" description="QDMA Event Enable Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_4_QEESR" acronym="SHADOW_4_QEESR" offset="10380" width="32" description="QDMA Event Enable Set Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_4_QSER" acronym="SHADOW_4_QSER" offset="10384" width="32" description="QDMA Secondary Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_4_QSECR" acronym="SHADOW_4_QSECR" offset="10388" width="32" description="QDMA Secondary Event Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_5_ER" acronym="SHADOW_5_ER" offset="10752" width="32" description="Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_5_ERH" acronym="SHADOW_5_ERH" offset="10756" width="32" description="Event Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_5_ECR" acronym="SHADOW_5_ECR" offset="10760" width="32" description="Event Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_5_ECRH" acronym="SHADOW_5_ECRH" offset="10764" width="32" description="Event Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_5_ESR" acronym="SHADOW_5_ESR" offset="10768" width="32" description="Event Set Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_5_ESRH" acronym="SHADOW_5_ESRH" offset="10772" width="32" description="Event Set Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_5_CER" acronym="SHADOW_5_CER" offset="10776" width="32" description="Chained Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_5_CERH" acronym="SHADOW_5_CERH" offset="10780" width="32" description="Chained Event Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_5_EER" acronym="SHADOW_5_EER" offset="10784" width="32" description="Event Enable Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_5_EERH" acronym="SHADOW_5_EERH" offset="10788" width="32" description="Event Enable Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_5_EECR" acronym="SHADOW_5_EECR" offset="10792" width="32" description="Event Enable Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_5_EECRH" acronym="SHADOW_5_EECRH" offset="10796" width="32" description="Event Enable Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_5_EESR" acronym="SHADOW_5_EESR" offset="10800" width="32" description="Event Enable Set Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_5_EESRH" acronym="SHADOW_5_EESRH" offset="10804" width="32" description="Event Enable Set Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_5_SER" acronym="SHADOW_5_SER" offset="10808" width="32" description="Secondary Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_5_SERH" acronym="SHADOW_5_SERH" offset="10812" width="32" description="Secondary Event Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_5_SECR" acronym="SHADOW_5_SECR" offset="10816" width="32" description="Secondary Event Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_5_SECRH" acronym="SHADOW_5_SECRH" offset="10820" width="32" description="Secondary Event Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_5_IER" acronym="SHADOW_5_IER" offset="10832" width="32" description="Interrupt Enable Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_5_IERH" acronym="SHADOW_5_IERH" offset="10836" width="32" description="Interrupt Enable Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_5_IECR" acronym="SHADOW_5_IECR" offset="10840" width="32" description="Interrupt Enable Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_5_IECRH" acronym="SHADOW_5_IECRH" offset="10844" width="32" description="Interrupt Enable Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_5_IESR" acronym="SHADOW_5_IESR" offset="10848" width="32" description="Interrupt Enable Set Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_5_IESRH" acronym="SHADOW_5_IESRH" offset="10852" width="32" description="Interrupt Enable Set Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_5_IPR" acronym="SHADOW_5_IPR" offset="10856" width="32" description="Interrupt Pending Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_5_IPRH" acronym="SHADOW_5_IPRH" offset="10860" width="32" description="Interrupt Pending Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_5_ICR" acronym="SHADOW_5_ICR" offset="10864" width="32" description="Interrupt Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_5_ICRH" acronym="SHADOW_5_ICRH" offset="10868" width="32" description="Interrupt Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_5_IEVAL" acronym="SHADOW_5_IEVAL" offset="10872" width="32" description="Interrupt Eval Register">
      <bitfield id="_RESV" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="R ">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="W">
         
      </bitfield>
      <bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Interrupt Evaluate" range="" rwaccess="W">
         
         <bitenum id="EVAL" value="1" token="EVAL" description="Causes Region interrupt output to be pulsed is any enabled IERn and IPRn pending also masked by DRAEn" />
      </bitfield>
   </register>
   <register id="SHADOW_5_QER" acronym="SHADOW_5_QER" offset="10880" width="32" description="QDMA Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_5_QEER" acronym="SHADOW_5_QEER" offset="10884" width="32" description="QDMA Event Enable Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_5_QEECR" acronym="SHADOW_5_QEECR" offset="10888" width="32" description="QDMA Event Enable Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_5_QEESR" acronym="SHADOW_5_QEESR" offset="10892" width="32" description="QDMA Event Enable Set Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_5_QSER" acronym="SHADOW_5_QSER" offset="10896" width="32" description="QDMA Secondary Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_5_QSECR" acronym="SHADOW_5_QSECR" offset="10900" width="32" description="QDMA Secondary Event Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_6_ER" acronym="SHADOW_6_ER" offset="11264" width="32" description="Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_6_ERH" acronym="SHADOW_6_ERH" offset="11268" width="32" description="Event Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_6_ECR" acronym="SHADOW_6_ECR" offset="11272" width="32" description="Event Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_6_ECRH" acronym="SHADOW_6_ECRH" offset="11276" width="32" description="Event Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_6_ESR" acronym="SHADOW_6_ESR" offset="11280" width="32" description="Event Set Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_6_ESRH" acronym="SHADOW_6_ESRH" offset="11284" width="32" description="Event Set Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_6_CER" acronym="SHADOW_6_CER" offset="11288" width="32" description="Chained Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_6_CERH" acronym="SHADOW_6_CERH" offset="11292" width="32" description="Chained Event Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_6_EER" acronym="SHADOW_6_EER" offset="11296" width="32" description="Event Enable Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_6_EERH" acronym="SHADOW_6_EERH" offset="11300" width="32" description="Event Enable Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_6_EECR" acronym="SHADOW_6_EECR" offset="11304" width="32" description="Event Enable Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_6_EECRH" acronym="SHADOW_6_EECRH" offset="11308" width="32" description="Event Enable Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_6_EESR" acronym="SHADOW_6_EESR" offset="11312" width="32" description="Event Enable Set Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_6_EESRH" acronym="SHADOW_6_EESRH" offset="11316" width="32" description="Event Enable Set Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_6_SER" acronym="SHADOW_6_SER" offset="11320" width="32" description="Secondary Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_6_SERH" acronym="SHADOW_6_SERH" offset="11324" width="32" description="Secondary Event Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_6_SECR" acronym="SHADOW_6_SECR" offset="11328" width="32" description="Secondary Event Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_6_SECRH" acronym="SHADOW_6_SECRH" offset="11332" width="32" description="Secondary Event Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_6_IER" acronym="SHADOW_6_IER" offset="11344" width="32" description="Interrupt Enable Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_6_IERH" acronym="SHADOW_6_IERH" offset="11348" width="32" description="Interrupt Enable Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_6_IECR" acronym="SHADOW_6_IECR" offset="11352" width="32" description="Interrupt Enable Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_6_IECRH" acronym="SHADOW_6_IECRH" offset="11356" width="32" description="Interrupt Enable Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_6_IESR" acronym="SHADOW_6_IESR" offset="11360" width="32" description="Interrupt Enable Set Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_6_IESRH" acronym="SHADOW_6_IESRH" offset="11364" width="32" description="Interrupt Enable Set Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_6_IPR" acronym="SHADOW_6_IPR" offset="11368" width="32" description="Interrupt Pending Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_6_IPRH" acronym="SHADOW_6_IPRH" offset="11372" width="32" description="Interrupt Pending Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_6_ICR" acronym="SHADOW_6_ICR" offset="11376" width="32" description="Interrupt Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_6_ICRH" acronym="SHADOW_6_ICRH" offset="11380" width="32" description="Interrupt Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_6_IEVAL" acronym="SHADOW_6_IEVAL" offset="11384" width="32" description="Interrupt Eval Register">
      <bitfield id="_RESV" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="R ">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="W">
         
      </bitfield>
      <bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Interrupt Evaluate" range="" rwaccess="W">
         
         <bitenum id="EVAL" value="1" token="EVAL" description="Causes Region interrupt output to be pulsed is any enabled IERn and IPRn pending also masked by DRAEn" />
      </bitfield>
   </register>
   <register id="SHADOW_6_QER" acronym="SHADOW_6_QER" offset="11392" width="32" description="QDMA Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_6_QEER" acronym="SHADOW_6_QEER" offset="11396" width="32" description="QDMA Event Enable Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_6_QEECR" acronym="SHADOW_6_QEECR" offset="11400" width="32" description="QDMA Event Enable Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_6_QEESR" acronym="SHADOW_6_QEESR" offset="11404" width="32" description="QDMA Event Enable Set Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_6_QSER" acronym="SHADOW_6_QSER" offset="11408" width="32" description="QDMA Secondary Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_6_QSECR" acronym="SHADOW_6_QSECR" offset="11412" width="32" description="QDMA Secondary Event Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_7_ER" acronym="SHADOW_7_ER" offset="11776" width="32" description="Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_7_ERH" acronym="SHADOW_7_ERH" offset="11780" width="32" description="Event Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_7_ECR" acronym="SHADOW_7_ECR" offset="11784" width="32" description="Event Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_7_ECRH" acronym="SHADOW_7_ECRH" offset="11788" width="32" description="Event Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_7_ESR" acronym="SHADOW_7_ESR" offset="11792" width="32" description="Event Set Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_7_ESRH" acronym="SHADOW_7_ESRH" offset="11796" width="32" description="Event Set Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_7_CER" acronym="SHADOW_7_CER" offset="11800" width="32" description="Chained Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_7_CERH" acronym="SHADOW_7_CERH" offset="11804" width="32" description="Chained Event Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_7_EER" acronym="SHADOW_7_EER" offset="11808" width="32" description="Event Enable Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_7_EERH" acronym="SHADOW_7_EERH" offset="11812" width="32" description="Event Enable Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_7_EECR" acronym="SHADOW_7_EECR" offset="11816" width="32" description="Event Enable Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_7_EECRH" acronym="SHADOW_7_EECRH" offset="11820" width="32" description="Event Enable Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_7_EESR" acronym="SHADOW_7_EESR" offset="11824" width="32" description="Event Enable Set Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_7_EESRH" acronym="SHADOW_7_EESRH" offset="11828" width="32" description="Event Enable Set Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_7_SER" acronym="SHADOW_7_SER" offset="11832" width="32" description="Secondary Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_7_SERH" acronym="SHADOW_7_SERH" offset="11836" width="32" description="Secondary Event Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_7_SECR" acronym="SHADOW_7_SECR" offset="11840" width="32" description="Secondary Event Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_7_SECRH" acronym="SHADOW_7_SECRH" offset="11844" width="32" description="Secondary Event Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_7_IER" acronym="SHADOW_7_IER" offset="11856" width="32" description="Interrupt Enable Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_7_IERH" acronym="SHADOW_7_IERH" offset="11860" width="32" description="Interrupt Enable Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_7_IECR" acronym="SHADOW_7_IECR" offset="11864" width="32" description="Interrupt Enable Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_7_IECRH" acronym="SHADOW_7_IECRH" offset="11868" width="32" description="Interrupt Enable Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_7_IESR" acronym="SHADOW_7_IESR" offset="11872" width="32" description="Interrupt Enable Set Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_7_IESRH" acronym="SHADOW_7_IESRH" offset="11876" width="32" description="Interrupt Enable Set Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_7_IPR" acronym="SHADOW_7_IPR" offset="11880" width="32" description="Interrupt Pending Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_7_IPRH" acronym="SHADOW_7_IPRH" offset="11884" width="32" description="Interrupt Pending Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_7_ICR" acronym="SHADOW_7_ICR" offset="11888" width="32" description="Interrupt Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_7_ICRH" acronym="SHADOW_7_ICRH" offset="11892" width="32" description="Interrupt Clear Register High">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_7_IEVAL" acronym="SHADOW_7_IEVAL" offset="11896" width="32" description="Interrupt Eval Register">
      <bitfield id="_RESV" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="R ">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="W">
         
      </bitfield>
      <bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Interrupt Evaluate" range="" rwaccess="W">
         
         <bitenum id="EVAL" value="1" token="EVAL" description="Causes Region interrupt output to be pulsed is any enabled IERn and IPRn pending also masked by DRAEn" />
      </bitfield>
   </register>
   <register id="SHADOW_7_QER" acronym="SHADOW_7_QER" offset="11904" width="32" description="QDMA Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_7_QEER" acronym="SHADOW_7_QEER" offset="11908" width="32" description="QDMA Event Enable Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_7_QEECR" acronym="SHADOW_7_QEECR" offset="11912" width="32" description="QDMA Event Enable Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_7_QEESR" acronym="SHADOW_7_QEESR" offset="11916" width="32" description="QDMA Event Enable Set Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="SHADOW_7_QSER" acronym="SHADOW_7_QSER" offset="11920" width="32" description="QDMA Secondary Event Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="SHADOW_7_QSECR" acronym="SHADOW_7_QSECR" offset="11924" width="32" description="QDMA Secondary Event Clear Register">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
   </register>
   <register id="DRA_0_DRAE" acronym="DRA_0_DRAE" offset="832" width="32" description="DMA Region Access Enable ">
      <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event missed number 31" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event missed number 30" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event missed number 29" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event missed number 28" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event missed number 27" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event missed number 26" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event missed number 25" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event missed number 24" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event missed number 23" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event missed number 22" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event missed number 21" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event missed number 20" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event missed number 19" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event missed number 18" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event missed number 17" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event missed number 16" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event missed number 15" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event missed number 14" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event missed number 13" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event missed number 12" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event missed number 11" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event missed number 10" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event missed number 9" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event missed number 8" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event missed number 7" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event missed number 6" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event missed number 5" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event missed number 4" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event missed number 3" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event missed number 2" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event missed number 1" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event missed number 0" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="DRA_0_DRAEH" acronym="DRA_0_DRAEH" offset="836" width="32" description="DMA Region Access Enable High">
      <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event missed number 63" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event missed number 62" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event missed number 61" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event missed number 60" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event missed number 59" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event missed number 58" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event missed number 57" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event missed number 56" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event missed number 55" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event missed number 54" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event missed number 53" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event missed number 52" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event missed number 51" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event missed number 50" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event missed number 49" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event missed number 48" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event missed number 47" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event missed number 46" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event missed number 45" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event missed number 44" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event missed number 43" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event missed number 42" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event missed number 41" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event missed number 40" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event missed number 39" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event missed number 38" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event missed number 37" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event missed number 36" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event missed number 35" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event missed number 34" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event missed number 33" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event missed number 32" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="DRA_1_DRAE" acronym="DRA_1_DRAE" offset="840" width="32" description="DMA Region Access Enable ">
      <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event missed number 31" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event missed number 30" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event missed number 29" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event missed number 28" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event missed number 27" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event missed number 26" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event missed number 25" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event missed number 24" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event missed number 23" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event missed number 22" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event missed number 21" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event missed number 20" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event missed number 19" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event missed number 18" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event missed number 17" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event missed number 16" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event missed number 15" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event missed number 14" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event missed number 13" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event missed number 12" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event missed number 11" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event missed number 10" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event missed number 9" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event missed number 8" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event missed number 7" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event missed number 6" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event missed number 5" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event missed number 4" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event missed number 3" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event missed number 2" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event missed number 1" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event missed number 0" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="DRA_1_DRAEH" acronym="DRA_1_DRAEH" offset="844" width="32" description="DMA Region Access Enable High">
      <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event missed number 63" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event missed number 62" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event missed number 61" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event missed number 60" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event missed number 59" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event missed number 58" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event missed number 57" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event missed number 56" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event missed number 55" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event missed number 54" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event missed number 53" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event missed number 52" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event missed number 51" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event missed number 50" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event missed number 49" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event missed number 48" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event missed number 47" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event missed number 46" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event missed number 45" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event missed number 44" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event missed number 43" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event missed number 42" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event missed number 41" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event missed number 40" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event missed number 39" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event missed number 38" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event missed number 37" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event missed number 36" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event missed number 35" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event missed number 34" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event missed number 33" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event missed number 32" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="DRA_2_DRAE" acronym="DRA_2_DRAE" offset="848" width="32" description="DMA Region Access Enable ">
      <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event missed number 31" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event missed number 30" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event missed number 29" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event missed number 28" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event missed number 27" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event missed number 26" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event missed number 25" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event missed number 24" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event missed number 23" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event missed number 22" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event missed number 21" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event missed number 20" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event missed number 19" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event missed number 18" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event missed number 17" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event missed number 16" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event missed number 15" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event missed number 14" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event missed number 13" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event missed number 12" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event missed number 11" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event missed number 10" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event missed number 9" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event missed number 8" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event missed number 7" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event missed number 6" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event missed number 5" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event missed number 4" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event missed number 3" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event missed number 2" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event missed number 1" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event missed number 0" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="DRA_2_DRAEH" acronym="DRA_2_DRAEH" offset="852" width="32" description="DMA Region Access Enable High">
      <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event missed number 63" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event missed number 62" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event missed number 61" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event missed number 60" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event missed number 59" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event missed number 58" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event missed number 57" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event missed number 56" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event missed number 55" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event missed number 54" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event missed number 53" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event missed number 52" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event missed number 51" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event missed number 50" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event missed number 49" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event missed number 48" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event missed number 47" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event missed number 46" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event missed number 45" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event missed number 44" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event missed number 43" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event missed number 42" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event missed number 41" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event missed number 40" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event missed number 39" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event missed number 38" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event missed number 37" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event missed number 36" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event missed number 35" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event missed number 34" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event missed number 33" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event missed number 32" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="DRA_3_DRAE" acronym="DRA_3_DRAE" offset="856" width="32" description="DMA Region Access Enable ">
      <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event missed number 31" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event missed number 30" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event missed number 29" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event missed number 28" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event missed number 27" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event missed number 26" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event missed number 25" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event missed number 24" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event missed number 23" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event missed number 22" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event missed number 21" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event missed number 20" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event missed number 19" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event missed number 18" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event missed number 17" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event missed number 16" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event missed number 15" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event missed number 14" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event missed number 13" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event missed number 12" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event missed number 11" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event missed number 10" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event missed number 9" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event missed number 8" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event missed number 7" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event missed number 6" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event missed number 5" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event missed number 4" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event missed number 3" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event missed number 2" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event missed number 1" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event missed number 0" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="DRA_3_DRAEH" acronym="DRA_3_DRAEH" offset="860" width="32" description="DMA Region Access Enable High">
      <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event missed number 63" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event missed number 62" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event missed number 61" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event missed number 60" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event missed number 59" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event missed number 58" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event missed number 57" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event missed number 56" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event missed number 55" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event missed number 54" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event missed number 53" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event missed number 52" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event missed number 51" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event missed number 50" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event missed number 49" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event missed number 48" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event missed number 47" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event missed number 46" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event missed number 45" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event missed number 44" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event missed number 43" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event missed number 42" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event missed number 41" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event missed number 40" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event missed number 39" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event missed number 38" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event missed number 37" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event missed number 36" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event missed number 35" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event missed number 34" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event missed number 33" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event missed number 32" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="DRA_4_DRAE" acronym="DRA_4_DRAE" offset="864" width="32" description="DMA Region Access Enable ">
      <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event missed number 31" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event missed number 30" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event missed number 29" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event missed number 28" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event missed number 27" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event missed number 26" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event missed number 25" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event missed number 24" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event missed number 23" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event missed number 22" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event missed number 21" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event missed number 20" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event missed number 19" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event missed number 18" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event missed number 17" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event missed number 16" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event missed number 15" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event missed number 14" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event missed number 13" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event missed number 12" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event missed number 11" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event missed number 10" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event missed number 9" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event missed number 8" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event missed number 7" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event missed number 6" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event missed number 5" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event missed number 4" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event missed number 3" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event missed number 2" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event missed number 1" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event missed number 0" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="DRA_4_DRAEH" acronym="DRA_4_DRAEH" offset="868" width="32" description="DMA Region Access Enable High">
      <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event missed number 63" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event missed number 62" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event missed number 61" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event missed number 60" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event missed number 59" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event missed number 58" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event missed number 57" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event missed number 56" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event missed number 55" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event missed number 54" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event missed number 53" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event missed number 52" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event missed number 51" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event missed number 50" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event missed number 49" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event missed number 48" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event missed number 47" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event missed number 46" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event missed number 45" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event missed number 44" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event missed number 43" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event missed number 42" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event missed number 41" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event missed number 40" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event missed number 39" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event missed number 38" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event missed number 37" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event missed number 36" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event missed number 35" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event missed number 34" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event missed number 33" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event missed number 32" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="DRA_5_DRAE" acronym="DRA_5_DRAE" offset="872" width="32" description="DMA Region Access Enable ">
      <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event missed number 31" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event missed number 30" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event missed number 29" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event missed number 28" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event missed number 27" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event missed number 26" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event missed number 25" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event missed number 24" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event missed number 23" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event missed number 22" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event missed number 21" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event missed number 20" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event missed number 19" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event missed number 18" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event missed number 17" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event missed number 16" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event missed number 15" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event missed number 14" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event missed number 13" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event missed number 12" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event missed number 11" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event missed number 10" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event missed number 9" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event missed number 8" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event missed number 7" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event missed number 6" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event missed number 5" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event missed number 4" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event missed number 3" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event missed number 2" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event missed number 1" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event missed number 0" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="DRA_5_DRAEH" acronym="DRA_5_DRAEH" offset="876" width="32" description="DMA Region Access Enable High">
      <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event missed number 63" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event missed number 62" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event missed number 61" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event missed number 60" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event missed number 59" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event missed number 58" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event missed number 57" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event missed number 56" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event missed number 55" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event missed number 54" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event missed number 53" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event missed number 52" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event missed number 51" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event missed number 50" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event missed number 49" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event missed number 48" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event missed number 47" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event missed number 46" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event missed number 45" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event missed number 44" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event missed number 43" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event missed number 42" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event missed number 41" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event missed number 40" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event missed number 39" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event missed number 38" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event missed number 37" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event missed number 36" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event missed number 35" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event missed number 34" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event missed number 33" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event missed number 32" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="DRA_6_DRAE" acronym="DRA_6_DRAE" offset="880" width="32" description="DMA Region Access Enable ">
      <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event missed number 31" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event missed number 30" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event missed number 29" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event missed number 28" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event missed number 27" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event missed number 26" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event missed number 25" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event missed number 24" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event missed number 23" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event missed number 22" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event missed number 21" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event missed number 20" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event missed number 19" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event missed number 18" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event missed number 17" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event missed number 16" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event missed number 15" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event missed number 14" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event missed number 13" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event missed number 12" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event missed number 11" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event missed number 10" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event missed number 9" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event missed number 8" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event missed number 7" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event missed number 6" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event missed number 5" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event missed number 4" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event missed number 3" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event missed number 2" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event missed number 1" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event missed number 0" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="DRA_6_DRAEH" acronym="DRA_6_DRAEH" offset="884" width="32" description="DMA Region Access Enable High">
      <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event missed number 63" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event missed number 62" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event missed number 61" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event missed number 60" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event missed number 59" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event missed number 58" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event missed number 57" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event missed number 56" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event missed number 55" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event missed number 54" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event missed number 53" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event missed number 52" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event missed number 51" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event missed number 50" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event missed number 49" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event missed number 48" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event missed number 47" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event missed number 46" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event missed number 45" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event missed number 44" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event missed number 43" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event missed number 42" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event missed number 41" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event missed number 40" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event missed number 39" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event missed number 38" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event missed number 37" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event missed number 36" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event missed number 35" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event missed number 34" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event missed number 33" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event missed number 32" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="DRA_7_DRAE" acronym="DRA_7_DRAE" offset="888" width="32" description="DMA Region Access Enable ">
      <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event missed number 31" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event missed number 30" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event missed number 29" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event missed number 28" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event missed number 27" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event missed number 26" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event missed number 25" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event missed number 24" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event missed number 23" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event missed number 22" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event missed number 21" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event missed number 20" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event missed number 19" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event missed number 18" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event missed number 17" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event missed number 16" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event missed number 15" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event missed number 14" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event missed number 13" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event missed number 12" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event missed number 11" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event missed number 10" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event missed number 9" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event missed number 8" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event missed number 7" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event missed number 6" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event missed number 5" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event missed number 4" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event missed number 3" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event missed number 2" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event missed number 1" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event missed number 0" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="DRA_7_DRAEH" acronym="DRA_7_DRAEH" offset="892" width="32" description="DMA Region Access Enable High">
      <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event missed number 63" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event missed number 62" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event missed number 61" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event missed number 60" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event missed number 59" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event missed number 58" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event missed number 57" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event missed number 56" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event missed number 55" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event missed number 54" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event missed number 53" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event missed number 52" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event missed number 51" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event missed number 50" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event missed number 49" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event missed number 48" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event missed number 47" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event missed number 46" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event missed number 45" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event missed number 44" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event missed number 43" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event missed number 42" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event missed number 41" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event missed number 40" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event missed number 39" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event missed number 38" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event missed number 37" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event missed number 36" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event missed number 35" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event missed number 34" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event missed number 33" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event missed number 32" range="" rwaccess="RW">
         
      </bitfield>
   </register>
    <register id="PID" acronym="PID" offset="0" width="32" description="Peripheral Revision ">
      <bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
   </register>
   <register id="CCCFG" acronym="CCCFG" offset="4" width="32" description="CC Configuration">
      <bitfield id="_RESV" width="6" begin="31" end="26" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="MP_EXIST" width="1" begin="25" end="25" resetval="1" description="Memory Protection Existence" range="" rwaccess="R">
         
         <bitenum id="INCLUDED" value="1" token="INCLUDED" description="Memory protection logic included" />
      </bitfield>
      <bitfield id="CHMAP_EXIST" width="1" begin="24" end="24" resetval="1" description="Channel Mapping Existence" range="" rwaccess="R">
         
         <bitenum id="INCLUDED" value="1" token="INCLUDED" description="Channel mapping logic included" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="23" end="22" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="NUM_REGN" width="2" begin="21" end="20" resetval="3" description="Number of MP and Shadow regions" range="" rwaccess="R">
         
         <bitenum id="8" value="3" token="8" description="8 Regions" />
      </bitfield>
      <bitfield id="_RESV" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="NUM_EVQUE" width="3" begin="18" end="16" resetval="3" description="Number of Queues/Number of TCs" range="" rwaccess="R">
         
         <bitenum id="4" value="3" token="4" description="4 TC/Event Queue" />
      </bitfield>
      <bitfield id="_RESV" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="NUM_PAENTRY" width="3" begin="14" end="12" resetval="4" description="Number of PaRAM entries " range="" rwaccess="R">
         
         <bitenum id="256" value="4" token="256" description="256 Entries" />
      </bitfield>
      <bitfield id="_RESV" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="NUM_INTCH" width="3" begin="10" end="8" resetval="4" description="Number of Interrupt Channels" range="" rwaccess="R">
         
         <bitenum id="64" value="4" token="64" description="64 Interrupt Channels" />
      </bitfield>
      <bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="NUM_QDMACH" width="3" begin="6" end="4" resetval="2" description="Number of QDMA Channels" range="" rwaccess="R">
         
         <bitenum id="4" value="2" token="4" description="4 QDMA Channels" />
      </bitfield>
      <bitfield id="_RESV" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="NUM_DMACH" width="3" begin="2" end="0" resetval="5" description="Number of DMA Channels" range="" rwaccess="R">
         
         <bitenum id="64" value="5" token="64" description="64 DMA Channels" />
      </bitfield>
   </register>
   <register id="DCHMAP_0" acronym="DCHMAP_0" offset="256" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_1" acronym="DCHMAP_1" offset="260" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_2" acronym="DCHMAP_2" offset="264" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_3" acronym="DCHMAP_3" offset="268" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_4" acronym="DCHMAP_4" offset="272" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_5" acronym="DCHMAP_5" offset="276" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_6" acronym="DCHMAP_6" offset="280" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_7" acronym="DCHMAP_7" offset="284" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_8" acronym="DCHMAP_8" offset="288" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_9" acronym="DCHMAP_9" offset="292" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_10" acronym="DCHMAP_10" offset="296" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_11" acronym="DCHMAP_11" offset="300" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_12" acronym="DCHMAP_12" offset="304" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_13" acronym="DCHMAP_13" offset="308" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_14" acronym="DCHMAP_14" offset="312" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_15" acronym="DCHMAP_15" offset="316" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_16" acronym="DCHMAP_16" offset="320" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_17" acronym="DCHMAP_17" offset="324" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_18" acronym="DCHMAP_18" offset="328" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_19" acronym="DCHMAP_19" offset="332" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_20" acronym="DCHMAP_20" offset="336" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_21" acronym="DCHMAP_21" offset="340" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_22" acronym="DCHMAP_22" offset="344" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_23" acronym="DCHMAP_23" offset="348" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_24" acronym="DCHMAP_24" offset="352" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_25" acronym="DCHMAP_25" offset="356" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_26" acronym="DCHMAP_26" offset="360" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_27" acronym="DCHMAP_27" offset="364" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_28" acronym="DCHMAP_28" offset="368" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_29" acronym="DCHMAP_29" offset="372" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_30" acronym="DCHMAP_30" offset="376" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_31" acronym="DCHMAP_31" offset="380" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_32" acronym="DCHMAP_32" offset="384" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_33" acronym="DCHMAP_33" offset="388" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_34" acronym="DCHMAP_34" offset="392" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_35" acronym="DCHMAP_35" offset="396" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_36" acronym="DCHMAP_36" offset="400" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_37" acronym="DCHMAP_37" offset="404" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_38" acronym="DCHMAP_38" offset="408" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_39" acronym="DCHMAP_39" offset="412" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_40" acronym="DCHMAP_40" offset="416" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_41" acronym="DCHMAP_41" offset="420" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_42" acronym="DCHMAP_42" offset="424" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_43" acronym="DCHMAP_43" offset="428" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_44" acronym="DCHMAP_44" offset="432" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_45" acronym="DCHMAP_45" offset="436" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_46" acronym="DCHMAP_46" offset="440" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_47" acronym="DCHMAP_47" offset="444" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_48" acronym="DCHMAP_48" offset="448" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_49" acronym="DCHMAP_49" offset="452" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_50" acronym="DCHMAP_50" offset="456" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_51" acronym="DCHMAP_51" offset="460" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_52" acronym="DCHMAP_52" offset="464" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_53" acronym="DCHMAP_53" offset="468" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_54" acronym="DCHMAP_54" offset="472" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_55" acronym="DCHMAP_55" offset="476" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_56" acronym="DCHMAP_56" offset="480" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_57" acronym="DCHMAP_57" offset="484" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_58" acronym="DCHMAP_58" offset="488" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_59" acronym="DCHMAP_59" offset="492" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_60" acronym="DCHMAP_60" offset="496" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_61" acronym="DCHMAP_61" offset="500" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_62" acronym="DCHMAP_62" offset="504" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DCHMAP_63" acronym="DCHMAP_63" offset="508" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QCHMAP_0" acronym="QCHMAP_0" offset="512" width="32" description="QDMA Channel Mapping to PaRAM{QCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0" description="Points to the specific trigger word of the PaRAM entry defined by PAENTRY" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QCHMAP_1" acronym="QCHMAP_1" offset="516" width="32" description="QDMA Channel Mapping to PaRAM{QCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0" description="Points to the specific trigger word of the PaRAM entry defined by PAENTRY" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QCHMAP_2" acronym="QCHMAP_2" offset="520" width="32" description="QDMA Channel Mapping to PaRAM{QCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0" description="Points to the specific trigger word of the PaRAM entry defined by PAENTRY" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QCHMAP_3" acronym="QCHMAP_3" offset="524" width="32" description="QDMA Channel Mapping to PaRAM{QCHMAP}">
      <bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0" description="Points to the specific trigger word of the PaRAM entry defined by PAENTRY" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DMAQNUM_0" acronym="DMAQNUM_0" offset="576" width="32" description="DMA Queue Number{DMAQNUM}">
      <bitfield id="_RESV" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E7" width="3" begin="30" end="28" resetval="0" description="Event number = (ArrayIndex * 8) + 7" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E6" width="3" begin="26" end="24" resetval="0" description="Event number = (ArrayIndex * 8) + 6" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E5" width="3" begin="22" end="20" resetval="0" description="Event number = (ArrayIndex * 8) + 5" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E4" width="3" begin="18" end="16" resetval="0" description="Event number = (ArrayIndex * 8) + 4" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number = (ArrayIndex * 8) + 3" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number = (ArrayIndex * 8) + 2" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number = (ArrayIndex * 8) + 1" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number = (ArrayIndex * 8) + 0" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="DMAQNUM_1" acronym="DMAQNUM_1" offset="580" width="32" description="DMA Queue Number{DMAQNUM}">
      <bitfield id="_RESV" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E7" width="3" begin="30" end="28" resetval="0" description="Event number = (ArrayIndex * 8) + 7" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E6" width="3" begin="26" end="24" resetval="0" description="Event number = (ArrayIndex * 8) + 6" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E5" width="3" begin="22" end="20" resetval="0" description="Event number = (ArrayIndex * 8) + 5" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E4" width="3" begin="18" end="16" resetval="0" description="Event number = (ArrayIndex * 8) + 4" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number = (ArrayIndex * 8) + 3" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number = (ArrayIndex * 8) + 2" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number = (ArrayIndex * 8) + 1" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number = (ArrayIndex * 8) + 0" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="DMAQNUM_2" acronym="DMAQNUM_2" offset="584" width="32" description="DMA Queue Number{DMAQNUM}">
      <bitfield id="_RESV" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E7" width="3" begin="30" end="28" resetval="0" description="Event number = (ArrayIndex * 8) + 7" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E6" width="3" begin="26" end="24" resetval="0" description="Event number = (ArrayIndex * 8) + 6" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E5" width="3" begin="22" end="20" resetval="0" description="Event number = (ArrayIndex * 8) + 5" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E4" width="3" begin="18" end="16" resetval="0" description="Event number = (ArrayIndex * 8) + 4" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number = (ArrayIndex * 8) + 3" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number = (ArrayIndex * 8) + 2" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number = (ArrayIndex * 8) + 1" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number = (ArrayIndex * 8) + 0" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="DMAQNUM_3" acronym="DMAQNUM_3" offset="588" width="32" description="DMA Queue Number{DMAQNUM}">
      <bitfield id="_RESV" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E7" width="3" begin="30" end="28" resetval="0" description="Event number = (ArrayIndex * 8) + 7" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E6" width="3" begin="26" end="24" resetval="0" description="Event number = (ArrayIndex * 8) + 6" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E5" width="3" begin="22" end="20" resetval="0" description="Event number = (ArrayIndex * 8) + 5" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E4" width="3" begin="18" end="16" resetval="0" description="Event number = (ArrayIndex * 8) + 4" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number = (ArrayIndex * 8) + 3" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number = (ArrayIndex * 8) + 2" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number = (ArrayIndex * 8) + 1" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number = (ArrayIndex * 8) + 0" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="DMAQNUM_4" acronym="DMAQNUM_4" offset="592" width="32" description="DMA Queue Number{DMAQNUM}">
      <bitfield id="_RESV" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E7" width="3" begin="30" end="28" resetval="0" description="Event number = (ArrayIndex * 8) + 7" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E6" width="3" begin="26" end="24" resetval="0" description="Event number = (ArrayIndex * 8) + 6" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E5" width="3" begin="22" end="20" resetval="0" description="Event number = (ArrayIndex * 8) + 5" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E4" width="3" begin="18" end="16" resetval="0" description="Event number = (ArrayIndex * 8) + 4" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number = (ArrayIndex * 8) + 3" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number = (ArrayIndex * 8) + 2" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number = (ArrayIndex * 8) + 1" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number = (ArrayIndex * 8) + 0" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="DMAQNUM_5" acronym="DMAQNUM_5" offset="596" width="32" description="DMA Queue Number{DMAQNUM}">
      <bitfield id="_RESV" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E7" width="3" begin="30" end="28" resetval="0" description="Event number = (ArrayIndex * 8) + 7" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E6" width="3" begin="26" end="24" resetval="0" description="Event number = (ArrayIndex * 8) + 6" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E5" width="3" begin="22" end="20" resetval="0" description="Event number = (ArrayIndex * 8) + 5" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E4" width="3" begin="18" end="16" resetval="0" description="Event number = (ArrayIndex * 8) + 4" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number = (ArrayIndex * 8) + 3" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number = (ArrayIndex * 8) + 2" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number = (ArrayIndex * 8) + 1" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number = (ArrayIndex * 8) + 0" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="DMAQNUM_6" acronym="DMAQNUM_6" offset="600" width="32" description="DMA Queue Number{DMAQNUM}">
      <bitfield id="_RESV" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E7" width="3" begin="30" end="28" resetval="0" description="Event number = (ArrayIndex * 8) + 7" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E6" width="3" begin="26" end="24" resetval="0" description="Event number = (ArrayIndex * 8) + 6" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E5" width="3" begin="22" end="20" resetval="0" description="Event number = (ArrayIndex * 8) + 5" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E4" width="3" begin="18" end="16" resetval="0" description="Event number = (ArrayIndex * 8) + 4" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number = (ArrayIndex * 8) + 3" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number = (ArrayIndex * 8) + 2" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number = (ArrayIndex * 8) + 1" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number = (ArrayIndex * 8) + 0" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="DMAQNUM_7" acronym="DMAQNUM_7" offset="604" width="32" description="DMA Queue Number{DMAQNUM}">
      <bitfield id="_RESV" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E7" width="3" begin="30" end="28" resetval="0" description="Event number = (ArrayIndex * 8) + 7" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E6" width="3" begin="26" end="24" resetval="0" description="Event number = (ArrayIndex * 8) + 6" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E5" width="3" begin="22" end="20" resetval="0" description="Event number = (ArrayIndex * 8) + 5" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E4" width="3" begin="18" end="16" resetval="0" description="Event number = (ArrayIndex * 8) + 4" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number = (ArrayIndex * 8) + 3" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number = (ArrayIndex * 8) + 2" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number = (ArrayIndex * 8) + 1" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number = (ArrayIndex * 8) + 0" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="QDMAQNUM" acronym="QDMAQNUM" offset="0x260" width="32" description="QDMA Queue Number">
      <bitfield id="_RESV" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number 3" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number 2" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number 1" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number 0" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="QUEPRI" acronym="QUEPRI" offset="0x284" width="32" description="Queue Priority">
      <bitfield id="_RESV" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIQ3" width="3" begin="14" end="12" resetval="0" description="Priority level for Queue 3" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIQ2" width="3" begin="10" end="8" resetval="0" description="Priority level for Queue 2" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIQ1" width="3" begin="6" end="4" resetval="0" description="Priority level for Queue 1" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIQ0" width="3" begin="2" end="0" resetval="0" description="Priority level for Queue 0" range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="EMR" acronym="EMR" offset="0x0300" width="32" description="Event Miss Register">
      <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event missed number 31" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event missed number 30" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event missed number 29" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event missed number 28" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event missed number 27" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event missed number 26" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event missed number 25" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event missed number 24" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event missed number 23" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event missed number 22" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event missed number 21" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event missed number 20" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event missed number 19" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event missed number 18" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event missed number 17" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event missed number 16" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event missed number 15" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event missed number 14" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event missed number 13" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event missed number 12" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event missed number 11" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event missed number 10" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event missed number 9" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event missed number 8" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event missed number 7" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event missed number 6" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event missed number 5" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event missed number 4" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event missed number 3" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event missed number 2" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event missed number 1" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event missed number 0" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="EMRH" acronym="EMRH" offset="0x0304" width="32" description="Event Miss Register High">
      <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event missed number 63" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event missed number 62" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event missed number 61" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event missed number 60" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event missed number 59" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event missed number 58" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event missed number 57" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event missed number 56" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event missed number 55" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event missed number 54" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event missed number 53" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event missed number 52" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event missed number 51" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event missed number 50" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event missed number 49" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event missed number 48" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event missed number 47" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event missed number 46" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event missed number 45" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event missed number 44" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event missed number 43" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event missed number 42" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event missed number 41" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event missed number 40" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event missed number 39" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event missed number 38" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event missed number 37" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event missed number 36" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event missed number 35" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event missed number 34" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event missed number 33" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event missed number 32" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="EMCR" acronym="EMCR" offset="0x0308" width="32" description="Event Miss Clear Register">
      <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event missed number 31" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event missed number 30" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event missed number 29" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event missed number 28" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event missed number 27" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event missed number 26" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event missed number 25" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event missed number 24" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event missed number 23" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event missed number 22" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event missed number 21" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event missed number 20" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event missed number 19" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event missed number 18" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event missed number 17" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event missed number 16" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event missed number 15" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event missed number 14" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event missed number 13" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event missed number 12" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event missed number 11" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event missed number 10" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event missed number 9" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event missed number 8" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event missed number 7" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event missed number 6" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event missed number 5" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event missed number 4" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event missed number 3" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event missed number 2" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event missed number 1" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event missed number 0" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
   </register>
   <register id="EMCRH" acronym="EMCRH" offset="0x030C" width="32" description="Event Miss Clear Register High">
      <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event missed number 63" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event missed number 62" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event missed number 61" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event missed number 60" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event missed number 59" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event missed number 58" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event missed number 57" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event missed number 56" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event missed number 55" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event missed number 54" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event missed number 53" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event missed number 52" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event missed number 51" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event missed number 50" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event missed number 49" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event missed number 48" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event missed number 47" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event missed number 46" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event missed number 45" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event missed number 44" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event missed number 43" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event missed number 42" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event missed number 41" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event missed number 40" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event missed number 39" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event missed number 38" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event missed number 37" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event missed number 36" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event missed number 35" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event missed number 34" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event missed number 33" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event missed number 32" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
   </register>
   <register id="QEMR" acronym="QEMR" offset="0x0310" width="32" description="QDMA Event Miss Register">
      <bitfield id="_RESV" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event miss event 3" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event miss event 2" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event miss event 1" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event miss event 0" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QEMCR" acronym="QEMCR" offset="0x0314" width="32" description="QDMA Event Miss Register">
      <bitfield id="_RESV" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="W">
         
      </bitfield>
      <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event miss event 3" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event miss event 2" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event miss event 1" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event miss event 0" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
   </register>
   <register id="CCERR" acronym="CCERR" offset="0x0318" width="32" description="CC Error Register">
      <bitfield id="_RESV" width="15" begin="31" end="17" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TCCERR" width="1" begin="16" end="16" resetval="0" description="Transfer completion code error" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="_RESV" width="12" begin="15" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="QTHRXCD3" width="1" begin="3" end="3" resetval="0" description="Queue Threshold Error for Queue 3" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="QTHRXCD2" width="1" begin="2" end="2" resetval="0" description="Queue Threshold Error for Queue 2" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="QTHRXCD1" width="1" begin="1" end="1" resetval="0" description="Queue Threshold Error for Queue 1" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="QTHRXCD0" width="1" begin="0" end="0" resetval="0" description="Queue Threshold Error for Queue 0" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="CCERRCLR" acronym="CCERRCLR" offset="0x031C" width="32" description="CC Error Clear Register">
      <bitfield id="_RESV" width="15" begin="31" end="17" resetval="0" description="Reserved" range="" rwaccess="W">
         
      </bitfield>
      <bitfield id="TCCERR" width="1" begin="16" end="16" resetval="0" description="Transfer completion code error" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="_RESV" width="12" begin="15" end="4" resetval="0" description="Reserved" range="" rwaccess="W">
         
      </bitfield>
      <bitfield id="QTHRXCD3" width="1" begin="3" end="3" resetval="0" description="Queue Threshold Error for Queue 3" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="QTHRXCD2" width="1" begin="2" end="2" resetval="0" description="Queue Threshold Error for Queue 2" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="QTHRXCD1" width="1" begin="1" end="1" resetval="0" description="Queue Threshold Error for Queue 1" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="QTHRXCD0" width="1" begin="0" end="0" resetval="0" description="Queue Threshold Error for Queue 0" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
   </register>
   <register id="EEVAL" acronym="EEVAL" offset="0x0320" width="32" description="Error Evaluation Register">
      <bitfield id="_RESV" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="W">
         
      </bitfield>
      <bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Error interrupt Evaluate" range="" rwaccess="W">
         
         <bitenum id="EVAL" value="1" token="EVAL" description="Error Interrupt Evaluate" />
      </bitfield>
   </register>
   <register id="QRAE_0" acronym="QRAE_0" offset="896" width="32" description="QDMA Region Access Enable{QRAE}">
      <bitfield id="_RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 7" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E6" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 6" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E5" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 5" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E4" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 4" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E3" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 3" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E2" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 2" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E1" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 1" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E0" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 0" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="Reserved" width="7" begin="6" end="0" resetval="0" description="" range="" rwaccess="N">
      </bitfield>
   </register>
   <register id="QRAE_1" acronym="QRAE_1" offset="900" width="32" description="QDMA Region Access Enable{QRAE}">
      <bitfield id="_RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 7" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E6" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 6" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E5" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 5" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E4" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 4" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E3" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 3" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E2" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 2" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E1" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 1" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E0" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 0" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="Reserved" width="7" begin="6" end="0" resetval="0" description="" range="" rwaccess="N">
      </bitfield>
   </register>
   <register id="QRAE_2" acronym="QRAE_2" offset="904" width="32" description="QDMA Region Access Enable{QRAE}">
      <bitfield id="_RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 7" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E6" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 6" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E5" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 5" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E4" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 4" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E3" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 3" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E2" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 2" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E1" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 1" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E0" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 0" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="Reserved" width="7" begin="6" end="0" resetval="0" description="" range="" rwaccess="N">
      </bitfield>
   </register>
   <register id="QRAE_3" acronym="QRAE_3" offset="908" width="32" description="QDMA Region Access Enable{QRAE}">
      <bitfield id="_RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 7" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E6" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 6" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E5" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 5" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E4" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 4" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E3" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 3" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E2" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 2" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E1" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 1" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E0" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 0" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="Reserved" width="7" begin="6" end="0" resetval="0" description="" range="" rwaccess="N">
      </bitfield>
   </register>
   <register id="QRAE_4" acronym="QRAE_4" offset="912" width="32" description="QDMA Region Access Enable{QRAE}">
      <bitfield id="_RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 7" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E6" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 6" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E5" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 5" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E4" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 4" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E3" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 3" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E2" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 2" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E1" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 1" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E0" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 0" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="Reserved" width="7" begin="6" end="0" resetval="0" description="" range="" rwaccess="N">
      </bitfield>
   </register>
   <register id="QRAE_5" acronym="QRAE_5" offset="916" width="32" description="QDMA Region Access Enable{QRAE}">
      <bitfield id="_RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 7" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E6" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 6" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E5" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 5" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E4" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 4" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E3" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 3" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E2" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 2" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E1" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 1" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E0" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 0" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="Reserved" width="7" begin="6" end="0" resetval="0" description="" range="" rwaccess="N">
      </bitfield>
   </register>
   <register id="QRAE_6" acronym="QRAE_6" offset="920" width="32" description="QDMA Region Access Enable{QRAE}">
      <bitfield id="_RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 7" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E6" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 6" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E5" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 5" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E4" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 4" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E3" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 3" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E2" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 2" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E1" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 1" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E0" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 0" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="Reserved" width="7" begin="6" end="0" resetval="0" description="" range="" rwaccess="N">
      </bitfield>
   </register>
   <register id="QRAE_7" acronym="QRAE_7" offset="924" width="32" description="QDMA Region Access Enable{QRAE}">
      <bitfield id="_RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 7" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E6" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 6" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E5" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 5" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E4" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 4" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E3" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 3" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E2" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 2" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E1" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 1" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="E0" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 0" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="Reserved" width="7" begin="6" end="0" resetval="0" description="" range="" rwaccess="N">
      </bitfield>
   </register>
   <register id="QSTAT_0" acronym="QSTAT_0" offset="1536" width="32" description="Queue Status{QSTAT}">
      <bitfield id="_RESV" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="THRXD" width="1" begin="24" end="24" resetval="0" description="Threshold Exceeded" range="" rwaccess="R">
         
         <bitenum id="NOTEXCEED" value="0" token="NOTEXCEED" description="Not Exceeded" />
         <bitenum id="EXCEED" value="1" token="EXCEED" description="Exceeded" />
      </bitfield>
      <bitfield id="_RESV" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="Reserved" width="2" begin="22" end="21" resetval="0" description="" range="" rwaccess="N">
      </bitfield>
      <bitfield id="WM" width="5" begin="20" end="16" resetval="0" description="Watermark for Maximum Queue Usage" range="0x0-0x10" rwaccess="R">
         
         <bitenum id="EMPTY" value="0" token="EMPTY" description="Empty Queue" />
         <bitenum id="FULL" value="22" token="FULL" description="Full Queue" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="NUMVAL" width="5" begin="12" end="8" resetval="0" description="Number of Valid Entries in Queue" range="0-16" rwaccess="R">
         
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STRTPTR" width="4" begin="3" end="0" resetval="0" description="Start Pointer" range="0-15" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QSTAT_1" acronym="QSTAT_1" offset="1540" width="32" description="Queue Status{QSTAT}">
      <bitfield id="_RESV" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="THRXD" width="1" begin="24" end="24" resetval="0" description="Threshold Exceeded" range="" rwaccess="R">
         
         <bitenum id="NOTEXCEED" value="0" token="NOTEXCEED" description="Not Exceeded" />
         <bitenum id="EXCEED" value="1" token="EXCEED" description="Exceeded" />
      </bitfield>
      <bitfield id="_RESV" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="Reserved" width="2" begin="22" end="21" resetval="0" description="" range="" rwaccess="N">
      </bitfield>
      <bitfield id="WM" width="5" begin="20" end="16" resetval="0" description="Watermark for Maximum Queue Usage" range="0x0-0x10" rwaccess="R">
         
         <bitenum id="EMPTY" value="0" token="EMPTY" description="Empty Queue" />
         <bitenum id="FULL" value="22" token="FULL" description="Full Queue" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="NUMVAL" width="5" begin="12" end="8" resetval="0" description="Number of Valid Entries in Queue" range="0-16" rwaccess="R">
         
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STRTPTR" width="4" begin="3" end="0" resetval="0" description="Start Pointer" range="0-15" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QSTAT_2" acronym="QSTAT_2" offset="1544" width="32" description="Queue Status{QSTAT}">
      <bitfield id="_RESV" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="THRXD" width="1" begin="24" end="24" resetval="0" description="Threshold Exceeded" range="" rwaccess="R">
         
         <bitenum id="NOTEXCEED" value="0" token="NOTEXCEED" description="Not Exceeded" />
         <bitenum id="EXCEED" value="1" token="EXCEED" description="Exceeded" />
      </bitfield>
      <bitfield id="_RESV" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="Reserved" width="2" begin="22" end="21" resetval="0" description="" range="" rwaccess="N">
      </bitfield>
      <bitfield id="WM" width="5" begin="20" end="16" resetval="0" description="Watermark for Maximum Queue Usage" range="0x0-0x10" rwaccess="R">
         
         <bitenum id="EMPTY" value="0" token="EMPTY" description="Empty Queue" />
         <bitenum id="FULL" value="22" token="FULL" description="Full Queue" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="NUMVAL" width="5" begin="12" end="8" resetval="0" description="Number of Valid Entries in Queue" range="0-16" rwaccess="R">
         
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STRTPTR" width="4" begin="3" end="0" resetval="0" description="Start Pointer" range="0-15" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QSTAT_3" acronym="QSTAT_3" offset="1548" width="32" description="Queue Status{QSTAT}">
      <bitfield id="_RESV" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="THRXD" width="1" begin="24" end="24" resetval="0" description="Threshold Exceeded" range="" rwaccess="R">
         
         <bitenum id="NOTEXCEED" value="0" token="NOTEXCEED" description="Not Exceeded" />
         <bitenum id="EXCEED" value="1" token="EXCEED" description="Exceeded" />
      </bitfield>
      <bitfield id="_RESV" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="Reserved" width="2" begin="22" end="21" resetval="0" description="" range="" rwaccess="N">
      </bitfield>
      <bitfield id="WM" width="5" begin="20" end="16" resetval="0" description="Watermark for Maximum Queue Usage" range="0x0-0x10" rwaccess="R">
         
         <bitenum id="EMPTY" value="0" token="EMPTY" description="Empty Queue" />
         <bitenum id="FULL" value="22" token="FULL" description="Full Queue" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="NUMVAL" width="5" begin="12" end="8" resetval="0" description="Number of Valid Entries in Queue" range="0-16" rwaccess="R">
         
      </bitfield>
      <bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="STRTPTR" width="4" begin="3" end="0" resetval="0" description="Start Pointer" range="0-15" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="QWMTHRA" acronym="QWMTHRA" offset="0x0620" width="32" description="Queue Threshold A">
      <bitfield id="_RESV" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="Q3" width="5" begin="28" end="24" resetval="16" description="Q3 Threshold" range="0-17" rwaccess="RW">
         
         <bitenum id="DISABLE" value="23" token="DISABLE" description="Disable threshold errors" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="Q2" width="5" begin="20" end="16" resetval="16" description="Q2 Threshold" range="0-17" rwaccess="RW">
         
         <bitenum id="DISABLE" value="23" token="DISABLE" description="Disable threshold errors" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="Q1" width="5" begin="12" end="8" resetval="16" description="Q1 Threshold" range="0-17" rwaccess="RW">
         
         <bitenum id="DISABLE" value="23" token="DISABLE" description="Disable threshold errors" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="Q0" width="5" begin="4" end="0" resetval="16" description="Q0 Threshold" range="0-17" rwaccess="RW">
         
         <bitenum id="DISABLE" value="23" token="DISABLE" description="Disable threshold errors" />
      </bitfield>
   </register>
   <register id="CCSTAT" acronym="CCSTAT" offset="0x0640" width="32" description="Channel Controller Status">
      <bitfield id="_RESV" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="QUEACTV3" width="1" begin="19" end="19" resetval="0" description="Queue 3 Active" range="" rwaccess="R">
         
         <bitenum id="NONE" value="0" token="NONE" description="" />
         <bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
      </bitfield>
      <bitfield id="QUEACTV2" width="1" begin="18" end="18" resetval="0" description="Queue 2 Active" range="" rwaccess="R">
         
         <bitenum id="NONE" value="0" token="NONE" description="" />
         <bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
      </bitfield>
      <bitfield id="QUEACTV1" width="1" begin="17" end="17" resetval="0" description="Queue 1 Active" range="" rwaccess="R">
         
         <bitenum id="NONE" value="0" token="NONE" description="" />
         <bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
      </bitfield>
      <bitfield id="QUEACTV0" width="1" begin="16" end="16" resetval="0" description="Queue 0 Active" range="" rwaccess="R">
         
         <bitenum id="NONE" value="0" token="NONE" description="" />
         <bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="COMPACTV" width="6" begin="13" end="8" resetval="0" description="Completion Request Active" range="" rwaccess="R">
         
         <bitenum id="NONE" value="0" token="NONE" description="" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="7" end="5" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
      <bitfield id="ACTV" width="1" begin="4" end="4" resetval="0" description="Channel Controller Active" range="" rwaccess="R">
         
         <bitenum id="IDLE" value="0" token="IDLE" description="" />
         <bitenum id="BUSY" value="1" token="BUSY" description="" />
      </bitfield>
      <bitfield id="WSTATACTV" width="1" begin="3" end="3" resetval="0" description="Write Status iterface Active" range="" rwaccess="R">
         
         <bitenum id="IDLE" value="0" token="IDLE" description="" />
         <bitenum id="BUSY" value="1" token="BUSY" description="" />
      </bitfield>
      <bitfield id="TRACTV" width="1" begin="2" end="2" resetval="0" description="Transfer Request Active" range="" rwaccess="R">
         
         <bitenum id="NONE" value="0" token="NONE" description="" />
         <bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
      </bitfield>
      <bitfield id="QEVTACTV" width="1" begin="1" end="1" resetval="0" description="QDMA Event Active" range="" rwaccess="R">
         
         <bitenum id="NONE" value="0" token="NONE" description="" />
         <bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
      </bitfield>
      <bitfield id="EVTACTV" width="1" begin="0" end="0" resetval="0" description="DMA Event Active" range="" rwaccess="R">
         
         <bitenum id="NONE" value="0" token="NONE" description="" />
         <bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
      </bitfield>
   </register>
   <register id="MPFAR" acronym="MPFAR" offset="0x800" width="32" description="Memory Protect Fault address">
      <bitfield id="FADDR" width="32" begin="31" end="0" resetval="0" description="Fault Address" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="MPFSR" acronym="MPFSR" offset="0x804" width="32" description="Memory Protect Fault Status">
      <bitfield id="_RESV" width="19" begin="31" end="13" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="FID" width="4" begin="12" end="9" resetval="9" description="Faulted ID" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="_RESV" width="3" begin="8" end="6" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="SRE" width="1" begin="5" end="5" resetval="0" description="Supervisor Read Error" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="SWE" width="1" begin="4" end="4" resetval="0" description="Supervisor Write Error" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="SXE" width="1" begin="3" end="3" resetval="0" description="Supervisor Executer Error" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="URE" width="1" begin="2" end="2" resetval="0" description="User Read Error" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="UWE" width="1" begin="1" end="1" resetval="0" description="User Write Error" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="UXE" width="1" begin="0" end="0" resetval="0" description="User Execute Error" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="MPFCR" acronym="MPFCR" offset="0x808" width="32" description="Memory Protect Fault Command">
      <bitfield id="_RESV" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="MPFCLR" width="1" begin="0" end="0" resetval="0" description="Fault Clear register" range="" rwaccess="W">
         
      </bitfield>
   </register>
   <register id="MPPAG" acronym="MPPAG" offset="0x80c" width="32" description="MP Permission attribute for Gbl Regs">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="Allowed ID 5" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block requests with privID = 5" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 5" />
      </bitfield>
      <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="Allowed ID 4" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 4" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 4" />
      </bitfield>
      <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="Allowed ID 3" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 3" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 3" />
      </bitfield>
      <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="Allowed ID 2" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 2" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 2" />
      </bitfield>
      <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="Allowed ID 1" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 1" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 1" />
      </bitfield>
      <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="Allowed ID 0" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 0" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 0" />
      </bitfield>
      <bitfield id="EXT" width="1" begin="9" end="9" resetval="1" description="External allowed ID" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID &gt;= 6 " />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID &gt;= 6" />
      </bitfield>
      <bitfield id="_RESV" width="1" begin="8" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="7" end="7" resetval="1" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="6" end="6" resetval="1" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="Supervisor Read permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
      </bitfield>
      <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="Supervisor Write permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
      </bitfield>
      <bitfield id="SX" width="1" begin="3" end="3" resetval="0" description="Supervisor Execute permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
      </bitfield>
      <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="User Read permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
      </bitfield>
      <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="User Write permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
      </bitfield>
      <bitfield id="UX" width="1" begin="0" end="0" resetval="0" description="User Execute permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
      </bitfield>
   </register>
   <register id="MPPA_0" acronym="MPPA_0" offset="2064" width="32" description="MP Permission attribute for DMA Regs{MPPA}">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="Allowed ID 5" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 5" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 5" />
      </bitfield>
      <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="Allowed ID 4" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 4" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 4" />
      </bitfield>
      <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="Allowed ID 3" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 3" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 3" />
      </bitfield>
      <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="Allowed ID 2" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 2" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 2" />
      </bitfield>
      <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="Allowed ID 1" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 1" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 1" />
      </bitfield>
      <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="Allowed ID 0" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 0" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 0" />
      </bitfield>
      <bitfield id="EXT" width="1" begin="9" end="9" resetval="1" description="External allowed ID" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID &gt;= 6 " />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID &gt;= 6" />
      </bitfield>
      <bitfield id="_RESV" width="1" begin="8" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="7" end="7" resetval="1" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="6" end="6" resetval="1" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="Supervisor Read permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
      </bitfield>
      <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="Supervisor Write permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
      </bitfield>
      <bitfield id="SX" width="1" begin="3" end="3" resetval="0" description="Supervisor Execute permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
      </bitfield>
      <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="User Read permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
      </bitfield>
      <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="User Write permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
      </bitfield>
      <bitfield id="UX" width="1" begin="0" end="0" resetval="0" description="User Execute permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
      </bitfield>
   </register>
   <register id="MPPA_1" acronym="MPPA_1" offset="2068" width="32" description="MP Permission attribute for DMA Regs{MPPA}">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="Allowed ID 5" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 5" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 5" />
      </bitfield>
      <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="Allowed ID 4" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 4" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 4" />
      </bitfield>
      <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="Allowed ID 3" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 3" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 3" />
      </bitfield>
      <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="Allowed ID 2" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 2" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 2" />
      </bitfield>
      <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="Allowed ID 1" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 1" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 1" />
      </bitfield>
      <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="Allowed ID 0" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 0" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 0" />
      </bitfield>
      <bitfield id="EXT" width="1" begin="9" end="9" resetval="1" description="External allowed ID" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID &gt;= 6 " />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID &gt;= 6" />
      </bitfield>
      <bitfield id="_RESV" width="1" begin="8" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="7" end="7" resetval="1" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="6" end="6" resetval="1" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="Supervisor Read permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
      </bitfield>
      <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="Supervisor Write permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
      </bitfield>
      <bitfield id="SX" width="1" begin="3" end="3" resetval="0" description="Supervisor Execute permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
      </bitfield>
      <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="User Read permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
      </bitfield>
      <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="User Write permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
      </bitfield>
      <bitfield id="UX" width="1" begin="0" end="0" resetval="0" description="User Execute permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
      </bitfield>
   </register>
   <register id="MPPA_2" acronym="MPPA_2" offset="2072" width="32" description="MP Permission attribute for DMA Regs{MPPA}">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="Allowed ID 5" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 5" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 5" />
      </bitfield>
      <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="Allowed ID 4" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 4" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 4" />
      </bitfield>
      <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="Allowed ID 3" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 3" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 3" />
      </bitfield>
      <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="Allowed ID 2" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 2" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 2" />
      </bitfield>
      <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="Allowed ID 1" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 1" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 1" />
      </bitfield>
      <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="Allowed ID 0" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 0" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 0" />
      </bitfield>
      <bitfield id="EXT" width="1" begin="9" end="9" resetval="1" description="External allowed ID" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID &gt;= 6 " />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID &gt;= 6" />
      </bitfield>
      <bitfield id="_RESV" width="1" begin="8" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="7" end="7" resetval="1" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="6" end="6" resetval="1" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="Supervisor Read permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
      </bitfield>
      <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="Supervisor Write permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
      </bitfield>
      <bitfield id="SX" width="1" begin="3" end="3" resetval="0" description="Supervisor Execute permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
      </bitfield>
      <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="User Read permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
      </bitfield>
      <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="User Write permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
      </bitfield>
      <bitfield id="UX" width="1" begin="0" end="0" resetval="0" description="User Execute permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
      </bitfield>
   </register>
   <register id="MPPA_3" acronym="MPPA_3" offset="2076" width="32" description="MP Permission attribute for DMA Regs{MPPA}">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="Allowed ID 5" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 5" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 5" />
      </bitfield>
      <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="Allowed ID 4" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 4" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 4" />
      </bitfield>
      <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="Allowed ID 3" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 3" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 3" />
      </bitfield>
      <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="Allowed ID 2" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 2" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 2" />
      </bitfield>
      <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="Allowed ID 1" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 1" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 1" />
      </bitfield>
      <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="Allowed ID 0" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 0" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 0" />
      </bitfield>
      <bitfield id="EXT" width="1" begin="9" end="9" resetval="1" description="External allowed ID" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID &gt;= 6 " />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID &gt;= 6" />
      </bitfield>
      <bitfield id="_RESV" width="1" begin="8" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="7" end="7" resetval="1" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="6" end="6" resetval="1" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="Supervisor Read permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
      </bitfield>
      <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="Supervisor Write permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
      </bitfield>
      <bitfield id="SX" width="1" begin="3" end="3" resetval="0" description="Supervisor Execute permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
      </bitfield>
      <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="User Read permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
      </bitfield>
      <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="User Write permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
      </bitfield>
      <bitfield id="UX" width="1" begin="0" end="0" resetval="0" description="User Execute permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
      </bitfield>
   </register>
   <register id="MPPA_4" acronym="MPPA_4" offset="2080" width="32" description="MP Permission attribute for DMA Regs{MPPA}">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="Allowed ID 5" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 5" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 5" />
      </bitfield>
      <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="Allowed ID 4" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 4" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 4" />
      </bitfield>
      <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="Allowed ID 3" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 3" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 3" />
      </bitfield>
      <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="Allowed ID 2" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 2" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 2" />
      </bitfield>
      <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="Allowed ID 1" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 1" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 1" />
      </bitfield>
      <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="Allowed ID 0" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 0" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 0" />
      </bitfield>
      <bitfield id="EXT" width="1" begin="9" end="9" resetval="1" description="External allowed ID" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID &gt;= 6 " />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID &gt;= 6" />
      </bitfield>
      <bitfield id="_RESV" width="1" begin="8" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="7" end="7" resetval="1" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="6" end="6" resetval="1" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="Supervisor Read permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
      </bitfield>
      <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="Supervisor Write permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
      </bitfield>
      <bitfield id="SX" width="1" begin="3" end="3" resetval="0" description="Supervisor Execute permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
      </bitfield>
      <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="User Read permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
      </bitfield>
      <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="User Write permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
      </bitfield>
      <bitfield id="UX" width="1" begin="0" end="0" resetval="0" description="User Execute permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
      </bitfield>
   </register>
   <register id="MPPA_5" acronym="MPPA_5" offset="2084" width="32" description="MP Permission attribute for DMA Regs{MPPA}">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="Allowed ID 5" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 5" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 5" />
      </bitfield>
      <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="Allowed ID 4" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 4" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 4" />
      </bitfield>
      <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="Allowed ID 3" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 3" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 3" />
      </bitfield>
      <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="Allowed ID 2" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 2" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 2" />
      </bitfield>
      <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="Allowed ID 1" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 1" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 1" />
      </bitfield>
      <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="Allowed ID 0" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 0" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 0" />
      </bitfield>
      <bitfield id="EXT" width="1" begin="9" end="9" resetval="1" description="External allowed ID" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID &gt;= 6 " />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID &gt;= 6" />
      </bitfield>
      <bitfield id="_RESV" width="1" begin="8" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="7" end="7" resetval="1" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="6" end="6" resetval="1" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="Supervisor Read permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
      </bitfield>
      <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="Supervisor Write permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
      </bitfield>
      <bitfield id="SX" width="1" begin="3" end="3" resetval="0" description="Supervisor Execute permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
      </bitfield>
      <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="User Read permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
      </bitfield>
      <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="User Write permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
      </bitfield>
      <bitfield id="UX" width="1" begin="0" end="0" resetval="0" description="User Execute permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
      </bitfield>
   </register>
   <register id="MPPA_6" acronym="MPPA_6" offset="2088" width="32" description="MP Permission attribute for DMA Regs{MPPA}">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="Allowed ID 5" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 5" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 5" />
      </bitfield>
      <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="Allowed ID 4" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 4" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 4" />
      </bitfield>
      <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="Allowed ID 3" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 3" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 3" />
      </bitfield>
      <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="Allowed ID 2" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 2" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 2" />
      </bitfield>
      <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="Allowed ID 1" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 1" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 1" />
      </bitfield>
      <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="Allowed ID 0" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 0" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 0" />
      </bitfield>
      <bitfield id="EXT" width="1" begin="9" end="9" resetval="1" description="External allowed ID" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID &gt;= 6 " />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID &gt;= 6" />
      </bitfield>
      <bitfield id="_RESV" width="1" begin="8" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="7" end="7" resetval="1" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="6" end="6" resetval="1" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="Supervisor Read permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
      </bitfield>
      <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="Supervisor Write permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
      </bitfield>
      <bitfield id="SX" width="1" begin="3" end="3" resetval="0" description="Supervisor Execute permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
      </bitfield>
      <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="User Read permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
      </bitfield>
      <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="User Write permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
      </bitfield>
      <bitfield id="UX" width="1" begin="0" end="0" resetval="0" description="User Execute permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
      </bitfield>
   </register>
   <register id="MPPA_7" acronym="MPPA_7" offset="2092" width="32" description="MP Permission attribute for DMA Regs{MPPA}">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="Allowed ID 5" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 5" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 5" />
      </bitfield>
      <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="Allowed ID 4" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 4" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 4" />
      </bitfield>
      <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="Allowed ID 3" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 3" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 3" />
      </bitfield>
      <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="Allowed ID 2" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 2" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 2" />
      </bitfield>
      <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="Allowed ID 1" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 1" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 1" />
      </bitfield>
      <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="Allowed ID 0" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 0" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 0" />
      </bitfield>
      <bitfield id="EXT" width="1" begin="9" end="9" resetval="1" description="External allowed ID" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID &gt;= 6 " />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID &gt;= 6" />
      </bitfield>
      <bitfield id="_RESV" width="1" begin="8" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="7" end="7" resetval="1" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="6" end="6" resetval="1" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="Supervisor Read permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
      </bitfield>
      <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="Supervisor Write permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
      </bitfield>
      <bitfield id="SX" width="1" begin="3" end="3" resetval="0" description="Supervisor Execute permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
      </bitfield>
      <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="User Read permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
      </bitfield>
      <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="User Write permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
      </bitfield>
      <bitfield id="UX" width="1" begin="0" end="0" resetval="0" description="User Execute permissions" range="" rwaccess="RW">
         
         <bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
         <bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
      </bitfield>
   </register>
   <register id="ER" acronym="ER" offset="0x1000" width="32" description="Event Register">
      <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event 31" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event 30" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event 29" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event 28" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event 27" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event 26" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event 25" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event 24" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event 23" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event 22" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event 21" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event 20" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event 19" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event 18" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event 17" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event 16" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event 15" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event 14" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event 13" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event 12" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event 11" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event 10" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event 9" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event 8" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event 7" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event 6" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event 5" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event 4" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event 3" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event 2" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event 1" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event 0" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="ERH" acronym="ERH" offset="0x1004" width="32" description="Event Register High">
      <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event 63" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event 62" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event 61" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event 60" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event 59" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event 58" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event 57" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event 56" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event 55" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event 54" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event 53" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event 52" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event 51" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event 50" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event 49" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event 48" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event 47" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event 46" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event 45" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event 44" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event 43" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event 42" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event 41" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event 40" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event 39" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event 38" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event 37" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event 36" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event 35" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event 34" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event 33" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event 32" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="ECR" acronym="ECR" offset="0x1008" width="32" description="Event Clear Register">
      <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event 31" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event 30" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event 29" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event 28" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event 27" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event 26" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event 25" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event 24" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event 23" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event 22" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event 21" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event 20" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event 19" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event 18" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event 17" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event 16" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event 15" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event 14" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event 13" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event 12" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event 11" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event 10" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event 9" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event 8" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event 7" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event 6" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event 5" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event 4" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event 3" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event 2" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event 1" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event 0" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
   </register>
   <register id="ECRH" acronym="ECRH" offset="0x100C" width="32" description="Event Clear Register High">
      <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event 63" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event 62" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event 61" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event 60" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event 59" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event 58" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event 57" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event 56" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event 55" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event 54" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event 53" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event 52" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event 51" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event 50" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event 49" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event 48" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event 47" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event 46" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event 45" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event 44" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event 43" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event 42" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event 41" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event 40" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event 39" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event 38" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event 37" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event 36" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event 35" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event 34" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event 33" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event 32" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
   </register>
   <register id="ESR" acronym="ESR" offset="0x1010" width="32" description="Event Set Register">
      <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event 31" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event 30" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event 29" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event 28" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event 27" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event 26" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event 25" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event 24" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event 23" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event 22" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event 21" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event 20" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event 19" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event 18" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event 17" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event 16" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event 15" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event 14" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event 13" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event 12" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event 11" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event 10" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event 9" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event 8" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event 7" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event 6" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event 5" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event 4" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event 3" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event 2" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event 1" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event 0" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
   </register>
   <register id="ESRH" acronym="ESRH" offset="0x1014" width="32" description="Event Set Register High">
      <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event 63" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event 62" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event 61" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event 60" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event 59" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event 58" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event 57" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event 56" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event 55" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event 54" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event 53" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event 52" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event 51" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event 50" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event 49" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event 48" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event 47" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event 46" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event 45" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event 44" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event 43" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event 42" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event 41" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event 40" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event 39" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event 38" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event 37" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event 36" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event 35" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event 34" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event 33" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event 32" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
   </register>
   <register id="CER" acronym="CER" offset="0x1018" width="32" description="Chained Event Register">
      <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event 31" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event 30" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event 29" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event 28" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event 27" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event 26" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event 25" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event 24" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event 23" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event 22" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event 21" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event 20" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event 19" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event 18" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event 17" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event 16" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event 15" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event 14" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event 13" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event 12" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event 11" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event 10" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event 9" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event 8" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event 7" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event 6" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event 5" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event 4" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event 3" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event 2" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event 1" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event 0" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="CERH" acronym="CERH" offset="0x101C" width="32" description="Chained Event Register High">
      <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event 63" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event 62" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event 61" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event 60" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event 59" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event 58" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event 57" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event 56" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event 55" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event 54" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event 53" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event 52" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event 51" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event 50" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event 49" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event 48" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event 47" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event 46" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event 45" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event 44" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event 43" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event 42" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event 41" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event 40" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event 39" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event 38" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event 37" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event 36" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event 35" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event 34" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event 33" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event 32" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="EER" acronym="EER" offset="0x1020" width="32" description="Event Enable Register">
      <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event 31" range="" rwaccess="R">
         
<!-- bull         <bitenum id="" value="1" token="" description="" /> -->
      </bitfield>
      <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event 30" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event 29" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event 28" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event 27" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event 26" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event 25" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event 24" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event 23" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event 22" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event 21" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event 20" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event 19" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event 18" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event 17" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event 16" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event 15" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event 14" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event 13" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event 12" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event 11" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event 10" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event 9" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event 8" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event 7" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event 6" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event 5" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event 4" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event 3" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event 2" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event 1" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event 0" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="EERH" acronym="EERH" offset="0x1024" width="32" description="Event Enable Register High">
      <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event 63" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event 62" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event 61" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event 60" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event 59" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event 58" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event 57" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event 56" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event 55" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event 54" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event 53" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event 52" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event 51" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event 50" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event 49" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event 48" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event 47" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event 46" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event 45" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event 44" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event 43" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event 42" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event 41" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event 40" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event 39" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event 38" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event 37" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event 36" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event 35" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event 34" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event 33" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event 32" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="EECR" acronym="EECR" offset="0x1028" width="32" description="Event Enable Clear Register">
      <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event 31" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event 30" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event 29" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event 28" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event 27" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event 26" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event 25" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event 24" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event 23" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event 22" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event 21" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event 20" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event 19" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event 18" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event 17" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event 16" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event 15" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event 14" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event 13" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event 12" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event 11" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event 10" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event 9" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event 8" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event 7" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event 6" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event 5" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event 4" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event 3" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event 2" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event 1" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event 0" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
   </register>
   <register id="EECRH" acronym="EECRH" offset="0x102C" width="32" description="Event Enable Clear Register High">
      <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event 63" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event 62" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event 61" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event 60" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event 59" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event 58" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event 57" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event 56" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event 55" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event 54" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event 53" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event 52" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event 51" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event 50" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event 49" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event 48" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event 47" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event 46" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event 45" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event 44" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event 43" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event 42" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event 41" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event 40" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event 39" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event 38" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event 37" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event 36" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event 35" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event 34" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event 33" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event 32" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
   </register>
   <register id="EESR" acronym="EESR" offset="0x1030" width="32" description="Event Enable Set Register">
      <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event 31" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event 30" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event 29" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event 28" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event 27" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event 26" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event 25" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event 24" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event 23" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event 22" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event 21" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event 20" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event 19" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event 18" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event 17" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event 16" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event 15" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event 14" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event 13" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event 12" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event 11" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event 10" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event 9" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event 8" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event 7" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event 6" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event 5" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event 4" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event 3" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event 2" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event 1" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event 0" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
   </register>
   <register id="EESRH" acronym="EESRH" offset="0x1034" width="32" description="Event Enable Set Register High">
      <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event 63" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event 62" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event 61" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event 60" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event 59" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event 58" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event 57" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event 56" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event 55" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event 54" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event 53" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event 52" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event 51" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event 50" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event 49" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event 48" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event 47" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event 46" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event 45" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event 44" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event 43" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event 42" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event 41" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event 40" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event 39" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event 38" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event 37" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event 36" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event 35" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event 34" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event 33" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event 32" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
   </register>
   <register id="SER" acronym="SER" offset="0x1038" width="32" description="Secondary Event Register">
      <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event 31" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event 30" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event 29" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event 28" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event 27" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event 26" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event 25" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event 24" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event 23" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event 22" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event 21" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event 20" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event 19" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event 18" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event 17" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event 16" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event 15" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event 14" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event 13" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event 12" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event 11" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event 10" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event 9" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event 8" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event 7" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event 6" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event 5" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event 4" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event 3" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event 2" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event 1" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event 0" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="SERH" acronym="SERH" offset="0x103C" width="32" description="Secondary Event Register High">
      <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event 63" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event 62" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event 61" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event 60" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event 59" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event 58" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event 57" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event 56" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event 55" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event 54" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event 53" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event 52" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event 51" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event 50" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event 49" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event 48" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event 47" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event 46" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event 45" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event 44" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event 43" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event 42" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event 41" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event 40" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event 39" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event 38" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event 37" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event 36" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event 35" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event 34" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event 33" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event 32" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="SECR" acronym="SECR" offset="0x1040" width="32" description="Secondary Event Clear Register">
      <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event 31" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event 30" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event 29" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event 28" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event 27" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event 26" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event 25" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event 24" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event 23" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event 22" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event 21" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event 20" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event 19" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event 18" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event 17" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event 16" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event 15" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event 14" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event 13" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event 12" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event 11" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event 10" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event 9" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event 8" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event 7" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event 6" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event 5" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event 4" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event 3" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event 2" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event 1" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event 0" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
   </register>
   <register id="SECRH" acronym="SECRH" offset="0x1044" width="32" description="Secondary Event Clear Register High">
      <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event 63" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event 62" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event 61" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event 60" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event 59" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event 58" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event 57" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event 56" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event 55" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event 54" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event 53" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event 52" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event 51" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event 50" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event 49" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event 48" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event 47" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event 46" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event 45" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event 44" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event 43" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event 42" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event 41" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event 40" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event 39" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event 38" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event 37" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event 36" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event 35" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event 34" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event 33" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event 32" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
   </register>
   <register id="IER" acronym="IER" offset="0x1050" width="32" description="Interrupt Enable Register">
      <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt 31" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt 30" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt 29" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt 28" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt 27" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt 26" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt 25" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt 24" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt 23" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt 22" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt 21" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt 20" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt 19" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt 18" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt 17" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt 16" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt 15" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt 14" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt 13" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt 12" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt 11" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt 10" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt 9" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt 8" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt 7" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt 6" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt 5" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt 4" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt 3" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt 2" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt 1" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt 0" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="IERH" acronym="IERH" offset="0x1054" width="32" description="Interrupt Enable Register High">
      <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt 63" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt 62" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt 61" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt 60" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt 59" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt 58" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt 57" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt 56" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt 55" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt 54" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt 53" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt 52" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt 51" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt 50" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt 49" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt 48" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt 47" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt 46" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt 45" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt 44" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt 43" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt 42" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt 41" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt 40" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt 39" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt 38" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt 37" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt 36" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt 35" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt 34" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt 33" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt 32" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="IECR" acronym="IECR" offset="0x1058" width="32" description="Interrupt Enable Clear Register">
      <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt 31" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt 30" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt 29" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt 28" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt 27" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt 26" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt 25" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt 24" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt 23" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt 22" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt 21" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt 20" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt 19" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt 18" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt 17" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt 16" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt 15" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt 14" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt 13" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt 12" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt 11" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt 10" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt 9" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt 8" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt 7" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt 6" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt 5" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt 4" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt 3" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt 2" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt 1" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt 0" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
   </register>
   <register id="IECRH" acronym="IECRH" offset="0x105C" width="32" description="Interrupt Enable Clear Register High">
      <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt 63" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt 62" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt 61" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt 60" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt 59" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt 58" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt 57" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt 56" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt 55" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt 54" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt 53" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt 52" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt 51" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt 50" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt 49" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt 48" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt 47" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt 46" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt 45" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt 44" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt 43" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt 42" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt 41" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt 40" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt 39" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt 38" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt 37" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt 36" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt 35" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt 34" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt 33" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt 32" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
   </register>
   <register id="IESR" acronym="IESR" offset="0x1060" width="32" description="Interrupt Enable Set Register">
      <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt 31" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt 30" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt 29" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt 28" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt 27" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt 26" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt 25" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt 24" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt 23" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt 22" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt 21" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt 20" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt 19" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt 18" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt 17" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt 16" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt 15" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt 14" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt 13" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt 12" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt 11" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt 10" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt 9" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt 8" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt 7" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt 6" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt 5" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt 4" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt 3" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt 2" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt 1" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt 0" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
   </register>
   <register id="IESRH" acronym="IESRH" offset="0x1064" width="32" description="Interrupt Enable Set Register High">
      <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt 63" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt 62" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt 61" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt 60" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt 59" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt 58" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt 57" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt 56" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt 55" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt 54" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt 53" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt 52" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt 51" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt 50" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt 49" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt 48" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt 47" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt 46" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt 45" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt 44" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt 43" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt 42" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt 41" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt 40" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt 39" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt 38" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt 37" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt 36" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt 35" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt 34" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt 33" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt 32" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
   </register>
   <register id="IPR" acronym="IPR" offset="0x1068" width="32" description="Interrupt Pending Register">
      <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt 31" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt 30" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt 29" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt 28" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt 27" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt 26" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt 25" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt 24" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt 23" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt 22" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt 21" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt 20" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt 19" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt 18" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt 17" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt 16" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt 15" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt 14" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt 13" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt 12" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt 11" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt 10" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt 9" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt 8" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt 7" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt 6" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt 5" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt 4" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt 3" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt 2" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt 1" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt 0" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="IPRH" acronym="IPRH" offset="0x106C" width="32" description="Interrupt Pending Register High">
      <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt 63" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt 62" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt 61" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt 60" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt 59" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt 58" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt 57" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt 56" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt 55" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt 54" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt 53" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt 52" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt 51" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt 50" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt 49" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt 48" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt 47" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt 46" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt 45" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt 44" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt 43" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt 42" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt 41" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt 40" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt 39" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt 38" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt 37" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt 36" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt 35" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt 34" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt 33" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt 32" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="ICR" acronym="ICR" offset="0x1070" width="32" description="Interrupt Clear Register">
      <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt 31" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt 30" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt 29" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt 28" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt 27" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt 26" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt 25" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt 24" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt 23" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt 22" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt 21" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt 20" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt 19" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt 18" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt 17" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt 16" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt 15" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt 14" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt 13" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt 12" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt 11" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt 10" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt 9" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt 8" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt 7" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt 6" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt 5" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt 4" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt 3" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt 2" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt 1" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt 0" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
   </register>
   <register id="ICRH" acronym="ICRH" offset="0x1074" width="32" description="Interrupt Clear Register High">
      <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt 63" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt 62" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt 61" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt 60" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt 59" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt 58" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt 57" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt 56" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt 55" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt 54" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt 53" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt 52" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt 51" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt 50" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt 49" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt 48" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt 47" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt 46" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt 45" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt 44" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt 43" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt 42" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt 41" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt 40" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt 39" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt 38" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt 37" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt 36" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt 35" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt 34" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt 33" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt 32" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
   </register>
   <register id="IEVAL" acronym="IEVAL" offset="0x1078" width="32" description="Interrupt Eval Register">
      <bitfield id="_RESV" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="R ">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="W">
         
      </bitfield>
      <bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Interrupt Evaluate" range="" rwaccess="W">
         
         <bitenum id="EVAL" value="1" token="EVAL" description="Causes Completion interrupt output to be pulsed is any enabled IERn and IPRn pending" />
      </bitfield>
   </register>
   <register id="QER" acronym="QER" offset="0x1080" width="32" description="QDMA Event Register">
      <bitfield id="_RESV" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="R ">
         
      </bitfield>
      <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event  3" range="" rwaccess="R ">
         
      </bitfield>
      <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event  2" range="" rwaccess="R ">
         
      </bitfield>
      <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event  1" range="" rwaccess="R ">
         
      </bitfield>
      <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event  0" range="" rwaccess="R ">
         
      </bitfield>
   </register>
   <register id="QEER" acronym="QEER" offset="0x1084" width="32" description="QDMA Event Enable Register">
      <bitfield id="_RESV" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="R ">
         
      </bitfield>
      <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event  3" range="" rwaccess="R ">
         
      </bitfield>
      <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event  2" range="" rwaccess="R ">
         
      </bitfield>
      <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event  1" range="" rwaccess="R ">
         
      </bitfield>
      <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event  0" range="" rwaccess="R ">
         
      </bitfield>
   </register>
   <register id="QEECR" acronym="QEECR" offset="0x1088" width="32" description="QDMA Event Enable Clear Register">
      <bitfield id="_RESV" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="R ">
         
      </bitfield>
      <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event  3" range="" rwaccess="R ">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event  2" range="" rwaccess="R ">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event  1" range="" rwaccess="R ">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event  0" range="" rwaccess="R ">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
   </register>
   <register id="QEESR" acronym="QEESR" offset="0x108C" width="32" description="QDMA Event Enable Set Register">
      <bitfield id="_RESV" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="W">
         
      </bitfield>
      <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event  3" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event  2" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event  1" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
      <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event  0" range="" rwaccess="W">
         
         <bitenum id="SET" value="1" token="SET" description="" />
      </bitfield>
   </register>
   <register id="QSER" acronym="QSER" offset="0x1090" width="32" description="QDMA Secondary Event Register">
      <bitfield id="_RESV" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="R ">
         
      </bitfield>
      <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event  3" range="" rwaccess="R ">
         
      </bitfield>
      <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event  2" range="" rwaccess="R ">
         
      </bitfield>
      <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event  1" range="" rwaccess="R ">
         
      </bitfield>
      <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event  0" range="" rwaccess="R ">
         
      </bitfield>
   </register>
   <register id="QSECR" acronym="QSECR" offset="0x1094" width="32" description="QDMA Secondary Event Clear Register">
      <bitfield id="_RESV" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="R ">
         
      </bitfield>
      <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event  3" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event  2" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event  1" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
      <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event  0" range="" rwaccess="W">
         
         <bitenum id="CLEAR" value="1" token="CLEAR" description="" />
      </bitfield>
   </register>
 
</module>
