// Seed: 3091014050
module module_0 (
    output wor id_0,
    input uwire id_1,
    input uwire id_2,
    output supply0 id_3,
    output uwire id_4
    , id_20,
    input wor id_5,
    input tri0 id_6,
    output tri0 id_7,
    input wand id_8,
    input wor id_9,
    input supply1 id_10,
    input tri0 id_11,
    output tri0 id_12,
    input tri0 id_13,
    input uwire id_14,
    input supply1 id_15,
    input tri1 id_16,
    output tri1 id_17,
    input wor id_18
);
  assign id_20 = 1 !=? id_11;
  tri1 id_21;
  assign module_1.id_8 = 0;
  assign id_21 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    output tri id_2,
    input wire id_3,
    input wire id_4,
    input tri id_5,
    output supply1 id_6,
    input wire id_7,
    input wor id_8,
    input wand id_9,
    input uwire id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_8,
      id_6,
      id_6,
      id_5,
      id_5,
      id_2,
      id_1,
      id_0,
      id_0,
      id_1,
      id_2,
      id_7,
      id_10,
      id_0,
      id_5,
      id_6,
      id_8
  );
endmodule
