#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Sep 19 09:30:45 2025
# Process ID         : 18900
# Current directory  : C:/Users/PC/Desktop/fps/EnDec/project_1
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent30276 C:\Users\PC\Desktop\fps\EnDec\project_1\project_1.xpr
# Log file           : C:/Users/PC/Desktop/fps/EnDec/project_1/vivado.log
# Journal file       : C:/Users/PC/Desktop/fps/EnDec/project_1\vivado.jou
# Running On         : FSO-A
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : 13th Gen Intel(R) Core(TM) i9-13900K
# CPU Frequency      : 2995 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 68263 MB
# Swap memory        : 10200 MB
# Total Virtual      : 78464 MB
# Available Virtual  : 67781 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.xpr
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sim_1/new/per_interleaver_sim.v w ]
add_files -fileset sim_1 C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sim_1/new/per_interleaver_sim.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top per_interleaver_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source per_interleaver_sim.tcl
current_wave_config {Untitled 1}
add_wave {{/per_interleaver_sim/u_pre_interleaver/BRAM_A}} 
run all
run all
relaunch_sim
run all
current_wave_config {Untitled 1}
add_wave {{/per_interleaver_sim/u_de_interleaver/BRAM_A}} 
current_wave_config {Untitled 1}
add_wave {{/per_interleaver_sim/u_pre_interleaver/BRAM_A}} 
current_wave_config {Untitled 1}
add_wave {{/per_interleaver_sim/u_pre_interleaver/BRAM_A}} 
current_wave_config {Untitled 1}
add_wave {{/per_interleaver_sim/u_pre_interleaver/BRAM_B}} 
relaunch_sim
run all
close_sim
launch_simulation
source per_interleaver_sim.tcl
current_wave_config {Untitled 2}
add_wave {{/per_interleaver_sim/u_pre_interleaver/BRAM_A}} 
run all
current_wave_config {Untitled 2}
add_wave {{/per_interleaver_sim/u_pre_interleaver/BRAM_B}} 
current_wave_config {Untitled 2}
add_wave {{/per_interleaver_sim/src_valid}} 
current_wave_config {Untitled 2}
add_wave {{/per_interleaver_sim/src_data}} 
relaunch_sim
relaunch_sim
run all
current_wave_config {Untitled 2}
add_wave {{/per_interleaver_sim/u_pre_interleaver/BRAM_B}} 
current_wave_config {Untitled 2}
add_wave {{/per_interleaver_sim/u_pre_interleaver/BRAM_A}} 
current_wave_config {Untitled 2}
add_wave {{/per_interleaver_sim/u_pre_interleaver/BRAM_B}} 
current_wave_config {Untitled 2}
add_wave {{/per_interleaver_sim/u_de_interleaver/BRAM_A}} 
current_wave_config {Untitled 2}
add_wave {{/per_interleaver_sim/u_de_interleaver/BRAM_B}} 
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top enc_dec_core_clk_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
source enc_dec_core_clk_sim.tcl
update_compile_order -fileset sim_1
current_wave_config {Untitled 3}
add_wave {{/enc_dec_core_clk_sim/Sync}} 
run all
close_sim
set_property -dict [list \
  CONFIG.Memory_Type {True_Dual_Port_RAM} \
  CONFIG.Write_Depth_A {520} \
] [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs blk_mem_gen_0_synth_1 -jobs 32
launch_simulation
source enc_dec_core_clk_sim.tcl
run all
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top per_interleaver_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sim_1/new/BERT_sim.v w ]
add_files -fileset sim_1 C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sim_1/new/BERT_sim.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top BERT_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
update_compile_order -fileset sim_1
launch_simulation
source BERT_sim.tcl
run all
run all
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top per_interleaver_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
source per_interleaver_sim.tcl
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
update_compile_order -fileset sim_1
launch_simulation
source enc_dec_core_clk_sim.tcl
run all
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top interleaver_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source interleaver_tb.tcl
run all
current_wave_config {Untitled 8}
add_wave {{/interleaver_tb/u_pre_interleaver}} 
current_wave_config {Untitled 8}
add_wave {{/interleaver_tb/u_de_interleaver}} 
current_wave_config {Untitled 8}
add_wave {{/interleaver_tb/u_pre_interleaver}} 
current_wave_config {Untitled 8}
add_wave {{/interleaver_tb/u_de_interleaver}} 
current_wave_config {Untitled 8}
add_wave {{/interleaver_tb/u_pre_interleaver/interleaver_bram}} 
current_wave_config {Untitled 8}
add_wave {{/interleaver_tb/u_de_interleaver/deinterleaver_bram/inst}} 
close_sim
add_files -norecurse -scan_for_includes {C:/Users/PC/Desktop/fps/EnDec/Interleaver/ddr4_rw.v C:/Users/PC/Desktop/fps/EnDec/Interleaver/ddr4_fifo_ctrl.v C:/Users/PC/Desktop/fps/EnDec/Interleaver/ddr4_controler_clean.v}
import_files -norecurse {C:/Users/PC/Desktop/fps/EnDec/Interleaver/ddr4_rw.v C:/Users/PC/Desktop/fps/EnDec/Interleaver/ddr4_fifo_ctrl.v C:/Users/PC/Desktop/fps/EnDec/Interleaver/ddr4_controler_clean.v}
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes C:/Users/PC/Desktop/crc8/crc8.srcs/sources_1/ip/ddr4_0/ddr4_0.xci
import_files -norecurse C:/Users/PC/Desktop/crc8/crc8.srcs/sources_1/ip/ddr4_0/ddr4_0.xci
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes C:/Users/PC/Desktop/crc8/crc8.srcs/sources_1/ip/wr_fifo/wr_fifo.xci
import_files -norecurse C:/Users/PC/Desktop/crc8/crc8.srcs/sources_1/ip/wr_fifo/wr_fifo.xci
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes C:/Users/PC/Desktop/crc8/crc8.srcs/sources_1/ip/rd_fifo/rd_fifo.xci
import_files -norecurse C:/Users/PC/Desktop/crc8/crc8.srcs/sources_1/ip/rd_fifo/rd_fifo.xci
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes C:/Users/PC/Desktop/crc8/crc8.srcs/sources_1/new/ddr4_controler_deintv.v
import_files -norecurse C:/Users/PC/Desktop/crc8/crc8.srcs/sources_1/new/ddr4_controler_deintv.v
update_compile_order -fileset sources_1
close [ open C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/ddr_interleaver.v w ]
add_files C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/ddr_interleaver.v
update_compile_order -fileset sources_1
close [ open C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/8b10b_enc.v w ]
add_files C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/8b10b_enc.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/8b10b_enc.v] -no_script -reset -force -quiet
remove_files  C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/8b10b_enc.v
file delete -force C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/8b10b_enc.v
close [ open C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/Encoder_8b10b.v w ]
add_files C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/Encoder_8b10b.v
update_compile_order -fileset sources_1
