

================================================================
== Vivado HLS Report for 'ntt'
================================================================
* Date:           Sat Dec 12 09:54:52 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        dilithium1.prj
* Solution:       ntt_opt7_6+partition
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.363|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1       |    ?|    ?|         ?|          -|          -|     1|    no    |
        | + ntt_label2  |    ?|    ?|         8|          -|          -|     ?|    no    |
        |- Loop 2       |    ?|    ?|         ?|          -|          -|     2|    no    |
        | + ntt_label2  |    ?|    ?|         7|          -|          -|     ?|    no    |
        |- Loop 3       |    ?|    ?|         ?|          -|          -|     4|    no    |
        | + ntt_label2  |    ?|    ?|         7|          -|          -|     ?|    no    |
        |- Loop 4       |    ?|    ?|         ?|          -|          -|     8|    no    |
        | + ntt_label2  |    ?|    ?|         7|          -|          -|     ?|    no    |
        |- Loop 5       |    ?|    ?|         ?|          -|          -|    16|    no    |
        | + ntt_label2  |    ?|    ?|         7|          -|          -|     ?|    no    |
        |- Loop 6       |    ?|    ?|         ?|          -|          -|    32|    no    |
        | + ntt_label2  |    ?|    ?|         7|          -|          -|     ?|    no    |
        |- Loop 7       |    ?|    ?|         ?|          -|          -|    64|    no    |
        | + ntt_label2  |    ?|    ?|         7|          -|          -|     ?|    no    |
        |- Loop 8       |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + ntt_label2  |    ?|    ?|         7|          -|          -|     ?|    no    |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 74
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	12  / (exitcond1)
3 --> 
	4  / true
4 --> 
	5  / (tmp_8)
	2  / (!tmp_8)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	4  / true
12 --> 
	13  / (!exitcond2)
	21  / (exitcond2)
13 --> 
	14  / true
14 --> 
	15  / (tmp_8_1)
	12  / (!tmp_8_1)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	14  / true
21 --> 
	22  / (!exitcond3)
	30  / (exitcond3)
22 --> 
	23  / true
23 --> 
	24  / (tmp_8_2)
	21  / (!tmp_8_2)
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	23  / true
30 --> 
	31  / (!exitcond4)
	39  / (exitcond4)
31 --> 
	32  / true
32 --> 
	33  / (tmp_8_3)
	30  / (!tmp_8_3)
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	32  / true
39 --> 
	40  / (!exitcond5)
	48  / (exitcond5)
40 --> 
	41  / true
41 --> 
	42  / (tmp_8_4)
	39  / (!tmp_8_4)
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	41  / true
48 --> 
	49  / (!exitcond6)
	57  / (exitcond6)
49 --> 
	50  / true
50 --> 
	51  / (tmp_8_5)
	48  / (!tmp_8_5)
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	50  / true
57 --> 
	58  / (!exitcond)
	66  / (exitcond)
58 --> 
	59  / true
59 --> 
	60  / (tmp_8_6)
	57  / (!tmp_8_6)
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	59  / true
66 --> 
	67  / (!tmp_71)
67 --> 
	68  / true
68 --> 
	69  / (tmp_8_7)
	66  / (!tmp_8_7)
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	68  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([128 x i32]* %p_1), !map !244"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([128 x i32]* %p_0), !map !250"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @ntt_str) nounwind"   --->   Operation 77 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2112) nounwind" [ntt.c:40]   --->   Operation 78 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.35ns)   --->   "br label %2" [ntt.c:42]   --->   Operation 79 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%j = phi i32 [ 0, %0 ], [ %tmp_s, %3 ]" [ntt.c:42]   --->   Operation 80 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%k_1 = phi i2 [ 1, %0 ], [ %k_2, %3 ]" [ntt.c:43]   --->   Operation 81 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.79ns)   --->   "%exitcond1 = icmp eq i2 %k_1, -2" [ntt.c:42]   --->   Operation 82 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1) nounwind"   --->   Operation 83 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %1, label %branch94" [ntt.c:42]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.20ns)   --->   "%k_2 = add i2 %k_1, 1" [ntt.c:43]   --->   Operation 85 'add' 'k_2' <Predicate = (!exitcond1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%newIndex = zext i2 %k_1 to i64" [ntt.c:43]   --->   Operation 86 'zext' 'newIndex' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zetas_0_addr = getelementptr [128 x i23]* @zetas_0, i64 0, i64 %newIndex" [ntt.c:43]   --->   Operation 87 'getelementptr' 'zetas_0_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (2.77ns)   --->   "%zetas_0_load = load i23* %zetas_0_addr, align 4" [ntt.c:43]   --->   Operation 88 'load' 'zetas_0_load' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 128> <ROM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2112, i32 %tmp) nounwind" [ntt.c:53]   --->   Operation 89 'specregionend' 'empty' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2112) nounwind" [ntt.c:40]   --->   Operation 90 'specregionbegin' 'tmp_1' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.35ns)   --->   "br label %7" [ntt.c:42]   --->   Operation 91 'br' <Predicate = (exitcond1)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 5.06>
ST_3 : Operation 92 [1/2] (2.77ns)   --->   "%zetas_0_load = load i23* %zetas_0_addr, align 4" [ntt.c:43]   --->   Operation 92 'load' 'zetas_0_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 128> <ROM>
ST_3 : Operation 93 [1/1] (2.18ns)   --->   "%tmp_4 = add i32 %j, 128" [ntt.c:44]   --->   Operation 93 'add' 'tmp_4' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (2.11ns)   --->   "%tmp_5 = icmp ugt i32 %j, %tmp_4" [ntt.c:42]   --->   Operation 94 'icmp' 'tmp_5' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.77ns)   --->   "%start = select i1 %tmp_5, i32 %j, i32 %tmp_4" [ntt.c:42]   --->   Operation 95 'select' 'start' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i23 %zetas_0_load to i55" [ntt.c:44]   --->   Operation 96 'zext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.35ns)   --->   "br label %4" [ntt.c:44]   --->   Operation 97 'br' <Predicate = true> <Delay = 1.35>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%j1 = phi i32 [ %j, %branch94 ], [ %j_1, %5 ]" [ntt.c:42]   --->   Operation 98 'phi' 'j1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (2.11ns)   --->   "%tmp_8 = icmp ult i32 %j1, %tmp_4" [ntt.c:44]   --->   Operation 99 'icmp' 'tmp_8' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %_ifconv, label %3" [ntt.c:44]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i32 %j1 to i7" [ntt.c:42]   --->   Operation 101 'trunc' 'tmp_3' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%newIndex3 = zext i7 %tmp_3 to i64" [ntt.c:48]   --->   Operation 102 'zext' 'newIndex3' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%p_0_addr = getelementptr [128 x i32]* %p_0, i64 0, i64 %newIndex3" [ntt.c:48]   --->   Operation 103 'getelementptr' 'p_0_addr' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%p_1_addr = getelementptr [128 x i32]* %p_1, i64 0, i64 %newIndex3" [ntt.c:48]   --->   Operation 104 'getelementptr' 'p_1_addr' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 105 [2/2] (2.77ns)   --->   "%p_0_load = load i32* %p_0_addr, align 4" [ntt.c:48]   --->   Operation 105 'load' 'p_0_load' <Predicate = (tmp_8)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 106 [2/2] (2.77ns)   --->   "%p_1_load = load i32* %p_1_addr, align 4" [ntt.c:48]   --->   Operation 106 'load' 'p_1_load' <Predicate = (tmp_8)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 107 [1/1] (2.18ns)   --->   "%tmp_s = add i32 %start, 128" [ntt.c:42]   --->   Operation 107 'add' 'tmp_s' <Predicate = (!tmp_8)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "br label %2" [ntt.c:42]   --->   Operation 108 'br' <Predicate = (!tmp_8)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 109 [1/1] (2.11ns)   --->   "%cond = icmp ugt i32 %j1, -129" [ntt.c:48]   --->   Operation 109 'icmp' 'cond' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/2] (2.77ns)   --->   "%p_0_load = load i32* %p_0_addr, align 4" [ntt.c:48]   --->   Operation 110 'load' 'p_0_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 111 [1/2] (2.77ns)   --->   "%p_1_load = load i32* %p_1_addr, align 4" [ntt.c:48]   --->   Operation 111 'load' 'p_1_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 6 <SV = 5> <Delay = 7.65>
ST_6 : Operation 112 [1/1] (0.77ns)   --->   "%p_load_0_phi = select i1 %cond, i32 %p_0_load, i32 %p_1_load" [ntt.c:48]   --->   Operation 112 'select' 'p_load_0_phi' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i32 %p_load_0_phi to i55" [ntt.c:48]   --->   Operation 113 'zext' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (6.88ns)   --->   "%a_assign = mul i55 %tmp_6_cast, %tmp_10_cast" [ntt.c:48]   --->   Operation 114 'mul' 'a_assign' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%temp = trunc i55 %a_assign to i32" [reduce.c:47->ntt.c:48]   --->   Operation 115 'trunc' 'temp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i55 %a_assign to i6" [ntt.c:48]   --->   Operation 116 'trunc' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i55 %a_assign to i9" [ntt.c:48]   --->   Operation 117 'trunc' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i55 %a_assign to i19" [ntt.c:48]   --->   Operation 118 'trunc' 'tmp_15' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.89>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_i = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_9, i26 0)" [reduce.c:49->ntt.c:48]   --->   Operation 119 'bitconcatenate' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_i_9 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_12, i23 0)" [reduce.c:49->ntt.c:48]   --->   Operation 120 'bitconcatenate' 'tmp_i_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_1_i = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_15, i13 0)" [reduce.c:49->ntt.c:48]   --->   Operation 121 'bitconcatenate' 'tmp_1_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (2.18ns)   --->   "%sum_neg_i = sub i32 %tmp_i_9, %temp" [reduce.c:49->ntt.c:48]   --->   Operation 122 'sub' 'sum_neg_i' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sum3_neg_i = sub i32 %sum_neg_i, %tmp_i" [reduce.c:49->ntt.c:48]   --->   Operation 123 'sub' 'sum3_neg_i' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 124 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%temp_1 = sub i32 %sum3_neg_i, %tmp_1_i" [reduce.c:49->ntt.c:48]   --->   Operation 124 'sub' 'temp_1' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 8.36>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%t_cast = zext i32 %temp_1 to i55" [reduce.c:52->ntt.c:48]   --->   Operation 125 'zext' 't_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_2_i = call i55 @_ssdm_op_BitConcatenate.i55.i32.i23(i32 %temp_1, i23 0)" [reduce.c:55->ntt.c:48]   --->   Operation 126 'bitconcatenate' 'tmp_2_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_2_i_cast = zext i55 %tmp_2_i to i56" [reduce.c:55->ntt.c:48]   --->   Operation 127 'zext' 'tmp_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_3_i = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temp_1, i13 0)" [reduce.c:55->ntt.c:48]   --->   Operation 128 'bitconcatenate' 'tmp_3_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_3_i_cast = zext i45 %tmp_3_i to i57" [reduce.c:55->ntt.c:48]   --->   Operation 129 'zext' 'tmp_3_i_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (2.77ns)   --->   "%tmp1 = add i55 %t_cast, %a_assign" [reduce.c:55->ntt.c:48]   --->   Operation 130 'add' 'tmp1' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%tmp17_cast = zext i55 %tmp1 to i56" [reduce.c:55->ntt.c:48]   --->   Operation 131 'zext' 'tmp17_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (2.77ns)   --->   "%tmp_5_i = add i56 %tmp_2_i_cast, %tmp17_cast" [reduce.c:55->ntt.c:48]   --->   Operation 132 'add' 'tmp_5_i' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_5_i_cast = zext i56 %tmp_5_i to i57" [reduce.c:55->ntt.c:48]   --->   Operation 133 'zext' 'tmp_5_i_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (2.80ns)   --->   "%t = sub i57 %tmp_5_i_cast, %tmp_3_i_cast" [reduce.c:55->ntt.c:48]   --->   Operation 134 'sub' 't' <Predicate = true> <Delay = 2.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_6 = call i25 @_ssdm_op_PartSelect.i25.i57.i32.i32(i57 %t, i32 32, i32 56)" [reduce.c:57->ntt.c:48]   --->   Operation 135 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3113) nounwind" [ntt.c:44]   --->   Operation 136 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_10 = sext i25 %tmp_6 to i32" [reduce.c:57->ntt.c:48]   --->   Operation 137 'sext' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_14_cast = sext i25 %tmp_6 to i26" [ntt.c:49]   --->   Operation 138 'sext' 'tmp_14_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_17 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %j1, i32 7, i32 31)" [ntt.c:49]   --->   Operation 139 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (2.05ns)   --->   "%icmp = icmp eq i25 %tmp_17, 0" [ntt.c:49]   --->   Operation 140 'icmp' 'icmp' <Predicate = true> <Delay = 2.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node tmp_19)   --->   "%p_load_1_0_phi = select i1 %icmp, i32 %p_0_load, i32 %p_1_load" [ntt.c:49]   --->   Operation 141 'select' 'p_load_1_0_phi' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (2.03ns)   --->   "%tmp_14 = sub i26 16760834, %tmp_14_cast" [ntt.c:49]   --->   Operation 142 'sub' 'tmp_14' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node tmp_19)   --->   "%tmp_21_cast = sext i26 %tmp_14 to i32" [ntt.c:49]   --->   Operation 143 'sext' 'tmp_21_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (2.18ns) (out node of the LUT)   --->   "%tmp_19 = add i32 %p_load_1_0_phi, %tmp_21_cast" [ntt.c:49]   --->   Operation 144 'add' 'tmp_19' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %cond, label %branch76, label %branch77" [ntt.c:49]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (2.77ns)   --->   "store i32 %tmp_19, i32* %p_1_addr, align 4" [ntt.c:49]   --->   Operation 146 'store' <Predicate = (!cond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "br label %_ifconv1" [ntt.c:49]   --->   Operation 147 'br' <Predicate = (!cond)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (2.77ns)   --->   "store i32 %tmp_19, i32* %p_0_addr, align 4" [ntt.c:49]   --->   Operation 148 'store' <Predicate = (cond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "br label %_ifconv1" [ntt.c:49]   --->   Operation 149 'br' <Predicate = (cond)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.77>
ST_10 : Operation 150 [2/2] (2.77ns)   --->   "%p_0_load_4 = load i32* %p_0_addr, align 4" [ntt.c:50]   --->   Operation 150 'load' 'p_0_load_4' <Predicate = (icmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_10 : Operation 151 [2/2] (2.77ns)   --->   "%p_1_load_4 = load i32* %p_1_addr, align 4" [ntt.c:50]   --->   Operation 151 'load' 'p_1_load_4' <Predicate = (!icmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 11 <SV = 10> <Delay = 7.72>
ST_11 : Operation 152 [1/2] (2.77ns)   --->   "%p_0_load_4 = load i32* %p_0_addr, align 4" [ntt.c:50]   --->   Operation 152 'load' 'p_0_load_4' <Predicate = (icmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 153 [1/2] (2.77ns)   --->   "%p_1_load_4 = load i32* %p_1_addr, align 4" [ntt.c:50]   --->   Operation 153 'load' 'p_1_load_4' <Predicate = (!icmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node tmp_24)   --->   "%p_load_2_0_phi = select i1 %icmp, i32 %p_0_load_4, i32 %p_1_load_4" [ntt.c:50]   --->   Operation 154 'select' 'p_load_2_0_phi' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 155 [1/1] (2.18ns) (out node of the LUT)   --->   "%tmp_24 = add i32 %p_load_2_0_phi, %tmp_10" [ntt.c:50]   --->   Operation 155 'add' 'tmp_24' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %icmp, label %branch70, label %branch71" [ntt.c:50]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (2.77ns)   --->   "store i32 %tmp_24, i32* %p_1_addr, align 4" [ntt.c:50]   --->   Operation 157 'store' <Predicate = (!icmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "br label %5" [ntt.c:50]   --->   Operation 158 'br' <Predicate = (!icmp)> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (2.77ns)   --->   "store i32 %tmp_24, i32* %p_0_addr, align 4" [ntt.c:50]   --->   Operation 159 'store' <Predicate = (icmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "br label %5" [ntt.c:50]   --->   Operation 160 'br' <Predicate = (icmp)> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (2.18ns)   --->   "%j_1 = add i32 %j1, 1" [ntt.c:44]   --->   Operation 161 'add' 'j_1' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "br label %4" [ntt.c:44]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 2> <Delay = 2.77>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%j_s = phi i32 [ 0, %1 ], [ %tmp_14_1, %8 ]" [ntt.c:42]   --->   Operation 163 'phi' 'j_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%k_1_1 = phi i3 [ 2, %1 ], [ %k_2_1, %8 ]" [ntt.c:43]   --->   Operation 164 'phi' 'k_1_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (1.00ns)   --->   "%exitcond2 = icmp eq i3 %k_1_1, -4" [ntt.c:42]   --->   Operation 165 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 166 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %6, label %branch92" [ntt.c:42]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (1.34ns)   --->   "%k_2_1 = add i3 %k_1_1, 1" [ntt.c:43]   --->   Operation 168 'add' 'k_2_1' <Predicate = (!exitcond2)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%newIndex2 = zext i3 %k_1_1 to i64" [ntt.c:43]   --->   Operation 169 'zext' 'newIndex2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%zetas_0_addr_1 = getelementptr [128 x i23]* @zetas_0, i64 0, i64 %newIndex2" [ntt.c:43]   --->   Operation 170 'getelementptr' 'zetas_0_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_12 : Operation 171 [2/2] (2.77ns)   --->   "%zetas_0_load_1 = load i23* %zetas_0_addr_1, align 4" [ntt.c:43]   --->   Operation 171 'load' 'zetas_0_load_1' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 128> <ROM>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2112, i32 %tmp_1) nounwind" [ntt.c:53]   --->   Operation 172 'specregionend' 'empty_10' <Predicate = (exitcond2)> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2112) nounwind" [ntt.c:40]   --->   Operation 173 'specregionbegin' 'tmp_2' <Predicate = (exitcond2)> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (1.35ns)   --->   "br label %12" [ntt.c:42]   --->   Operation 174 'br' <Predicate = (exitcond2)> <Delay = 1.35>

State 13 <SV = 3> <Delay = 5.06>
ST_13 : Operation 175 [1/2] (2.77ns)   --->   "%zetas_0_load_1 = load i23* %zetas_0_addr_1, align 4" [ntt.c:43]   --->   Operation 175 'load' 'zetas_0_load_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 128> <ROM>
ST_13 : Operation 176 [1/1] (2.18ns)   --->   "%tmp_4_1 = add i32 %j_s, 64" [ntt.c:44]   --->   Operation 176 'add' 'tmp_4_1' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 177 [1/1] (2.11ns)   --->   "%tmp_5_1 = icmp ugt i32 %j_s, %tmp_4_1" [ntt.c:42]   --->   Operation 177 'icmp' 'tmp_5_1' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 178 [1/1] (0.77ns)   --->   "%start_1 = select i1 %tmp_5_1, i32 %j_s, i32 %tmp_4_1" [ntt.c:42]   --->   Operation 178 'select' 'start_1' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_6_1_cast = zext i23 %zetas_0_load_1 to i55" [ntt.c:44]   --->   Operation 179 'zext' 'tmp_6_1_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (1.35ns)   --->   "br label %9" [ntt.c:44]   --->   Operation 180 'br' <Predicate = true> <Delay = 1.35>

State 14 <SV = 4> <Delay = 3.57>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%j1_1 = phi i32 [ %j_s, %branch92 ], [ %j_1_1, %10 ]" [ntt.c:42]   --->   Operation 181 'phi' 'j1_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (2.11ns)   --->   "%tmp_8_1 = icmp ult i32 %j1_1, %tmp_4_1" [ntt.c:44]   --->   Operation 182 'icmp' 'tmp_8_1' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %tmp_8_1, label %_ifconv2, label %8" [ntt.c:44]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i32 %j1_1 to i7" [ntt.c:42]   --->   Operation 184 'trunc' 'tmp_20' <Predicate = (tmp_8_1)> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (0.80ns)   --->   "%newIndex_trunc5 = xor i7 %tmp_20, -64" [ntt.c:48]   --->   Operation 185 'xor' 'newIndex_trunc5' <Predicate = (tmp_8_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%newIndex5 = zext i7 %newIndex_trunc5 to i64" [ntt.c:48]   --->   Operation 186 'zext' 'newIndex5' <Predicate = (tmp_8_1)> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%p_0_addr_1 = getelementptr [128 x i32]* %p_0, i64 0, i64 %newIndex5" [ntt.c:48]   --->   Operation 187 'getelementptr' 'p_0_addr_1' <Predicate = (tmp_8_1)> <Delay = 0.00>
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "%p_1_addr_1 = getelementptr [128 x i32]* %p_1, i64 0, i64 %newIndex5" [ntt.c:48]   --->   Operation 188 'getelementptr' 'p_1_addr_1' <Predicate = (tmp_8_1)> <Delay = 0.00>
ST_14 : Operation 189 [2/2] (2.77ns)   --->   "%p_0_load_1 = load i32* %p_0_addr_1, align 4" [ntt.c:48]   --->   Operation 189 'load' 'p_0_load_1' <Predicate = (tmp_8_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_14 : Operation 190 [2/2] (2.77ns)   --->   "%p_1_load_1 = load i32* %p_1_addr_1, align 4" [ntt.c:48]   --->   Operation 190 'load' 'p_1_load_1' <Predicate = (tmp_8_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_14 : Operation 191 [1/1] (2.18ns)   --->   "%tmp_14_1 = add i32 %start_1, 64" [ntt.c:42]   --->   Operation 191 'add' 'tmp_14_1' <Predicate = (!tmp_8_1)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "br label %7" [ntt.c:42]   --->   Operation 192 'br' <Predicate = (!tmp_8_1)> <Delay = 0.00>

State 15 <SV = 5> <Delay = 5.00>
ST_15 : Operation 193 [1/1] (2.18ns)   --->   "%tmp_9_1 = add i32 64, %j1_1" [ntt.c:48]   --->   Operation 193 'add' 'tmp_9_1' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_21 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %tmp_9_1, i32 7, i32 31)" [ntt.c:48]   --->   Operation 194 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (2.05ns)   --->   "%icmp3 = icmp eq i25 %tmp_21, 0" [ntt.c:48]   --->   Operation 195 'icmp' 'icmp3' <Predicate = true> <Delay = 2.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 196 [1/2] (2.77ns)   --->   "%p_0_load_1 = load i32* %p_0_addr_1, align 4" [ntt.c:48]   --->   Operation 196 'load' 'p_0_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_15 : Operation 197 [1/2] (2.77ns)   --->   "%p_1_load_1 = load i32* %p_1_addr_1, align 4" [ntt.c:48]   --->   Operation 197 'load' 'p_1_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_15 : Operation 198 [1/1] (0.77ns)   --->   "%p_load_18_phi = select i1 %icmp3, i32 %p_0_load_1, i32 %p_1_load_1" [ntt.c:48]   --->   Operation 198 'select' 'p_load_18_phi' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 6> <Delay = 6.88>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_2_1_cast = zext i32 %p_load_18_phi to i55" [ntt.c:48]   --->   Operation 199 'zext' 'tmp_2_1_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (6.88ns)   --->   "%a_assign_1 = mul i55 %tmp_6_1_cast, %tmp_2_1_cast" [ntt.c:48]   --->   Operation 200 'mul' 'a_assign_1' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%temp_2 = trunc i55 %a_assign_1 to i32" [reduce.c:47->ntt.c:48]   --->   Operation 201 'trunc' 'temp_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i55 %a_assign_1 to i6" [ntt.c:48]   --->   Operation 202 'trunc' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i55 %a_assign_1 to i9" [ntt.c:48]   --->   Operation 203 'trunc' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_28 = trunc i55 %a_assign_1 to i19" [ntt.c:48]   --->   Operation 204 'trunc' 'tmp_28' <Predicate = true> <Delay = 0.00>

State 17 <SV = 7> <Delay = 5.89>
ST_17 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_i1 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_23, i26 0)" [reduce.c:49->ntt.c:48]   --->   Operation 205 'bitconcatenate' 'tmp_i1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_i1_12 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_25, i23 0)" [reduce.c:49->ntt.c:48]   --->   Operation 206 'bitconcatenate' 'tmp_i1_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_1_i1 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_28, i13 0)" [reduce.c:49->ntt.c:48]   --->   Operation 207 'bitconcatenate' 'tmp_1_i1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 208 [1/1] (2.18ns)   --->   "%sum_neg_i1 = sub i32 %tmp_i1_12, %temp_2" [reduce.c:49->ntt.c:48]   --->   Operation 208 'sub' 'sum_neg_i1' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sum3_neg_i1 = sub i32 %sum_neg_i1, %tmp_i1" [reduce.c:49->ntt.c:48]   --->   Operation 209 'sub' 'sum3_neg_i1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 210 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%temp_3 = sub i32 %sum3_neg_i1, %tmp_1_i1" [reduce.c:49->ntt.c:48]   --->   Operation 210 'sub' 'temp_3' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 8> <Delay = 8.36>
ST_18 : Operation 211 [1/1] (0.00ns)   --->   "%t_3_cast = zext i32 %temp_3 to i55" [reduce.c:52->ntt.c:48]   --->   Operation 211 'zext' 't_3_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_2_i1 = call i55 @_ssdm_op_BitConcatenate.i55.i32.i23(i32 %temp_3, i23 0)" [reduce.c:55->ntt.c:48]   --->   Operation 212 'bitconcatenate' 'tmp_2_i1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_2_i1_cast = zext i55 %tmp_2_i1 to i56" [reduce.c:55->ntt.c:48]   --->   Operation 213 'zext' 'tmp_2_i1_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_3_i1 = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temp_3, i13 0)" [reduce.c:55->ntt.c:48]   --->   Operation 214 'bitconcatenate' 'tmp_3_i1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_3_i1_cast = zext i45 %tmp_3_i1 to i57" [reduce.c:55->ntt.c:48]   --->   Operation 215 'zext' 'tmp_3_i1_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 216 [1/1] (2.77ns)   --->   "%tmp15 = add i55 %t_3_cast, %a_assign_1" [reduce.c:55->ntt.c:48]   --->   Operation 216 'add' 'tmp15' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 217 [1/1] (0.00ns)   --->   "%tmp18_cast = zext i55 %tmp15 to i56" [reduce.c:55->ntt.c:48]   --->   Operation 217 'zext' 'tmp18_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 218 [1/1] (2.77ns)   --->   "%tmp_5_i1 = add i56 %tmp_2_i1_cast, %tmp18_cast" [reduce.c:55->ntt.c:48]   --->   Operation 218 'add' 'tmp_5_i1' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_5_i1_cast = zext i56 %tmp_5_i1 to i57" [reduce.c:55->ntt.c:48]   --->   Operation 219 'zext' 'tmp_5_i1_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 220 [1/1] (2.80ns)   --->   "%t_1 = sub i57 %tmp_5_i1_cast, %tmp_3_i1_cast" [reduce.c:55->ntt.c:48]   --->   Operation 220 'sub' 't_1' <Predicate = true> <Delay = 2.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_22 = call i25 @_ssdm_op_PartSelect.i25.i57.i32.i32(i57 %t_1, i32 32, i32 56)" [reduce.c:57->ntt.c:48]   --->   Operation 221 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 222 [1/1] (0.00ns)   --->   "%newIndex9 = zext i7 %tmp_20 to i64" [ntt.c:49]   --->   Operation 222 'zext' 'newIndex9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%p_0_addr_3 = getelementptr [128 x i32]* %p_0, i64 0, i64 %newIndex9" [ntt.c:49]   --->   Operation 223 'getelementptr' 'p_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "%p_1_addr_3 = getelementptr [128 x i32]* %p_1, i64 0, i64 %newIndex9" [ntt.c:49]   --->   Operation 224 'getelementptr' 'p_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 225 [2/2] (2.77ns)   --->   "%p_0_load_2 = load i32* %p_0_addr_3, align 4" [ntt.c:49]   --->   Operation 225 'load' 'p_0_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_18 : Operation 226 [2/2] (2.77ns)   --->   "%p_1_load_2 = load i32* %p_1_addr_3, align 4" [ntt.c:49]   --->   Operation 226 'load' 'p_1_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 19 <SV = 9> <Delay = 7.72>
ST_19 : Operation 227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3113) nounwind" [ntt.c:44]   --->   Operation 227 'specloopname' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_26 = sext i25 %tmp_22 to i32" [reduce.c:57->ntt.c:48]   --->   Operation 228 'sext' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_27_cast = sext i25 %tmp_22 to i26" [ntt.c:49]   --->   Operation 229 'sext' 'tmp_27_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_31 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %j1_1, i32 7, i32 31)" [ntt.c:49]   --->   Operation 230 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 231 [1/1] (2.05ns)   --->   "%icmp6 = icmp eq i25 %tmp_31, 0" [ntt.c:49]   --->   Operation 231 'icmp' 'icmp6' <Predicate = true> <Delay = 2.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 232 [1/2] (2.77ns)   --->   "%p_0_load_2 = load i32* %p_0_addr_3, align 4" [ntt.c:49]   --->   Operation 232 'load' 'p_0_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_19 : Operation 233 [1/2] (2.77ns)   --->   "%p_1_load_2 = load i32* %p_1_addr_3, align 4" [ntt.c:49]   --->   Operation 233 'load' 'p_1_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_19 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_1)   --->   "%p_load_1_1_phi = select i1 %icmp6, i32 %p_0_load_2, i32 %p_1_load_2" [ntt.c:49]   --->   Operation 234 'select' 'p_load_1_1_phi' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 235 [1/1] (2.03ns)   --->   "%tmp_11_1 = sub i26 16760834, %tmp_27_cast" [ntt.c:49]   --->   Operation 235 'sub' 'tmp_11_1' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_1)   --->   "%tmp_11_1_cast = sext i26 %tmp_11_1 to i32" [ntt.c:49]   --->   Operation 236 'sext' 'tmp_11_1_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 237 [1/1] (2.18ns) (out node of the LUT)   --->   "%tmp_12_1 = add i32 %p_load_1_1_phi, %tmp_11_1_cast" [ntt.c:49]   --->   Operation 237 'add' 'tmp_12_1' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 238 [1/1] (0.00ns)   --->   "br i1 %icmp3, label %branch66, label %branch67" [ntt.c:49]   --->   Operation 238 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 239 [1/1] (2.77ns)   --->   "store i32 %tmp_12_1, i32* %p_1_addr_1, align 4" [ntt.c:49]   --->   Operation 239 'store' <Predicate = (!icmp3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_19 : Operation 240 [1/1] (0.00ns)   --->   "br label %_ifconv3" [ntt.c:49]   --->   Operation 240 'br' <Predicate = (!icmp3)> <Delay = 0.00>
ST_19 : Operation 241 [1/1] (2.77ns)   --->   "store i32 %tmp_12_1, i32* %p_0_addr_1, align 4" [ntt.c:49]   --->   Operation 241 'store' <Predicate = (icmp3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_19 : Operation 242 [1/1] (0.00ns)   --->   "br label %_ifconv3" [ntt.c:49]   --->   Operation 242 'br' <Predicate = (icmp3)> <Delay = 0.00>
ST_19 : Operation 243 [2/2] (2.77ns)   --->   "%p_0_load_7 = load i32* %p_0_addr_3, align 4" [ntt.c:50]   --->   Operation 243 'load' 'p_0_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_19 : Operation 244 [2/2] (2.77ns)   --->   "%p_1_load_7 = load i32* %p_1_addr_3, align 4" [ntt.c:50]   --->   Operation 244 'load' 'p_1_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 20 <SV = 10> <Delay = 7.72>
ST_20 : Operation 245 [1/2] (2.77ns)   --->   "%p_0_load_7 = load i32* %p_0_addr_3, align 4" [ntt.c:50]   --->   Operation 245 'load' 'p_0_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_20 : Operation 246 [1/2] (2.77ns)   --->   "%p_1_load_7 = load i32* %p_1_addr_3, align 4" [ntt.c:50]   --->   Operation 246 'load' 'p_1_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_20 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node tmp_13_1)   --->   "%p_load_2_1_phi = select i1 %icmp6, i32 %p_0_load_7, i32 %p_1_load_7" [ntt.c:50]   --->   Operation 247 'select' 'p_load_2_1_phi' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 248 [1/1] (2.18ns) (out node of the LUT)   --->   "%tmp_13_1 = add i32 %p_load_2_1_phi, %tmp_26" [ntt.c:50]   --->   Operation 248 'add' 'tmp_13_1' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 249 [1/1] (0.00ns)   --->   "br i1 %icmp6, label %branch60, label %branch61" [ntt.c:50]   --->   Operation 249 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 250 [1/1] (2.77ns)   --->   "store i32 %tmp_13_1, i32* %p_1_addr_3, align 4" [ntt.c:50]   --->   Operation 250 'store' <Predicate = (!icmp6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_20 : Operation 251 [1/1] (0.00ns)   --->   "br label %10" [ntt.c:50]   --->   Operation 251 'br' <Predicate = (!icmp6)> <Delay = 0.00>
ST_20 : Operation 252 [1/1] (2.77ns)   --->   "store i32 %tmp_13_1, i32* %p_0_addr_3, align 4" [ntt.c:50]   --->   Operation 252 'store' <Predicate = (icmp6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_20 : Operation 253 [1/1] (0.00ns)   --->   "br label %10" [ntt.c:50]   --->   Operation 253 'br' <Predicate = (icmp6)> <Delay = 0.00>
ST_20 : Operation 254 [1/1] (2.18ns)   --->   "%j_1_1 = add i32 %j1_1, 1" [ntt.c:44]   --->   Operation 254 'add' 'j_1_1' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 255 [1/1] (0.00ns)   --->   "br label %9" [ntt.c:44]   --->   Operation 255 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 3> <Delay = 2.77>
ST_21 : Operation 256 [1/1] (0.00ns)   --->   "%j_2 = phi i32 [ 0, %6 ], [ %tmp_14_2, %13 ]" [ntt.c:42]   --->   Operation 256 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 257 [1/1] (0.00ns)   --->   "%k_1_2 = phi i4 [ 4, %6 ], [ %k_2_2, %13 ]" [ntt.c:43]   --->   Operation 257 'phi' 'k_1_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 258 [1/1] (1.21ns)   --->   "%exitcond3 = icmp eq i4 %k_1_2, -8" [ntt.c:42]   --->   Operation 258 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 259 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 259 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 260 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %11, label %branch90" [ntt.c:42]   --->   Operation 260 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 261 [1/1] (1.49ns)   --->   "%k_2_2 = add i4 %k_1_2, 1" [ntt.c:43]   --->   Operation 261 'add' 'k_2_2' <Predicate = (!exitcond3)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 262 [1/1] (0.00ns)   --->   "%newIndex4 = zext i4 %k_1_2 to i64" [ntt.c:43]   --->   Operation 262 'zext' 'newIndex4' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_21 : Operation 263 [1/1] (0.00ns)   --->   "%zetas_0_addr_2 = getelementptr [128 x i23]* @zetas_0, i64 0, i64 %newIndex4" [ntt.c:43]   --->   Operation 263 'getelementptr' 'zetas_0_addr_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_21 : Operation 264 [2/2] (2.77ns)   --->   "%zetas_0_load_2 = load i23* %zetas_0_addr_2, align 4" [ntt.c:43]   --->   Operation 264 'load' 'zetas_0_load_2' <Predicate = (!exitcond3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 128> <ROM>
ST_21 : Operation 265 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2112, i32 %tmp_2) nounwind" [ntt.c:53]   --->   Operation 265 'specregionend' 'empty_13' <Predicate = (exitcond3)> <Delay = 0.00>
ST_21 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2112) nounwind" [ntt.c:40]   --->   Operation 266 'specregionbegin' 'tmp_7' <Predicate = (exitcond3)> <Delay = 0.00>
ST_21 : Operation 267 [1/1] (1.35ns)   --->   "br label %17" [ntt.c:42]   --->   Operation 267 'br' <Predicate = (exitcond3)> <Delay = 1.35>

State 22 <SV = 4> <Delay = 5.06>
ST_22 : Operation 268 [1/2] (2.77ns)   --->   "%zetas_0_load_2 = load i23* %zetas_0_addr_2, align 4" [ntt.c:43]   --->   Operation 268 'load' 'zetas_0_load_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 128> <ROM>
ST_22 : Operation 269 [1/1] (2.18ns)   --->   "%tmp_4_2 = add i32 %j_2, 32" [ntt.c:44]   --->   Operation 269 'add' 'tmp_4_2' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 270 [1/1] (2.11ns)   --->   "%tmp_5_2 = icmp ugt i32 %j_2, %tmp_4_2" [ntt.c:42]   --->   Operation 270 'icmp' 'tmp_5_2' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 271 [1/1] (0.77ns)   --->   "%start_2 = select i1 %tmp_5_2, i32 %j_2, i32 %tmp_4_2" [ntt.c:42]   --->   Operation 271 'select' 'start_2' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_6_2_cast = zext i23 %zetas_0_load_2 to i55" [ntt.c:44]   --->   Operation 272 'zext' 'tmp_6_2_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 273 [1/1] (1.35ns)   --->   "br label %14" [ntt.c:44]   --->   Operation 273 'br' <Predicate = true> <Delay = 1.35>

State 23 <SV = 5> <Delay = 4.43>
ST_23 : Operation 274 [1/1] (0.00ns)   --->   "%j1_2 = phi i32 [ %j_2, %branch90 ], [ %j_1_2, %15 ]" [ntt.c:42]   --->   Operation 274 'phi' 'j1_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 275 [1/1] (2.11ns)   --->   "%tmp_8_2 = icmp ult i32 %j1_2, %tmp_4_2" [ntt.c:44]   --->   Operation 275 'icmp' 'tmp_8_2' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 276 [1/1] (0.00ns)   --->   "br i1 %tmp_8_2, label %_ifconv4, label %13" [ntt.c:44]   --->   Operation 276 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i32 %j1_2 to i7" [ntt.c:42]   --->   Operation 277 'trunc' 'tmp_34' <Predicate = (tmp_8_2)> <Delay = 0.00>
ST_23 : Operation 278 [1/1] (1.66ns)   --->   "%newIndex_trunc9 = add i7 32, %tmp_34" [ntt.c:48]   --->   Operation 278 'add' 'newIndex_trunc9' <Predicate = (tmp_8_2)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 279 [1/1] (0.00ns)   --->   "%newIndex8 = zext i7 %newIndex_trunc9 to i64" [ntt.c:48]   --->   Operation 279 'zext' 'newIndex8' <Predicate = (tmp_8_2)> <Delay = 0.00>
ST_23 : Operation 280 [1/1] (0.00ns)   --->   "%p_0_addr_2 = getelementptr [128 x i32]* %p_0, i64 0, i64 %newIndex8" [ntt.c:48]   --->   Operation 280 'getelementptr' 'p_0_addr_2' <Predicate = (tmp_8_2)> <Delay = 0.00>
ST_23 : Operation 281 [1/1] (0.00ns)   --->   "%p_1_addr_2 = getelementptr [128 x i32]* %p_1, i64 0, i64 %newIndex8" [ntt.c:48]   --->   Operation 281 'getelementptr' 'p_1_addr_2' <Predicate = (tmp_8_2)> <Delay = 0.00>
ST_23 : Operation 282 [2/2] (2.77ns)   --->   "%p_0_load_3 = load i32* %p_0_addr_2, align 4" [ntt.c:48]   --->   Operation 282 'load' 'p_0_load_3' <Predicate = (tmp_8_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_23 : Operation 283 [2/2] (2.77ns)   --->   "%p_1_load_3 = load i32* %p_1_addr_2, align 4" [ntt.c:48]   --->   Operation 283 'load' 'p_1_load_3' <Predicate = (tmp_8_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_23 : Operation 284 [1/1] (2.18ns)   --->   "%tmp_14_2 = add i32 %start_2, 32" [ntt.c:42]   --->   Operation 284 'add' 'tmp_14_2' <Predicate = (!tmp_8_2)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 285 [1/1] (0.00ns)   --->   "br label %12" [ntt.c:42]   --->   Operation 285 'br' <Predicate = (!tmp_8_2)> <Delay = 0.00>

State 24 <SV = 6> <Delay = 5.00>
ST_24 : Operation 286 [1/1] (2.18ns)   --->   "%tmp_9_2 = add i32 32, %j1_2" [ntt.c:48]   --->   Operation 286 'add' 'tmp_9_2' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_37 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %tmp_9_2, i32 7, i32 31)" [ntt.c:48]   --->   Operation 287 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 288 [1/1] (2.05ns)   --->   "%icmp9 = icmp eq i25 %tmp_37, 0" [ntt.c:48]   --->   Operation 288 'icmp' 'icmp9' <Predicate = true> <Delay = 2.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 289 [1/2] (2.77ns)   --->   "%p_0_load_3 = load i32* %p_0_addr_2, align 4" [ntt.c:48]   --->   Operation 289 'load' 'p_0_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_24 : Operation 290 [1/2] (2.77ns)   --->   "%p_1_load_3 = load i32* %p_1_addr_2, align 4" [ntt.c:48]   --->   Operation 290 'load' 'p_1_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_24 : Operation 291 [1/1] (0.77ns)   --->   "%p_load_211_phi = select i1 %icmp9, i32 %p_0_load_3, i32 %p_1_load_3" [ntt.c:48]   --->   Operation 291 'select' 'p_load_211_phi' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 25 <SV = 7> <Delay = 6.88>
ST_25 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_2_2_cast = zext i32 %p_load_211_phi to i55" [ntt.c:48]   --->   Operation 292 'zext' 'tmp_2_2_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 293 [1/1] (6.88ns)   --->   "%a_assign_2 = mul i55 %tmp_6_2_cast, %tmp_2_2_cast" [ntt.c:48]   --->   Operation 293 'mul' 'a_assign_2' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 294 [1/1] (0.00ns)   --->   "%temp_4 = trunc i55 %a_assign_2 to i32" [reduce.c:47->ntt.c:48]   --->   Operation 294 'trunc' 'temp_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_43 = trunc i55 %a_assign_2 to i6" [ntt.c:48]   --->   Operation 295 'trunc' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_46 = trunc i55 %a_assign_2 to i9" [ntt.c:48]   --->   Operation 296 'trunc' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_47 = trunc i55 %a_assign_2 to i19" [ntt.c:48]   --->   Operation 297 'trunc' 'tmp_47' <Predicate = true> <Delay = 0.00>

State 26 <SV = 8> <Delay = 5.89>
ST_26 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_i2 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_43, i26 0)" [reduce.c:49->ntt.c:48]   --->   Operation 298 'bitconcatenate' 'tmp_i2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_i2_15 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_46, i23 0)" [reduce.c:49->ntt.c:48]   --->   Operation 299 'bitconcatenate' 'tmp_i2_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_1_i2 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_47, i13 0)" [reduce.c:49->ntt.c:48]   --->   Operation 300 'bitconcatenate' 'tmp_1_i2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 301 [1/1] (2.18ns)   --->   "%sum_neg_i2 = sub i32 %tmp_i2_15, %temp_4" [reduce.c:49->ntt.c:48]   --->   Operation 301 'sub' 'sum_neg_i2' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 302 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sum3_neg_i2 = sub i32 %sum_neg_i2, %tmp_i2" [reduce.c:49->ntt.c:48]   --->   Operation 302 'sub' 'sum3_neg_i2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 303 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%temp_5 = sub i32 %sum3_neg_i2, %tmp_1_i2" [reduce.c:49->ntt.c:48]   --->   Operation 303 'sub' 'temp_5' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 9> <Delay = 8.36>
ST_27 : Operation 304 [1/1] (0.00ns)   --->   "%t_6_cast = zext i32 %temp_5 to i55" [reduce.c:52->ntt.c:48]   --->   Operation 304 'zext' 't_6_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_2_i2 = call i55 @_ssdm_op_BitConcatenate.i55.i32.i23(i32 %temp_5, i23 0)" [reduce.c:55->ntt.c:48]   --->   Operation 305 'bitconcatenate' 'tmp_2_i2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_2_i2_cast = zext i55 %tmp_2_i2 to i56" [reduce.c:55->ntt.c:48]   --->   Operation 306 'zext' 'tmp_2_i2_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_3_i2 = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temp_5, i13 0)" [reduce.c:55->ntt.c:48]   --->   Operation 307 'bitconcatenate' 'tmp_3_i2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_3_i2_cast = zext i45 %tmp_3_i2 to i57" [reduce.c:55->ntt.c:48]   --->   Operation 308 'zext' 'tmp_3_i2_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 309 [1/1] (2.77ns)   --->   "%tmp19 = add i55 %t_6_cast, %a_assign_2" [reduce.c:55->ntt.c:48]   --->   Operation 309 'add' 'tmp19' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 310 [1/1] (0.00ns)   --->   "%tmp19_cast = zext i55 %tmp19 to i56" [reduce.c:55->ntt.c:48]   --->   Operation 310 'zext' 'tmp19_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 311 [1/1] (2.77ns)   --->   "%tmp_5_i2 = add i56 %tmp_2_i2_cast, %tmp19_cast" [reduce.c:55->ntt.c:48]   --->   Operation 311 'add' 'tmp_5_i2' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_5_i2_cast = zext i56 %tmp_5_i2 to i57" [reduce.c:55->ntt.c:48]   --->   Operation 312 'zext' 'tmp_5_i2_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 313 [1/1] (2.80ns)   --->   "%t_2 = sub i57 %tmp_5_i2_cast, %tmp_3_i2_cast" [reduce.c:55->ntt.c:48]   --->   Operation 313 'sub' 't_2' <Predicate = true> <Delay = 2.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_27 = call i25 @_ssdm_op_PartSelect.i25.i57.i32.i32(i57 %t_2, i32 32, i32 56)" [reduce.c:57->ntt.c:48]   --->   Operation 314 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 315 [1/1] (0.00ns)   --->   "%newIndex11 = zext i7 %tmp_34 to i64" [ntt.c:49]   --->   Operation 315 'zext' 'newIndex11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 316 [1/1] (0.00ns)   --->   "%p_0_addr_5 = getelementptr [128 x i32]* %p_0, i64 0, i64 %newIndex11" [ntt.c:49]   --->   Operation 316 'getelementptr' 'p_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 317 [1/1] (0.00ns)   --->   "%p_1_addr_5 = getelementptr [128 x i32]* %p_1, i64 0, i64 %newIndex11" [ntt.c:49]   --->   Operation 317 'getelementptr' 'p_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 318 [2/2] (2.77ns)   --->   "%p_0_load_6 = load i32* %p_0_addr_5, align 4" [ntt.c:49]   --->   Operation 318 'load' 'p_0_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_27 : Operation 319 [2/2] (2.77ns)   --->   "%p_1_load_6 = load i32* %p_1_addr_5, align 4" [ntt.c:49]   --->   Operation 319 'load' 'p_1_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 28 <SV = 10> <Delay = 7.72>
ST_28 : Operation 320 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3113) nounwind" [ntt.c:44]   --->   Operation 320 'specloopname' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_29 = sext i25 %tmp_27 to i32" [reduce.c:57->ntt.c:48]   --->   Operation 321 'sext' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_30_cast = sext i25 %tmp_27 to i26" [ntt.c:49]   --->   Operation 322 'sext' 'tmp_30_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_48 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %j1_2, i32 7, i32 31)" [ntt.c:49]   --->   Operation 323 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 324 [1/1] (2.05ns)   --->   "%icmp1 = icmp eq i25 %tmp_48, 0" [ntt.c:49]   --->   Operation 324 'icmp' 'icmp1' <Predicate = true> <Delay = 2.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 325 [1/2] (2.77ns)   --->   "%p_0_load_6 = load i32* %p_0_addr_5, align 4" [ntt.c:49]   --->   Operation 325 'load' 'p_0_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_28 : Operation 326 [1/2] (2.77ns)   --->   "%p_1_load_6 = load i32* %p_1_addr_5, align 4" [ntt.c:49]   --->   Operation 326 'load' 'p_1_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_28 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_2)   --->   "%p_load_1_2_phi = select i1 %icmp1, i32 %p_0_load_6, i32 %p_1_load_6" [ntt.c:49]   --->   Operation 327 'select' 'p_load_1_2_phi' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 328 [1/1] (2.03ns)   --->   "%tmp_11_2 = sub i26 16760834, %tmp_30_cast" [ntt.c:49]   --->   Operation 328 'sub' 'tmp_11_2' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_2)   --->   "%tmp_11_2_cast = sext i26 %tmp_11_2 to i32" [ntt.c:49]   --->   Operation 329 'sext' 'tmp_11_2_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 330 [1/1] (2.18ns) (out node of the LUT)   --->   "%tmp_12_2 = add i32 %p_load_1_2_phi, %tmp_11_2_cast" [ntt.c:49]   --->   Operation 330 'add' 'tmp_12_2' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 331 [1/1] (0.00ns)   --->   "br i1 %icmp9, label %branch56, label %branch57" [ntt.c:49]   --->   Operation 331 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 332 [1/1] (2.77ns)   --->   "store i32 %tmp_12_2, i32* %p_1_addr_2, align 4" [ntt.c:49]   --->   Operation 332 'store' <Predicate = (!icmp9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_28 : Operation 333 [1/1] (0.00ns)   --->   "br label %_ifconv5" [ntt.c:49]   --->   Operation 333 'br' <Predicate = (!icmp9)> <Delay = 0.00>
ST_28 : Operation 334 [1/1] (2.77ns)   --->   "store i32 %tmp_12_2, i32* %p_0_addr_2, align 4" [ntt.c:49]   --->   Operation 334 'store' <Predicate = (icmp9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_28 : Operation 335 [1/1] (0.00ns)   --->   "br label %_ifconv5" [ntt.c:49]   --->   Operation 335 'br' <Predicate = (icmp9)> <Delay = 0.00>
ST_28 : Operation 336 [2/2] (2.77ns)   --->   "%p_0_load_10 = load i32* %p_0_addr_5, align 4" [ntt.c:50]   --->   Operation 336 'load' 'p_0_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_28 : Operation 337 [2/2] (2.77ns)   --->   "%p_1_load_10 = load i32* %p_1_addr_5, align 4" [ntt.c:50]   --->   Operation 337 'load' 'p_1_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 29 <SV = 11> <Delay = 7.72>
ST_29 : Operation 338 [1/2] (2.77ns)   --->   "%p_0_load_10 = load i32* %p_0_addr_5, align 4" [ntt.c:50]   --->   Operation 338 'load' 'p_0_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_29 : Operation 339 [1/2] (2.77ns)   --->   "%p_1_load_10 = load i32* %p_1_addr_5, align 4" [ntt.c:50]   --->   Operation 339 'load' 'p_1_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_29 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node tmp_13_2)   --->   "%p_load_2_2_phi = select i1 %icmp1, i32 %p_0_load_10, i32 %p_1_load_10" [ntt.c:50]   --->   Operation 340 'select' 'p_load_2_2_phi' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 341 [1/1] (2.18ns) (out node of the LUT)   --->   "%tmp_13_2 = add i32 %p_load_2_2_phi, %tmp_29" [ntt.c:50]   --->   Operation 341 'add' 'tmp_13_2' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 342 [1/1] (0.00ns)   --->   "br i1 %icmp1, label %branch50, label %branch51" [ntt.c:50]   --->   Operation 342 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 343 [1/1] (2.77ns)   --->   "store i32 %tmp_13_2, i32* %p_1_addr_5, align 4" [ntt.c:50]   --->   Operation 343 'store' <Predicate = (!icmp1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_29 : Operation 344 [1/1] (0.00ns)   --->   "br label %15" [ntt.c:50]   --->   Operation 344 'br' <Predicate = (!icmp1)> <Delay = 0.00>
ST_29 : Operation 345 [1/1] (2.77ns)   --->   "store i32 %tmp_13_2, i32* %p_0_addr_5, align 4" [ntt.c:50]   --->   Operation 345 'store' <Predicate = (icmp1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_29 : Operation 346 [1/1] (0.00ns)   --->   "br label %15" [ntt.c:50]   --->   Operation 346 'br' <Predicate = (icmp1)> <Delay = 0.00>
ST_29 : Operation 347 [1/1] (2.18ns)   --->   "%j_1_2 = add i32 %j1_2, 1" [ntt.c:44]   --->   Operation 347 'add' 'j_1_2' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 348 [1/1] (0.00ns)   --->   "br label %14" [ntt.c:44]   --->   Operation 348 'br' <Predicate = true> <Delay = 0.00>

State 30 <SV = 4> <Delay = 2.77>
ST_30 : Operation 349 [1/1] (0.00ns)   --->   "%j_3 = phi i32 [ 0, %11 ], [ %tmp_14_3, %18 ]" [ntt.c:42]   --->   Operation 349 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 350 [1/1] (0.00ns)   --->   "%k_1_3 = phi i5 [ 8, %11 ], [ %k_2_3, %18 ]" [ntt.c:43]   --->   Operation 350 'phi' 'k_1_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 351 [1/1] (1.21ns)   --->   "%exitcond4 = icmp eq i5 %k_1_3, -16" [ntt.c:42]   --->   Operation 351 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 352 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 352 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 353 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %16, label %branch88" [ntt.c:42]   --->   Operation 353 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 354 [1/1] (1.54ns)   --->   "%k_2_3 = add i5 %k_1_3, 1" [ntt.c:43]   --->   Operation 354 'add' 'k_2_3' <Predicate = (!exitcond4)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 355 [1/1] (0.00ns)   --->   "%newIndex7 = zext i5 %k_1_3 to i64" [ntt.c:43]   --->   Operation 355 'zext' 'newIndex7' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_30 : Operation 356 [1/1] (0.00ns)   --->   "%zetas_0_addr_3 = getelementptr [128 x i23]* @zetas_0, i64 0, i64 %newIndex7" [ntt.c:43]   --->   Operation 356 'getelementptr' 'zetas_0_addr_3' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_30 : Operation 357 [2/2] (2.77ns)   --->   "%zetas_0_load_3 = load i23* %zetas_0_addr_3, align 4" [ntt.c:43]   --->   Operation 357 'load' 'zetas_0_load_3' <Predicate = (!exitcond4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 128> <ROM>
ST_30 : Operation 358 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2112, i32 %tmp_7) nounwind" [ntt.c:53]   --->   Operation 358 'specregionend' 'empty_16' <Predicate = (exitcond4)> <Delay = 0.00>
ST_30 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2112) nounwind" [ntt.c:40]   --->   Operation 359 'specregionbegin' 'tmp_11' <Predicate = (exitcond4)> <Delay = 0.00>
ST_30 : Operation 360 [1/1] (1.35ns)   --->   "br label %22" [ntt.c:42]   --->   Operation 360 'br' <Predicate = (exitcond4)> <Delay = 1.35>

State 31 <SV = 5> <Delay = 5.06>
ST_31 : Operation 361 [1/2] (2.77ns)   --->   "%zetas_0_load_3 = load i23* %zetas_0_addr_3, align 4" [ntt.c:43]   --->   Operation 361 'load' 'zetas_0_load_3' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 128> <ROM>
ST_31 : Operation 362 [1/1] (2.18ns)   --->   "%tmp_4_3 = add i32 %j_3, 16" [ntt.c:44]   --->   Operation 362 'add' 'tmp_4_3' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 363 [1/1] (2.11ns)   --->   "%tmp_5_3 = icmp ugt i32 %j_3, %tmp_4_3" [ntt.c:42]   --->   Operation 363 'icmp' 'tmp_5_3' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 364 [1/1] (0.77ns)   --->   "%start_3 = select i1 %tmp_5_3, i32 %j_3, i32 %tmp_4_3" [ntt.c:42]   --->   Operation 364 'select' 'start_3' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_6_3_cast = zext i23 %zetas_0_load_3 to i55" [ntt.c:44]   --->   Operation 365 'zext' 'tmp_6_3_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 366 [1/1] (1.35ns)   --->   "br label %19" [ntt.c:44]   --->   Operation 366 'br' <Predicate = true> <Delay = 1.35>

State 32 <SV = 6> <Delay = 4.43>
ST_32 : Operation 367 [1/1] (0.00ns)   --->   "%j1_3 = phi i32 [ %j_3, %branch88 ], [ %j_1_3, %20 ]" [ntt.c:42]   --->   Operation 367 'phi' 'j1_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 368 [1/1] (2.11ns)   --->   "%tmp_8_3 = icmp ult i32 %j1_3, %tmp_4_3" [ntt.c:44]   --->   Operation 368 'icmp' 'tmp_8_3' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 369 [1/1] (0.00ns)   --->   "br i1 %tmp_8_3, label %_ifconv6, label %18" [ntt.c:44]   --->   Operation 369 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_49 = trunc i32 %j1_3 to i7" [ntt.c:42]   --->   Operation 370 'trunc' 'tmp_49' <Predicate = (tmp_8_3)> <Delay = 0.00>
ST_32 : Operation 371 [1/1] (1.66ns)   --->   "%newIndex_trunc3 = add i7 16, %tmp_49" [ntt.c:48]   --->   Operation 371 'add' 'newIndex_trunc3' <Predicate = (tmp_8_3)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 372 [1/1] (0.00ns)   --->   "%newIndex10 = zext i7 %newIndex_trunc3 to i64" [ntt.c:48]   --->   Operation 372 'zext' 'newIndex10' <Predicate = (tmp_8_3)> <Delay = 0.00>
ST_32 : Operation 373 [1/1] (0.00ns)   --->   "%p_0_addr_4 = getelementptr [128 x i32]* %p_0, i64 0, i64 %newIndex10" [ntt.c:48]   --->   Operation 373 'getelementptr' 'p_0_addr_4' <Predicate = (tmp_8_3)> <Delay = 0.00>
ST_32 : Operation 374 [1/1] (0.00ns)   --->   "%p_1_addr_4 = getelementptr [128 x i32]* %p_1, i64 0, i64 %newIndex10" [ntt.c:48]   --->   Operation 374 'getelementptr' 'p_1_addr_4' <Predicate = (tmp_8_3)> <Delay = 0.00>
ST_32 : Operation 375 [2/2] (2.77ns)   --->   "%p_0_load_5 = load i32* %p_0_addr_4, align 4" [ntt.c:48]   --->   Operation 375 'load' 'p_0_load_5' <Predicate = (tmp_8_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_32 : Operation 376 [2/2] (2.77ns)   --->   "%p_1_load_5 = load i32* %p_1_addr_4, align 4" [ntt.c:48]   --->   Operation 376 'load' 'p_1_load_5' <Predicate = (tmp_8_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_32 : Operation 377 [1/1] (2.18ns)   --->   "%tmp_14_3 = add i32 %start_3, 16" [ntt.c:42]   --->   Operation 377 'add' 'tmp_14_3' <Predicate = (!tmp_8_3)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 378 [1/1] (0.00ns)   --->   "br label %17" [ntt.c:42]   --->   Operation 378 'br' <Predicate = (!tmp_8_3)> <Delay = 0.00>

State 33 <SV = 7> <Delay = 5.00>
ST_33 : Operation 379 [1/1] (2.18ns)   --->   "%tmp_9_3 = add i32 16, %j1_3" [ntt.c:48]   --->   Operation 379 'add' 'tmp_9_3' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_50 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %tmp_9_3, i32 7, i32 31)" [ntt.c:48]   --->   Operation 380 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 381 [1/1] (2.05ns)   --->   "%icmp2 = icmp eq i25 %tmp_50, 0" [ntt.c:48]   --->   Operation 381 'icmp' 'icmp2' <Predicate = true> <Delay = 2.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 382 [1/2] (2.77ns)   --->   "%p_0_load_5 = load i32* %p_0_addr_4, align 4" [ntt.c:48]   --->   Operation 382 'load' 'p_0_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_33 : Operation 383 [1/2] (2.77ns)   --->   "%p_1_load_5 = load i32* %p_1_addr_4, align 4" [ntt.c:48]   --->   Operation 383 'load' 'p_1_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_33 : Operation 384 [1/1] (0.77ns)   --->   "%p_load_3_phi = select i1 %icmp2, i32 %p_0_load_5, i32 %p_1_load_5" [ntt.c:48]   --->   Operation 384 'select' 'p_load_3_phi' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 34 <SV = 8> <Delay = 6.88>
ST_34 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_2_3_cast = zext i32 %p_load_3_phi to i55" [ntt.c:48]   --->   Operation 385 'zext' 'tmp_2_3_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 386 [1/1] (6.88ns)   --->   "%a_assign_3 = mul i55 %tmp_6_3_cast, %tmp_2_3_cast" [ntt.c:48]   --->   Operation 386 'mul' 'a_assign_3' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 387 [1/1] (0.00ns)   --->   "%temp_6 = trunc i55 %a_assign_3 to i32" [reduce.c:47->ntt.c:48]   --->   Operation 387 'trunc' 'temp_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_52 = trunc i55 %a_assign_3 to i6" [ntt.c:48]   --->   Operation 388 'trunc' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_53 = trunc i55 %a_assign_3 to i9" [ntt.c:48]   --->   Operation 389 'trunc' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_54 = trunc i55 %a_assign_3 to i19" [ntt.c:48]   --->   Operation 390 'trunc' 'tmp_54' <Predicate = true> <Delay = 0.00>

State 35 <SV = 9> <Delay = 5.89>
ST_35 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_i3 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_52, i26 0)" [reduce.c:49->ntt.c:48]   --->   Operation 391 'bitconcatenate' 'tmp_i3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_i3_18 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_53, i23 0)" [reduce.c:49->ntt.c:48]   --->   Operation 392 'bitconcatenate' 'tmp_i3_18' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_1_i3 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_54, i13 0)" [reduce.c:49->ntt.c:48]   --->   Operation 393 'bitconcatenate' 'tmp_1_i3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 394 [1/1] (2.18ns)   --->   "%sum_neg_i3 = sub i32 %tmp_i3_18, %temp_6" [reduce.c:49->ntt.c:48]   --->   Operation 394 'sub' 'sum_neg_i3' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 395 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sum3_neg_i3 = sub i32 %sum_neg_i3, %tmp_i3" [reduce.c:49->ntt.c:48]   --->   Operation 395 'sub' 'sum3_neg_i3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 396 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%temp_7 = sub i32 %sum3_neg_i3, %tmp_1_i3" [reduce.c:49->ntt.c:48]   --->   Operation 396 'sub' 'temp_7' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 10> <Delay = 8.36>
ST_36 : Operation 397 [1/1] (0.00ns)   --->   "%t_9_cast = zext i32 %temp_7 to i55" [reduce.c:52->ntt.c:48]   --->   Operation 397 'zext' 't_9_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_2_i3 = call i55 @_ssdm_op_BitConcatenate.i55.i32.i23(i32 %temp_7, i23 0)" [reduce.c:55->ntt.c:48]   --->   Operation 398 'bitconcatenate' 'tmp_2_i3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_2_i3_cast = zext i55 %tmp_2_i3 to i56" [reduce.c:55->ntt.c:48]   --->   Operation 399 'zext' 'tmp_2_i3_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_3_i3 = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temp_7, i13 0)" [reduce.c:55->ntt.c:48]   --->   Operation 400 'bitconcatenate' 'tmp_3_i3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_3_i3_cast = zext i45 %tmp_3_i3 to i57" [reduce.c:55->ntt.c:48]   --->   Operation 401 'zext' 'tmp_3_i3_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 402 [1/1] (2.77ns)   --->   "%tmp20 = add i55 %t_9_cast, %a_assign_3" [reduce.c:55->ntt.c:48]   --->   Operation 402 'add' 'tmp20' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 403 [1/1] (0.00ns)   --->   "%tmp20_cast = zext i55 %tmp20 to i56" [reduce.c:55->ntt.c:48]   --->   Operation 403 'zext' 'tmp20_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 404 [1/1] (2.77ns)   --->   "%tmp_5_i3 = add i56 %tmp_2_i3_cast, %tmp20_cast" [reduce.c:55->ntt.c:48]   --->   Operation 404 'add' 'tmp_5_i3' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_5_i3_cast = zext i56 %tmp_5_i3 to i57" [reduce.c:55->ntt.c:48]   --->   Operation 405 'zext' 'tmp_5_i3_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 406 [1/1] (2.80ns)   --->   "%t_3 = sub i57 %tmp_5_i3_cast, %tmp_3_i3_cast" [reduce.c:55->ntt.c:48]   --->   Operation 406 'sub' 't_3' <Predicate = true> <Delay = 2.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_30 = call i25 @_ssdm_op_PartSelect.i25.i57.i32.i32(i57 %t_3, i32 32, i32 56)" [reduce.c:57->ntt.c:48]   --->   Operation 407 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 408 [1/1] (0.00ns)   --->   "%newIndex14 = zext i7 %tmp_49 to i64" [ntt.c:49]   --->   Operation 408 'zext' 'newIndex14' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 409 [1/1] (0.00ns)   --->   "%p_0_addr_7 = getelementptr [128 x i32]* %p_0, i64 0, i64 %newIndex14" [ntt.c:49]   --->   Operation 409 'getelementptr' 'p_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 410 [1/1] (0.00ns)   --->   "%p_1_addr_7 = getelementptr [128 x i32]* %p_1, i64 0, i64 %newIndex14" [ntt.c:49]   --->   Operation 410 'getelementptr' 'p_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 411 [2/2] (2.77ns)   --->   "%p_0_load_9 = load i32* %p_0_addr_7, align 4" [ntt.c:49]   --->   Operation 411 'load' 'p_0_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_36 : Operation 412 [2/2] (2.77ns)   --->   "%p_1_load_9 = load i32* %p_1_addr_7, align 4" [ntt.c:49]   --->   Operation 412 'load' 'p_1_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 37 <SV = 11> <Delay = 7.72>
ST_37 : Operation 413 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3113) nounwind" [ntt.c:44]   --->   Operation 413 'specloopname' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_32 = sext i25 %tmp_30 to i32" [reduce.c:57->ntt.c:48]   --->   Operation 414 'sext' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_33_cast = sext i25 %tmp_30 to i26" [ntt.c:49]   --->   Operation 415 'sext' 'tmp_33_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_55 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %j1_3, i32 7, i32 31)" [ntt.c:49]   --->   Operation 416 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 417 [1/1] (2.05ns)   --->   "%icmp4 = icmp eq i25 %tmp_55, 0" [ntt.c:49]   --->   Operation 417 'icmp' 'icmp4' <Predicate = true> <Delay = 2.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 418 [1/2] (2.77ns)   --->   "%p_0_load_9 = load i32* %p_0_addr_7, align 4" [ntt.c:49]   --->   Operation 418 'load' 'p_0_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_37 : Operation 419 [1/2] (2.77ns)   --->   "%p_1_load_9 = load i32* %p_1_addr_7, align 4" [ntt.c:49]   --->   Operation 419 'load' 'p_1_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_37 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_3)   --->   "%p_load_1_3_phi = select i1 %icmp4, i32 %p_0_load_9, i32 %p_1_load_9" [ntt.c:49]   --->   Operation 420 'select' 'p_load_1_3_phi' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 421 [1/1] (2.03ns)   --->   "%tmp_11_3 = sub i26 16760834, %tmp_33_cast" [ntt.c:49]   --->   Operation 421 'sub' 'tmp_11_3' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_3)   --->   "%tmp_11_3_cast = sext i26 %tmp_11_3 to i32" [ntt.c:49]   --->   Operation 422 'sext' 'tmp_11_3_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 423 [1/1] (2.18ns) (out node of the LUT)   --->   "%tmp_12_3 = add i32 %p_load_1_3_phi, %tmp_11_3_cast" [ntt.c:49]   --->   Operation 423 'add' 'tmp_12_3' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 424 [1/1] (0.00ns)   --->   "br i1 %icmp2, label %branch46, label %branch47" [ntt.c:49]   --->   Operation 424 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 425 [1/1] (2.77ns)   --->   "store i32 %tmp_12_3, i32* %p_1_addr_4, align 4" [ntt.c:49]   --->   Operation 425 'store' <Predicate = (!icmp2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_37 : Operation 426 [1/1] (0.00ns)   --->   "br label %_ifconv7" [ntt.c:49]   --->   Operation 426 'br' <Predicate = (!icmp2)> <Delay = 0.00>
ST_37 : Operation 427 [1/1] (2.77ns)   --->   "store i32 %tmp_12_3, i32* %p_0_addr_4, align 4" [ntt.c:49]   --->   Operation 427 'store' <Predicate = (icmp2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_37 : Operation 428 [1/1] (0.00ns)   --->   "br label %_ifconv7" [ntt.c:49]   --->   Operation 428 'br' <Predicate = (icmp2)> <Delay = 0.00>
ST_37 : Operation 429 [2/2] (2.77ns)   --->   "%p_0_load_13 = load i32* %p_0_addr_7, align 4" [ntt.c:50]   --->   Operation 429 'load' 'p_0_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_37 : Operation 430 [2/2] (2.77ns)   --->   "%p_1_load_13 = load i32* %p_1_addr_7, align 4" [ntt.c:50]   --->   Operation 430 'load' 'p_1_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 38 <SV = 12> <Delay = 7.72>
ST_38 : Operation 431 [1/2] (2.77ns)   --->   "%p_0_load_13 = load i32* %p_0_addr_7, align 4" [ntt.c:50]   --->   Operation 431 'load' 'p_0_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_38 : Operation 432 [1/2] (2.77ns)   --->   "%p_1_load_13 = load i32* %p_1_addr_7, align 4" [ntt.c:50]   --->   Operation 432 'load' 'p_1_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_38 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node tmp_13_3)   --->   "%p_load_2_3_phi = select i1 %icmp4, i32 %p_0_load_13, i32 %p_1_load_13" [ntt.c:50]   --->   Operation 433 'select' 'p_load_2_3_phi' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 434 [1/1] (2.18ns) (out node of the LUT)   --->   "%tmp_13_3 = add i32 %p_load_2_3_phi, %tmp_32" [ntt.c:50]   --->   Operation 434 'add' 'tmp_13_3' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 435 [1/1] (0.00ns)   --->   "br i1 %icmp4, label %branch40, label %branch41" [ntt.c:50]   --->   Operation 435 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 436 [1/1] (2.77ns)   --->   "store i32 %tmp_13_3, i32* %p_1_addr_7, align 4" [ntt.c:50]   --->   Operation 436 'store' <Predicate = (!icmp4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_38 : Operation 437 [1/1] (0.00ns)   --->   "br label %20" [ntt.c:50]   --->   Operation 437 'br' <Predicate = (!icmp4)> <Delay = 0.00>
ST_38 : Operation 438 [1/1] (2.77ns)   --->   "store i32 %tmp_13_3, i32* %p_0_addr_7, align 4" [ntt.c:50]   --->   Operation 438 'store' <Predicate = (icmp4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_38 : Operation 439 [1/1] (0.00ns)   --->   "br label %20" [ntt.c:50]   --->   Operation 439 'br' <Predicate = (icmp4)> <Delay = 0.00>
ST_38 : Operation 440 [1/1] (2.18ns)   --->   "%j_1_3 = add i32 %j1_3, 1" [ntt.c:44]   --->   Operation 440 'add' 'j_1_3' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 441 [1/1] (0.00ns)   --->   "br label %19" [ntt.c:44]   --->   Operation 441 'br' <Predicate = true> <Delay = 0.00>

State 39 <SV = 5> <Delay = 2.77>
ST_39 : Operation 442 [1/1] (0.00ns)   --->   "%j_4 = phi i32 [ 0, %16 ], [ %tmp_14_4, %23 ]" [ntt.c:42]   --->   Operation 442 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 443 [1/1] (0.00ns)   --->   "%k_1_4 = phi i6 [ 16, %16 ], [ %k_2_4, %23 ]" [ntt.c:43]   --->   Operation 443 'phi' 'k_1_4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 444 [1/1] (1.22ns)   --->   "%exitcond5 = icmp eq i6 %k_1_4, -32" [ntt.c:42]   --->   Operation 444 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 445 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 445 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 446 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %21, label %branch86" [ntt.c:42]   --->   Operation 446 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 447 [1/1] (1.60ns)   --->   "%k_2_4 = add i6 %k_1_4, 1" [ntt.c:43]   --->   Operation 447 'add' 'k_2_4' <Predicate = (!exitcond5)> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 448 [1/1] (0.00ns)   --->   "%newIndex6 = zext i6 %k_1_4 to i64" [ntt.c:43]   --->   Operation 448 'zext' 'newIndex6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_39 : Operation 449 [1/1] (0.00ns)   --->   "%zetas_0_addr_4 = getelementptr [128 x i23]* @zetas_0, i64 0, i64 %newIndex6" [ntt.c:43]   --->   Operation 449 'getelementptr' 'zetas_0_addr_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_39 : Operation 450 [2/2] (2.77ns)   --->   "%zetas_0_load_4 = load i23* %zetas_0_addr_4, align 4" [ntt.c:43]   --->   Operation 450 'load' 'zetas_0_load_4' <Predicate = (!exitcond5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 128> <ROM>
ST_39 : Operation 451 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2112, i32 %tmp_11) nounwind" [ntt.c:53]   --->   Operation 451 'specregionend' 'empty_19' <Predicate = (exitcond5)> <Delay = 0.00>
ST_39 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2112) nounwind" [ntt.c:40]   --->   Operation 452 'specregionbegin' 'tmp_13' <Predicate = (exitcond5)> <Delay = 0.00>
ST_39 : Operation 453 [1/1] (1.35ns)   --->   "br label %27" [ntt.c:42]   --->   Operation 453 'br' <Predicate = (exitcond5)> <Delay = 1.35>

State 40 <SV = 6> <Delay = 5.06>
ST_40 : Operation 454 [1/2] (2.77ns)   --->   "%zetas_0_load_4 = load i23* %zetas_0_addr_4, align 4" [ntt.c:43]   --->   Operation 454 'load' 'zetas_0_load_4' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 128> <ROM>
ST_40 : Operation 455 [1/1] (2.18ns)   --->   "%tmp_4_4 = add i32 %j_4, 8" [ntt.c:44]   --->   Operation 455 'add' 'tmp_4_4' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 456 [1/1] (2.11ns)   --->   "%tmp_5_4 = icmp ugt i32 %j_4, %tmp_4_4" [ntt.c:42]   --->   Operation 456 'icmp' 'tmp_5_4' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 457 [1/1] (0.77ns)   --->   "%start_4 = select i1 %tmp_5_4, i32 %j_4, i32 %tmp_4_4" [ntt.c:42]   --->   Operation 457 'select' 'start_4' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_6_4_cast = zext i23 %zetas_0_load_4 to i55" [ntt.c:44]   --->   Operation 458 'zext' 'tmp_6_4_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 459 [1/1] (1.35ns)   --->   "br label %24" [ntt.c:44]   --->   Operation 459 'br' <Predicate = true> <Delay = 1.35>

State 41 <SV = 7> <Delay = 4.43>
ST_41 : Operation 460 [1/1] (0.00ns)   --->   "%j1_4 = phi i32 [ %j_4, %branch86 ], [ %j_1_4, %25 ]" [ntt.c:42]   --->   Operation 460 'phi' 'j1_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 461 [1/1] (2.11ns)   --->   "%tmp_8_4 = icmp ult i32 %j1_4, %tmp_4_4" [ntt.c:44]   --->   Operation 461 'icmp' 'tmp_8_4' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 462 [1/1] (0.00ns)   --->   "br i1 %tmp_8_4, label %_ifconv8, label %23" [ntt.c:44]   --->   Operation 462 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_56 = trunc i32 %j1_4 to i7" [ntt.c:42]   --->   Operation 463 'trunc' 'tmp_56' <Predicate = (tmp_8_4)> <Delay = 0.00>
ST_41 : Operation 464 [1/1] (1.66ns)   --->   "%newIndex_trunc = add i7 8, %tmp_56" [ntt.c:48]   --->   Operation 464 'add' 'newIndex_trunc' <Predicate = (tmp_8_4)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 465 [1/1] (0.00ns)   --->   "%newIndex13 = zext i7 %newIndex_trunc to i64" [ntt.c:48]   --->   Operation 465 'zext' 'newIndex13' <Predicate = (tmp_8_4)> <Delay = 0.00>
ST_41 : Operation 466 [1/1] (0.00ns)   --->   "%p_0_addr_6 = getelementptr [128 x i32]* %p_0, i64 0, i64 %newIndex13" [ntt.c:48]   --->   Operation 466 'getelementptr' 'p_0_addr_6' <Predicate = (tmp_8_4)> <Delay = 0.00>
ST_41 : Operation 467 [1/1] (0.00ns)   --->   "%p_1_addr_6 = getelementptr [128 x i32]* %p_1, i64 0, i64 %newIndex13" [ntt.c:48]   --->   Operation 467 'getelementptr' 'p_1_addr_6' <Predicate = (tmp_8_4)> <Delay = 0.00>
ST_41 : Operation 468 [2/2] (2.77ns)   --->   "%p_0_load_8 = load i32* %p_0_addr_6, align 4" [ntt.c:48]   --->   Operation 468 'load' 'p_0_load_8' <Predicate = (tmp_8_4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_41 : Operation 469 [2/2] (2.77ns)   --->   "%p_1_load_8 = load i32* %p_1_addr_6, align 4" [ntt.c:48]   --->   Operation 469 'load' 'p_1_load_8' <Predicate = (tmp_8_4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_41 : Operation 470 [1/1] (2.18ns)   --->   "%tmp_14_4 = add i32 %start_4, 8" [ntt.c:42]   --->   Operation 470 'add' 'tmp_14_4' <Predicate = (!tmp_8_4)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 471 [1/1] (0.00ns)   --->   "br label %22" [ntt.c:42]   --->   Operation 471 'br' <Predicate = (!tmp_8_4)> <Delay = 0.00>

State 42 <SV = 8> <Delay = 5.00>
ST_42 : Operation 472 [1/1] (2.18ns)   --->   "%tmp_9_4 = add i32 8, %j1_4" [ntt.c:48]   --->   Operation 472 'add' 'tmp_9_4' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_57 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %tmp_9_4, i32 7, i32 31)" [ntt.c:48]   --->   Operation 473 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 474 [1/1] (2.05ns)   --->   "%icmp5 = icmp eq i25 %tmp_57, 0" [ntt.c:48]   --->   Operation 474 'icmp' 'icmp5' <Predicate = true> <Delay = 2.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 475 [1/2] (2.77ns)   --->   "%p_0_load_8 = load i32* %p_0_addr_6, align 4" [ntt.c:48]   --->   Operation 475 'load' 'p_0_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_42 : Operation 476 [1/2] (2.77ns)   --->   "%p_1_load_8 = load i32* %p_1_addr_6, align 4" [ntt.c:48]   --->   Operation 476 'load' 'p_1_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_42 : Operation 477 [1/1] (0.77ns)   --->   "%p_load_4_phi = select i1 %icmp5, i32 %p_0_load_8, i32 %p_1_load_8" [ntt.c:48]   --->   Operation 477 'select' 'p_load_4_phi' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 43 <SV = 9> <Delay = 6.88>
ST_43 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_2_4_cast = zext i32 %p_load_4_phi to i55" [ntt.c:48]   --->   Operation 478 'zext' 'tmp_2_4_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 479 [1/1] (6.88ns)   --->   "%a_assign_4 = mul i55 %tmp_6_4_cast, %tmp_2_4_cast" [ntt.c:48]   --->   Operation 479 'mul' 'a_assign_4' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 480 [1/1] (0.00ns)   --->   "%temp_8 = trunc i55 %a_assign_4 to i32" [reduce.c:47->ntt.c:48]   --->   Operation 480 'trunc' 'temp_8' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_59 = trunc i55 %a_assign_4 to i6" [ntt.c:48]   --->   Operation 481 'trunc' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_60 = trunc i55 %a_assign_4 to i9" [ntt.c:48]   --->   Operation 482 'trunc' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i55 %a_assign_4 to i19" [ntt.c:48]   --->   Operation 483 'trunc' 'tmp_61' <Predicate = true> <Delay = 0.00>

State 44 <SV = 10> <Delay = 5.89>
ST_44 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_i4 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_59, i26 0)" [reduce.c:49->ntt.c:48]   --->   Operation 484 'bitconcatenate' 'tmp_i4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_i4_21 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_60, i23 0)" [reduce.c:49->ntt.c:48]   --->   Operation 485 'bitconcatenate' 'tmp_i4_21' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_1_i4 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_61, i13 0)" [reduce.c:49->ntt.c:48]   --->   Operation 486 'bitconcatenate' 'tmp_1_i4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 487 [1/1] (2.18ns)   --->   "%sum_neg_i4 = sub i32 %tmp_i4_21, %temp_8" [reduce.c:49->ntt.c:48]   --->   Operation 487 'sub' 'sum_neg_i4' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 488 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sum3_neg_i4 = sub i32 %sum_neg_i4, %tmp_i4" [reduce.c:49->ntt.c:48]   --->   Operation 488 'sub' 'sum3_neg_i4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 489 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%temp_9 = sub i32 %sum3_neg_i4, %tmp_1_i4" [reduce.c:49->ntt.c:48]   --->   Operation 489 'sub' 'temp_9' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 11> <Delay = 8.36>
ST_45 : Operation 490 [1/1] (0.00ns)   --->   "%t_12_cast = zext i32 %temp_9 to i55" [reduce.c:52->ntt.c:48]   --->   Operation 490 'zext' 't_12_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_2_i4 = call i55 @_ssdm_op_BitConcatenate.i55.i32.i23(i32 %temp_9, i23 0)" [reduce.c:55->ntt.c:48]   --->   Operation 491 'bitconcatenate' 'tmp_2_i4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_2_i4_cast = zext i55 %tmp_2_i4 to i56" [reduce.c:55->ntt.c:48]   --->   Operation 492 'zext' 'tmp_2_i4_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_3_i4 = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temp_9, i13 0)" [reduce.c:55->ntt.c:48]   --->   Operation 493 'bitconcatenate' 'tmp_3_i4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_3_i4_cast = zext i45 %tmp_3_i4 to i57" [reduce.c:55->ntt.c:48]   --->   Operation 494 'zext' 'tmp_3_i4_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 495 [1/1] (2.77ns)   --->   "%tmp21 = add i55 %t_12_cast, %a_assign_4" [reduce.c:55->ntt.c:48]   --->   Operation 495 'add' 'tmp21' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 496 [1/1] (0.00ns)   --->   "%tmp21_cast = zext i55 %tmp21 to i56" [reduce.c:55->ntt.c:48]   --->   Operation 496 'zext' 'tmp21_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 497 [1/1] (2.77ns)   --->   "%tmp_5_i4 = add i56 %tmp_2_i4_cast, %tmp21_cast" [reduce.c:55->ntt.c:48]   --->   Operation 497 'add' 'tmp_5_i4' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_5_i4_cast = zext i56 %tmp_5_i4 to i57" [reduce.c:55->ntt.c:48]   --->   Operation 498 'zext' 'tmp_5_i4_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 499 [1/1] (2.80ns)   --->   "%t_4 = sub i57 %tmp_5_i4_cast, %tmp_3_i4_cast" [reduce.c:55->ntt.c:48]   --->   Operation 499 'sub' 't_4' <Predicate = true> <Delay = 2.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_33 = call i25 @_ssdm_op_PartSelect.i25.i57.i32.i32(i57 %t_4, i32 32, i32 56)" [reduce.c:57->ntt.c:48]   --->   Operation 500 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 501 [1/1] (0.00ns)   --->   "%newIndex17 = zext i7 %tmp_56 to i64" [ntt.c:49]   --->   Operation 501 'zext' 'newIndex17' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 502 [1/1] (0.00ns)   --->   "%p_0_addr_9 = getelementptr [128 x i32]* %p_0, i64 0, i64 %newIndex17" [ntt.c:49]   --->   Operation 502 'getelementptr' 'p_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 503 [1/1] (0.00ns)   --->   "%p_1_addr_9 = getelementptr [128 x i32]* %p_1, i64 0, i64 %newIndex17" [ntt.c:49]   --->   Operation 503 'getelementptr' 'p_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 504 [2/2] (2.77ns)   --->   "%p_0_load_12 = load i32* %p_0_addr_9, align 4" [ntt.c:49]   --->   Operation 504 'load' 'p_0_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_45 : Operation 505 [2/2] (2.77ns)   --->   "%p_1_load_12 = load i32* %p_1_addr_9, align 4" [ntt.c:49]   --->   Operation 505 'load' 'p_1_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 46 <SV = 12> <Delay = 7.72>
ST_46 : Operation 506 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3113) nounwind" [ntt.c:44]   --->   Operation 506 'specloopname' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_35 = sext i25 %tmp_33 to i32" [reduce.c:57->ntt.c:48]   --->   Operation 507 'sext' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_36_cast = sext i25 %tmp_33 to i26" [ntt.c:49]   --->   Operation 508 'sext' 'tmp_36_cast' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_62 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %j1_4, i32 7, i32 31)" [ntt.c:49]   --->   Operation 509 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 510 [1/1] (2.05ns)   --->   "%icmp7 = icmp eq i25 %tmp_62, 0" [ntt.c:49]   --->   Operation 510 'icmp' 'icmp7' <Predicate = true> <Delay = 2.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 511 [1/2] (2.77ns)   --->   "%p_0_load_12 = load i32* %p_0_addr_9, align 4" [ntt.c:49]   --->   Operation 511 'load' 'p_0_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_46 : Operation 512 [1/2] (2.77ns)   --->   "%p_1_load_12 = load i32* %p_1_addr_9, align 4" [ntt.c:49]   --->   Operation 512 'load' 'p_1_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_46 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_4)   --->   "%p_load_1_4_phi = select i1 %icmp7, i32 %p_0_load_12, i32 %p_1_load_12" [ntt.c:49]   --->   Operation 513 'select' 'p_load_1_4_phi' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 514 [1/1] (2.03ns)   --->   "%tmp_11_4 = sub i26 16760834, %tmp_36_cast" [ntt.c:49]   --->   Operation 514 'sub' 'tmp_11_4' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_4)   --->   "%tmp_11_4_cast = sext i26 %tmp_11_4 to i32" [ntt.c:49]   --->   Operation 515 'sext' 'tmp_11_4_cast' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 516 [1/1] (2.18ns) (out node of the LUT)   --->   "%tmp_12_4 = add i32 %p_load_1_4_phi, %tmp_11_4_cast" [ntt.c:49]   --->   Operation 516 'add' 'tmp_12_4' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 517 [1/1] (0.00ns)   --->   "br i1 %icmp5, label %branch36, label %branch37" [ntt.c:49]   --->   Operation 517 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 518 [1/1] (2.77ns)   --->   "store i32 %tmp_12_4, i32* %p_1_addr_6, align 4" [ntt.c:49]   --->   Operation 518 'store' <Predicate = (!icmp5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_46 : Operation 519 [1/1] (0.00ns)   --->   "br label %_ifconv9" [ntt.c:49]   --->   Operation 519 'br' <Predicate = (!icmp5)> <Delay = 0.00>
ST_46 : Operation 520 [1/1] (2.77ns)   --->   "store i32 %tmp_12_4, i32* %p_0_addr_6, align 4" [ntt.c:49]   --->   Operation 520 'store' <Predicate = (icmp5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_46 : Operation 521 [1/1] (0.00ns)   --->   "br label %_ifconv9" [ntt.c:49]   --->   Operation 521 'br' <Predicate = (icmp5)> <Delay = 0.00>
ST_46 : Operation 522 [2/2] (2.77ns)   --->   "%p_0_load_16 = load i32* %p_0_addr_9, align 4" [ntt.c:50]   --->   Operation 522 'load' 'p_0_load_16' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_46 : Operation 523 [2/2] (2.77ns)   --->   "%p_1_load_16 = load i32* %p_1_addr_9, align 4" [ntt.c:50]   --->   Operation 523 'load' 'p_1_load_16' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 47 <SV = 13> <Delay = 7.72>
ST_47 : Operation 524 [1/2] (2.77ns)   --->   "%p_0_load_16 = load i32* %p_0_addr_9, align 4" [ntt.c:50]   --->   Operation 524 'load' 'p_0_load_16' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_47 : Operation 525 [1/2] (2.77ns)   --->   "%p_1_load_16 = load i32* %p_1_addr_9, align 4" [ntt.c:50]   --->   Operation 525 'load' 'p_1_load_16' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_47 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node tmp_13_4)   --->   "%p_load_2_4_phi = select i1 %icmp7, i32 %p_0_load_16, i32 %p_1_load_16" [ntt.c:50]   --->   Operation 526 'select' 'p_load_2_4_phi' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 527 [1/1] (2.18ns) (out node of the LUT)   --->   "%tmp_13_4 = add i32 %p_load_2_4_phi, %tmp_35" [ntt.c:50]   --->   Operation 527 'add' 'tmp_13_4' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 528 [1/1] (0.00ns)   --->   "br i1 %icmp7, label %branch30, label %branch31" [ntt.c:50]   --->   Operation 528 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 529 [1/1] (2.77ns)   --->   "store i32 %tmp_13_4, i32* %p_1_addr_9, align 4" [ntt.c:50]   --->   Operation 529 'store' <Predicate = (!icmp7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_47 : Operation 530 [1/1] (0.00ns)   --->   "br label %25" [ntt.c:50]   --->   Operation 530 'br' <Predicate = (!icmp7)> <Delay = 0.00>
ST_47 : Operation 531 [1/1] (2.77ns)   --->   "store i32 %tmp_13_4, i32* %p_0_addr_9, align 4" [ntt.c:50]   --->   Operation 531 'store' <Predicate = (icmp7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_47 : Operation 532 [1/1] (0.00ns)   --->   "br label %25" [ntt.c:50]   --->   Operation 532 'br' <Predicate = (icmp7)> <Delay = 0.00>
ST_47 : Operation 533 [1/1] (2.18ns)   --->   "%j_1_4 = add i32 %j1_4, 1" [ntt.c:44]   --->   Operation 533 'add' 'j_1_4' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 534 [1/1] (0.00ns)   --->   "br label %24" [ntt.c:44]   --->   Operation 534 'br' <Predicate = true> <Delay = 0.00>

State 48 <SV = 6> <Delay = 2.77>
ST_48 : Operation 535 [1/1] (0.00ns)   --->   "%j_5 = phi i32 [ 0, %21 ], [ %tmp_14_5, %28 ]" [ntt.c:42]   --->   Operation 535 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 536 [1/1] (0.00ns)   --->   "%k_1_5 = phi i7 [ 32, %21 ], [ %k_2_5, %28 ]" [ntt.c:43]   --->   Operation 536 'phi' 'k_1_5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 537 [1/1] (1.23ns)   --->   "%exitcond6 = icmp eq i7 %k_1_5, -64" [ntt.c:42]   --->   Operation 537 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 538 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 538 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 539 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %26, label %branch84" [ntt.c:42]   --->   Operation 539 'br' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 540 [1/1] (1.66ns)   --->   "%k_2_5 = add i7 %k_1_5, 1" [ntt.c:43]   --->   Operation 540 'add' 'k_2_5' <Predicate = (!exitcond6)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 541 [1/1] (0.00ns)   --->   "%newIndex12 = zext i7 %k_1_5 to i64" [ntt.c:43]   --->   Operation 541 'zext' 'newIndex12' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_48 : Operation 542 [1/1] (0.00ns)   --->   "%zetas_0_addr_5 = getelementptr [128 x i23]* @zetas_0, i64 0, i64 %newIndex12" [ntt.c:43]   --->   Operation 542 'getelementptr' 'zetas_0_addr_5' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_48 : Operation 543 [2/2] (2.77ns)   --->   "%zetas_0_load_5 = load i23* %zetas_0_addr_5, align 4" [ntt.c:43]   --->   Operation 543 'load' 'zetas_0_load_5' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 128> <ROM>
ST_48 : Operation 544 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2112, i32 %tmp_13) nounwind" [ntt.c:53]   --->   Operation 544 'specregionend' 'empty_22' <Predicate = (exitcond6)> <Delay = 0.00>
ST_48 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2112) nounwind" [ntt.c:40]   --->   Operation 545 'specregionbegin' 'tmp_16' <Predicate = (exitcond6)> <Delay = 0.00>
ST_48 : Operation 546 [1/1] (1.35ns)   --->   "br label %32" [ntt.c:42]   --->   Operation 546 'br' <Predicate = (exitcond6)> <Delay = 1.35>

State 49 <SV = 7> <Delay = 5.06>
ST_49 : Operation 547 [1/2] (2.77ns)   --->   "%zetas_0_load_5 = load i23* %zetas_0_addr_5, align 4" [ntt.c:43]   --->   Operation 547 'load' 'zetas_0_load_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 128> <ROM>
ST_49 : Operation 548 [1/1] (2.18ns)   --->   "%tmp_4_5 = add i32 %j_5, 4" [ntt.c:44]   --->   Operation 548 'add' 'tmp_4_5' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 549 [1/1] (2.11ns)   --->   "%tmp_5_5 = icmp ugt i32 %j_5, %tmp_4_5" [ntt.c:42]   --->   Operation 549 'icmp' 'tmp_5_5' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 550 [1/1] (0.77ns)   --->   "%start_5 = select i1 %tmp_5_5, i32 %j_5, i32 %tmp_4_5" [ntt.c:42]   --->   Operation 550 'select' 'start_5' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_6_5_cast = zext i23 %zetas_0_load_5 to i55" [ntt.c:44]   --->   Operation 551 'zext' 'tmp_6_5_cast' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 552 [1/1] (1.35ns)   --->   "br label %29" [ntt.c:44]   --->   Operation 552 'br' <Predicate = true> <Delay = 1.35>

State 50 <SV = 8> <Delay = 4.43>
ST_50 : Operation 553 [1/1] (0.00ns)   --->   "%j1_5 = phi i32 [ %j_5, %branch84 ], [ %j_1_5, %30 ]" [ntt.c:42]   --->   Operation 553 'phi' 'j1_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 554 [1/1] (2.11ns)   --->   "%tmp_8_5 = icmp ult i32 %j1_5, %tmp_4_5" [ntt.c:44]   --->   Operation 554 'icmp' 'tmp_8_5' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 555 [1/1] (0.00ns)   --->   "br i1 %tmp_8_5, label %_ifconv10, label %28" [ntt.c:44]   --->   Operation 555 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_64 = trunc i32 %j1_5 to i7" [ntt.c:42]   --->   Operation 556 'trunc' 'tmp_64' <Predicate = (tmp_8_5)> <Delay = 0.00>
ST_50 : Operation 557 [1/1] (1.66ns)   --->   "%newIndex_trunc2 = add i7 4, %tmp_64" [ntt.c:48]   --->   Operation 557 'add' 'newIndex_trunc2' <Predicate = (tmp_8_5)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 558 [1/1] (0.00ns)   --->   "%newIndex16 = zext i7 %newIndex_trunc2 to i64" [ntt.c:48]   --->   Operation 558 'zext' 'newIndex16' <Predicate = (tmp_8_5)> <Delay = 0.00>
ST_50 : Operation 559 [1/1] (0.00ns)   --->   "%p_0_addr_8 = getelementptr [128 x i32]* %p_0, i64 0, i64 %newIndex16" [ntt.c:48]   --->   Operation 559 'getelementptr' 'p_0_addr_8' <Predicate = (tmp_8_5)> <Delay = 0.00>
ST_50 : Operation 560 [1/1] (0.00ns)   --->   "%p_1_addr_8 = getelementptr [128 x i32]* %p_1, i64 0, i64 %newIndex16" [ntt.c:48]   --->   Operation 560 'getelementptr' 'p_1_addr_8' <Predicate = (tmp_8_5)> <Delay = 0.00>
ST_50 : Operation 561 [2/2] (2.77ns)   --->   "%p_0_load_11 = load i32* %p_0_addr_8, align 4" [ntt.c:48]   --->   Operation 561 'load' 'p_0_load_11' <Predicate = (tmp_8_5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_50 : Operation 562 [2/2] (2.77ns)   --->   "%p_1_load_11 = load i32* %p_1_addr_8, align 4" [ntt.c:48]   --->   Operation 562 'load' 'p_1_load_11' <Predicate = (tmp_8_5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_50 : Operation 563 [1/1] (2.18ns)   --->   "%tmp_14_5 = add i32 %start_5, 4" [ntt.c:42]   --->   Operation 563 'add' 'tmp_14_5' <Predicate = (!tmp_8_5)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 564 [1/1] (0.00ns)   --->   "br label %27" [ntt.c:42]   --->   Operation 564 'br' <Predicate = (!tmp_8_5)> <Delay = 0.00>

State 51 <SV = 9> <Delay = 5.00>
ST_51 : Operation 565 [1/1] (2.18ns)   --->   "%tmp_9_5 = add i32 4, %j1_5" [ntt.c:48]   --->   Operation 565 'add' 'tmp_9_5' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_65 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %tmp_9_5, i32 7, i32 31)" [ntt.c:48]   --->   Operation 566 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 567 [1/1] (2.05ns)   --->   "%icmp8 = icmp eq i25 %tmp_65, 0" [ntt.c:48]   --->   Operation 567 'icmp' 'icmp8' <Predicate = true> <Delay = 2.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 568 [1/2] (2.77ns)   --->   "%p_0_load_11 = load i32* %p_0_addr_8, align 4" [ntt.c:48]   --->   Operation 568 'load' 'p_0_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_51 : Operation 569 [1/2] (2.77ns)   --->   "%p_1_load_11 = load i32* %p_1_addr_8, align 4" [ntt.c:48]   --->   Operation 569 'load' 'p_1_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_51 : Operation 570 [1/1] (0.77ns)   --->   "%p_load_5_phi = select i1 %icmp8, i32 %p_0_load_11, i32 %p_1_load_11" [ntt.c:48]   --->   Operation 570 'select' 'p_load_5_phi' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 52 <SV = 10> <Delay = 6.88>
ST_52 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_2_5_cast = zext i32 %p_load_5_phi to i55" [ntt.c:48]   --->   Operation 571 'zext' 'tmp_2_5_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 572 [1/1] (6.88ns)   --->   "%a_assign_5 = mul i55 %tmp_6_5_cast, %tmp_2_5_cast" [ntt.c:48]   --->   Operation 572 'mul' 'a_assign_5' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 573 [1/1] (0.00ns)   --->   "%temp_10 = trunc i55 %a_assign_5 to i32" [reduce.c:47->ntt.c:48]   --->   Operation 573 'trunc' 'temp_10' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_67 = trunc i55 %a_assign_5 to i6" [ntt.c:48]   --->   Operation 574 'trunc' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_68 = trunc i55 %a_assign_5 to i9" [ntt.c:48]   --->   Operation 575 'trunc' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i55 %a_assign_5 to i19" [ntt.c:48]   --->   Operation 576 'trunc' 'tmp_69' <Predicate = true> <Delay = 0.00>

State 53 <SV = 11> <Delay = 5.89>
ST_53 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_i5 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_67, i26 0)" [reduce.c:49->ntt.c:48]   --->   Operation 577 'bitconcatenate' 'tmp_i5' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_i5_24 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_68, i23 0)" [reduce.c:49->ntt.c:48]   --->   Operation 578 'bitconcatenate' 'tmp_i5_24' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_1_i5 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_69, i13 0)" [reduce.c:49->ntt.c:48]   --->   Operation 579 'bitconcatenate' 'tmp_1_i5' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 580 [1/1] (2.18ns)   --->   "%sum_neg_i5 = sub i32 %tmp_i5_24, %temp_10" [reduce.c:49->ntt.c:48]   --->   Operation 580 'sub' 'sum_neg_i5' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 581 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sum3_neg_i5 = sub i32 %sum_neg_i5, %tmp_i5" [reduce.c:49->ntt.c:48]   --->   Operation 581 'sub' 'sum3_neg_i5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 582 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%temp_11 = sub i32 %sum3_neg_i5, %tmp_1_i5" [reduce.c:49->ntt.c:48]   --->   Operation 582 'sub' 'temp_11' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 54 <SV = 12> <Delay = 8.36>
ST_54 : Operation 583 [1/1] (0.00ns)   --->   "%t_15_cast = zext i32 %temp_11 to i55" [reduce.c:52->ntt.c:48]   --->   Operation 583 'zext' 't_15_cast' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_2_i5 = call i55 @_ssdm_op_BitConcatenate.i55.i32.i23(i32 %temp_11, i23 0)" [reduce.c:55->ntt.c:48]   --->   Operation 584 'bitconcatenate' 'tmp_2_i5' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_2_i5_cast = zext i55 %tmp_2_i5 to i56" [reduce.c:55->ntt.c:48]   --->   Operation 585 'zext' 'tmp_2_i5_cast' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_3_i5 = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temp_11, i13 0)" [reduce.c:55->ntt.c:48]   --->   Operation 586 'bitconcatenate' 'tmp_3_i5' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_3_i5_cast = zext i45 %tmp_3_i5 to i57" [reduce.c:55->ntt.c:48]   --->   Operation 587 'zext' 'tmp_3_i5_cast' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 588 [1/1] (2.77ns)   --->   "%tmp22 = add i55 %t_15_cast, %a_assign_5" [reduce.c:55->ntt.c:48]   --->   Operation 588 'add' 'tmp22' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 589 [1/1] (0.00ns)   --->   "%tmp22_cast = zext i55 %tmp22 to i56" [reduce.c:55->ntt.c:48]   --->   Operation 589 'zext' 'tmp22_cast' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 590 [1/1] (2.77ns)   --->   "%tmp_5_i5 = add i56 %tmp_2_i5_cast, %tmp22_cast" [reduce.c:55->ntt.c:48]   --->   Operation 590 'add' 'tmp_5_i5' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_5_i5_cast = zext i56 %tmp_5_i5 to i57" [reduce.c:55->ntt.c:48]   --->   Operation 591 'zext' 'tmp_5_i5_cast' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 592 [1/1] (2.80ns)   --->   "%t_5 = sub i57 %tmp_5_i5_cast, %tmp_3_i5_cast" [reduce.c:55->ntt.c:48]   --->   Operation 592 'sub' 't_5' <Predicate = true> <Delay = 2.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_36 = call i25 @_ssdm_op_PartSelect.i25.i57.i32.i32(i57 %t_5, i32 32, i32 56)" [reduce.c:57->ntt.c:48]   --->   Operation 593 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 594 [1/1] (0.00ns)   --->   "%newIndex20 = zext i7 %tmp_64 to i64" [ntt.c:49]   --->   Operation 594 'zext' 'newIndex20' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 595 [1/1] (0.00ns)   --->   "%p_0_addr_11 = getelementptr [128 x i32]* %p_0, i64 0, i64 %newIndex20" [ntt.c:49]   --->   Operation 595 'getelementptr' 'p_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 596 [1/1] (0.00ns)   --->   "%p_1_addr_11 = getelementptr [128 x i32]* %p_1, i64 0, i64 %newIndex20" [ntt.c:49]   --->   Operation 596 'getelementptr' 'p_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 597 [2/2] (2.77ns)   --->   "%p_0_load_15 = load i32* %p_0_addr_11, align 4" [ntt.c:49]   --->   Operation 597 'load' 'p_0_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_54 : Operation 598 [2/2] (2.77ns)   --->   "%p_1_load_15 = load i32* %p_1_addr_11, align 4" [ntt.c:49]   --->   Operation 598 'load' 'p_1_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 55 <SV = 13> <Delay = 7.72>
ST_55 : Operation 599 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3113) nounwind" [ntt.c:44]   --->   Operation 599 'specloopname' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_38 = sext i25 %tmp_36 to i32" [reduce.c:57->ntt.c:48]   --->   Operation 600 'sext' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_39_cast = sext i25 %tmp_36 to i26" [ntt.c:49]   --->   Operation 601 'sext' 'tmp_39_cast' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_70 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %j1_5, i32 7, i32 31)" [ntt.c:49]   --->   Operation 602 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 603 [1/1] (2.05ns)   --->   "%icmp10 = icmp eq i25 %tmp_70, 0" [ntt.c:49]   --->   Operation 603 'icmp' 'icmp10' <Predicate = true> <Delay = 2.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 604 [1/2] (2.77ns)   --->   "%p_0_load_15 = load i32* %p_0_addr_11, align 4" [ntt.c:49]   --->   Operation 604 'load' 'p_0_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_55 : Operation 605 [1/2] (2.77ns)   --->   "%p_1_load_15 = load i32* %p_1_addr_11, align 4" [ntt.c:49]   --->   Operation 605 'load' 'p_1_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_55 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_5)   --->   "%p_load_1_5_phi = select i1 %icmp10, i32 %p_0_load_15, i32 %p_1_load_15" [ntt.c:49]   --->   Operation 606 'select' 'p_load_1_5_phi' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 607 [1/1] (2.03ns)   --->   "%tmp_11_5 = sub i26 16760834, %tmp_39_cast" [ntt.c:49]   --->   Operation 607 'sub' 'tmp_11_5' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_5)   --->   "%tmp_11_5_cast = sext i26 %tmp_11_5 to i32" [ntt.c:49]   --->   Operation 608 'sext' 'tmp_11_5_cast' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 609 [1/1] (2.18ns) (out node of the LUT)   --->   "%tmp_12_5 = add i32 %p_load_1_5_phi, %tmp_11_5_cast" [ntt.c:49]   --->   Operation 609 'add' 'tmp_12_5' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 610 [1/1] (0.00ns)   --->   "br i1 %icmp8, label %branch26, label %branch27" [ntt.c:49]   --->   Operation 610 'br' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 611 [1/1] (2.77ns)   --->   "store i32 %tmp_12_5, i32* %p_1_addr_8, align 4" [ntt.c:49]   --->   Operation 611 'store' <Predicate = (!icmp8)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_55 : Operation 612 [1/1] (0.00ns)   --->   "br label %_ifconv11" [ntt.c:49]   --->   Operation 612 'br' <Predicate = (!icmp8)> <Delay = 0.00>
ST_55 : Operation 613 [1/1] (2.77ns)   --->   "store i32 %tmp_12_5, i32* %p_0_addr_8, align 4" [ntt.c:49]   --->   Operation 613 'store' <Predicate = (icmp8)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_55 : Operation 614 [1/1] (0.00ns)   --->   "br label %_ifconv11" [ntt.c:49]   --->   Operation 614 'br' <Predicate = (icmp8)> <Delay = 0.00>
ST_55 : Operation 615 [2/2] (2.77ns)   --->   "%p_0_load_18 = load i32* %p_0_addr_11, align 4" [ntt.c:50]   --->   Operation 615 'load' 'p_0_load_18' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_55 : Operation 616 [2/2] (2.77ns)   --->   "%p_1_load_18 = load i32* %p_1_addr_11, align 4" [ntt.c:50]   --->   Operation 616 'load' 'p_1_load_18' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 56 <SV = 14> <Delay = 7.72>
ST_56 : Operation 617 [1/2] (2.77ns)   --->   "%p_0_load_18 = load i32* %p_0_addr_11, align 4" [ntt.c:50]   --->   Operation 617 'load' 'p_0_load_18' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_56 : Operation 618 [1/2] (2.77ns)   --->   "%p_1_load_18 = load i32* %p_1_addr_11, align 4" [ntt.c:50]   --->   Operation 618 'load' 'p_1_load_18' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_56 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node tmp_13_5)   --->   "%p_load_2_5_phi = select i1 %icmp10, i32 %p_0_load_18, i32 %p_1_load_18" [ntt.c:50]   --->   Operation 619 'select' 'p_load_2_5_phi' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 620 [1/1] (2.18ns) (out node of the LUT)   --->   "%tmp_13_5 = add i32 %p_load_2_5_phi, %tmp_38" [ntt.c:50]   --->   Operation 620 'add' 'tmp_13_5' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 621 [1/1] (0.00ns)   --->   "br i1 %icmp10, label %branch20, label %branch21" [ntt.c:50]   --->   Operation 621 'br' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 622 [1/1] (2.77ns)   --->   "store i32 %tmp_13_5, i32* %p_1_addr_11, align 4" [ntt.c:50]   --->   Operation 622 'store' <Predicate = (!icmp10)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_56 : Operation 623 [1/1] (0.00ns)   --->   "br label %30" [ntt.c:50]   --->   Operation 623 'br' <Predicate = (!icmp10)> <Delay = 0.00>
ST_56 : Operation 624 [1/1] (2.77ns)   --->   "store i32 %tmp_13_5, i32* %p_0_addr_11, align 4" [ntt.c:50]   --->   Operation 624 'store' <Predicate = (icmp10)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_56 : Operation 625 [1/1] (0.00ns)   --->   "br label %30" [ntt.c:50]   --->   Operation 625 'br' <Predicate = (icmp10)> <Delay = 0.00>
ST_56 : Operation 626 [1/1] (2.18ns)   --->   "%j_1_5 = add i32 %j1_5, 1" [ntt.c:44]   --->   Operation 626 'add' 'j_1_5' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 627 [1/1] (0.00ns)   --->   "br label %29" [ntt.c:44]   --->   Operation 627 'br' <Predicate = true> <Delay = 0.00>

State 57 <SV = 7> <Delay = 2.77>
ST_57 : Operation 628 [1/1] (0.00ns)   --->   "%j_6 = phi i32 [ 0, %26 ], [ %tmp_14_6, %33 ]" [ntt.c:42]   --->   Operation 628 'phi' 'j_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 629 [1/1] (0.00ns)   --->   "%k_1_6 = phi i8 [ 64, %26 ], [ %k_2_6, %33 ]" [ntt.c:43]   --->   Operation 629 'phi' 'k_1_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 630 [1/1] (1.24ns)   --->   "%exitcond = icmp eq i8 %k_1_6, -128" [ntt.c:42]   --->   Operation 630 'icmp' 'exitcond' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 631 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 631 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 632 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %31, label %branch82" [ntt.c:42]   --->   Operation 632 'br' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 633 [1/1] (1.71ns)   --->   "%k_2_6 = add i8 1, %k_1_6" [ntt.c:43]   --->   Operation 633 'add' 'k_2_6' <Predicate = (!exitcond)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 634 [1/1] (0.00ns)   --->   "%tmp_63 = trunc i8 %k_1_6 to i7" [ntt.c:43]   --->   Operation 634 'trunc' 'tmp_63' <Predicate = (!exitcond)> <Delay = 0.00>
ST_57 : Operation 635 [1/1] (0.00ns)   --->   "%newIndex15 = zext i7 %tmp_63 to i64" [ntt.c:43]   --->   Operation 635 'zext' 'newIndex15' <Predicate = (!exitcond)> <Delay = 0.00>
ST_57 : Operation 636 [1/1] (0.00ns)   --->   "%zetas_0_addr_6 = getelementptr [128 x i23]* @zetas_0, i64 0, i64 %newIndex15" [ntt.c:43]   --->   Operation 636 'getelementptr' 'zetas_0_addr_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_57 : Operation 637 [2/2] (2.77ns)   --->   "%zetas_0_load_6 = load i23* %zetas_0_addr_6, align 4" [ntt.c:43]   --->   Operation 637 'load' 'zetas_0_load_6' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 128> <ROM>
ST_57 : Operation 638 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2112, i32 %tmp_16) nounwind" [ntt.c:53]   --->   Operation 638 'specregionend' 'empty_25' <Predicate = (exitcond)> <Delay = 0.00>
ST_57 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2112) nounwind" [ntt.c:40]   --->   Operation 639 'specregionbegin' 'tmp_18' <Predicate = (exitcond)> <Delay = 0.00>
ST_57 : Operation 640 [1/1] (1.35ns)   --->   "br label %37" [ntt.c:42]   --->   Operation 640 'br' <Predicate = (exitcond)> <Delay = 1.35>

State 58 <SV = 8> <Delay = 5.06>
ST_58 : Operation 641 [1/2] (2.77ns)   --->   "%zetas_0_load_6 = load i23* %zetas_0_addr_6, align 4" [ntt.c:43]   --->   Operation 641 'load' 'zetas_0_load_6' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 128> <ROM>
ST_58 : Operation 642 [1/1] (2.18ns)   --->   "%tmp_4_6 = add i32 2, %j_6" [ntt.c:44]   --->   Operation 642 'add' 'tmp_4_6' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 643 [1/1] (2.11ns)   --->   "%tmp_5_6 = icmp ugt i32 %j_6, %tmp_4_6" [ntt.c:42]   --->   Operation 643 'icmp' 'tmp_5_6' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 644 [1/1] (0.77ns)   --->   "%start_6 = select i1 %tmp_5_6, i32 %j_6, i32 %tmp_4_6" [ntt.c:42]   --->   Operation 644 'select' 'start_6' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 645 [1/1] (0.00ns)   --->   "%tmp_6_6_cast = zext i23 %zetas_0_load_6 to i55" [ntt.c:44]   --->   Operation 645 'zext' 'tmp_6_6_cast' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 646 [1/1] (1.35ns)   --->   "br label %34" [ntt.c:44]   --->   Operation 646 'br' <Predicate = true> <Delay = 1.35>

State 59 <SV = 9> <Delay = 4.43>
ST_59 : Operation 647 [1/1] (0.00ns)   --->   "%j1_6 = phi i32 [ %j_6, %branch82 ], [ %j_1_6, %35 ]" [ntt.c:42]   --->   Operation 647 'phi' 'j1_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 648 [1/1] (2.11ns)   --->   "%tmp_8_6 = icmp ult i32 %j1_6, %tmp_4_6" [ntt.c:44]   --->   Operation 648 'icmp' 'tmp_8_6' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 649 [1/1] (0.00ns)   --->   "br i1 %tmp_8_6, label %_ifconv12, label %33" [ntt.c:44]   --->   Operation 649 'br' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 650 [1/1] (0.00ns)   --->   "%tmp_74 = trunc i32 %j1_6 to i7" [ntt.c:42]   --->   Operation 650 'trunc' 'tmp_74' <Predicate = (tmp_8_6)> <Delay = 0.00>
ST_59 : Operation 651 [1/1] (1.66ns)   --->   "%newIndex_trunc6 = add i7 2, %tmp_74" [ntt.c:48]   --->   Operation 651 'add' 'newIndex_trunc6' <Predicate = (tmp_8_6)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 652 [1/1] (0.00ns)   --->   "%newIndex19 = zext i7 %newIndex_trunc6 to i64" [ntt.c:48]   --->   Operation 652 'zext' 'newIndex19' <Predicate = (tmp_8_6)> <Delay = 0.00>
ST_59 : Operation 653 [1/1] (0.00ns)   --->   "%p_0_addr_10 = getelementptr [128 x i32]* %p_0, i64 0, i64 %newIndex19" [ntt.c:48]   --->   Operation 653 'getelementptr' 'p_0_addr_10' <Predicate = (tmp_8_6)> <Delay = 0.00>
ST_59 : Operation 654 [1/1] (0.00ns)   --->   "%p_1_addr_10 = getelementptr [128 x i32]* %p_1, i64 0, i64 %newIndex19" [ntt.c:48]   --->   Operation 654 'getelementptr' 'p_1_addr_10' <Predicate = (tmp_8_6)> <Delay = 0.00>
ST_59 : Operation 655 [2/2] (2.77ns)   --->   "%p_0_load_14 = load i32* %p_0_addr_10, align 4" [ntt.c:48]   --->   Operation 655 'load' 'p_0_load_14' <Predicate = (tmp_8_6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_59 : Operation 656 [2/2] (2.77ns)   --->   "%p_1_load_14 = load i32* %p_1_addr_10, align 4" [ntt.c:48]   --->   Operation 656 'load' 'p_1_load_14' <Predicate = (tmp_8_6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_59 : Operation 657 [1/1] (2.18ns)   --->   "%tmp_14_6 = add i32 %start_6, 2" [ntt.c:42]   --->   Operation 657 'add' 'tmp_14_6' <Predicate = (!tmp_8_6)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 658 [1/1] (0.00ns)   --->   "br label %32" [ntt.c:42]   --->   Operation 658 'br' <Predicate = (!tmp_8_6)> <Delay = 0.00>

State 60 <SV = 10> <Delay = 5.00>
ST_60 : Operation 659 [1/1] (2.18ns)   --->   "%tmp_9_6 = add i32 2, %j1_6" [ntt.c:48]   --->   Operation 659 'add' 'tmp_9_6' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_75 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %tmp_9_6, i32 7, i32 31)" [ntt.c:48]   --->   Operation 660 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 661 [1/1] (2.05ns)   --->   "%icmp12 = icmp eq i25 %tmp_75, 0" [ntt.c:48]   --->   Operation 661 'icmp' 'icmp12' <Predicate = true> <Delay = 2.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 662 [1/2] (2.77ns)   --->   "%p_0_load_14 = load i32* %p_0_addr_10, align 4" [ntt.c:48]   --->   Operation 662 'load' 'p_0_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_60 : Operation 663 [1/2] (2.77ns)   --->   "%p_1_load_14 = load i32* %p_1_addr_10, align 4" [ntt.c:48]   --->   Operation 663 'load' 'p_1_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_60 : Operation 664 [1/1] (0.77ns)   --->   "%p_load_6_phi = select i1 %icmp12, i32 %p_0_load_14, i32 %p_1_load_14" [ntt.c:48]   --->   Operation 664 'select' 'p_load_6_phi' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 61 <SV = 11> <Delay = 6.88>
ST_61 : Operation 665 [1/1] (0.00ns)   --->   "%tmp_2_6_cast = zext i32 %p_load_6_phi to i55" [ntt.c:48]   --->   Operation 665 'zext' 'tmp_2_6_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 666 [1/1] (6.88ns)   --->   "%a_assign_6 = mul i55 %tmp_6_6_cast, %tmp_2_6_cast" [ntt.c:48]   --->   Operation 666 'mul' 'a_assign_6' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 667 [1/1] (0.00ns)   --->   "%temp_12 = trunc i55 %a_assign_6 to i32" [reduce.c:47->ntt.c:48]   --->   Operation 667 'trunc' 'temp_12' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_77 = trunc i55 %a_assign_6 to i6" [ntt.c:48]   --->   Operation 668 'trunc' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_78 = trunc i55 %a_assign_6 to i9" [ntt.c:48]   --->   Operation 669 'trunc' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_79 = trunc i55 %a_assign_6 to i19" [ntt.c:48]   --->   Operation 670 'trunc' 'tmp_79' <Predicate = true> <Delay = 0.00>

State 62 <SV = 12> <Delay = 5.89>
ST_62 : Operation 671 [1/1] (0.00ns)   --->   "%tmp_i6 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_77, i26 0)" [reduce.c:49->ntt.c:48]   --->   Operation 671 'bitconcatenate' 'tmp_i6' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_i6_27 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_78, i23 0)" [reduce.c:49->ntt.c:48]   --->   Operation 672 'bitconcatenate' 'tmp_i6_27' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_1_i6 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_79, i13 0)" [reduce.c:49->ntt.c:48]   --->   Operation 673 'bitconcatenate' 'tmp_1_i6' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 674 [1/1] (2.18ns)   --->   "%sum_neg_i6 = sub i32 %tmp_i6_27, %temp_12" [reduce.c:49->ntt.c:48]   --->   Operation 674 'sub' 'sum_neg_i6' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 675 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sum3_neg_i6 = sub i32 %sum_neg_i6, %tmp_i6" [reduce.c:49->ntt.c:48]   --->   Operation 675 'sub' 'sum3_neg_i6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 676 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%temp_13 = sub i32 %sum3_neg_i6, %tmp_1_i6" [reduce.c:49->ntt.c:48]   --->   Operation 676 'sub' 'temp_13' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 63 <SV = 13> <Delay = 8.36>
ST_63 : Operation 677 [1/1] (0.00ns)   --->   "%t_18_cast = zext i32 %temp_13 to i55" [reduce.c:52->ntt.c:48]   --->   Operation 677 'zext' 't_18_cast' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_2_i6 = call i55 @_ssdm_op_BitConcatenate.i55.i32.i23(i32 %temp_13, i23 0)" [reduce.c:55->ntt.c:48]   --->   Operation 678 'bitconcatenate' 'tmp_2_i6' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 679 [1/1] (0.00ns)   --->   "%tmp_2_i6_cast = zext i55 %tmp_2_i6 to i56" [reduce.c:55->ntt.c:48]   --->   Operation 679 'zext' 'tmp_2_i6_cast' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 680 [1/1] (0.00ns)   --->   "%tmp_3_i6 = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temp_13, i13 0)" [reduce.c:55->ntt.c:48]   --->   Operation 680 'bitconcatenate' 'tmp_3_i6' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_3_i6_cast = zext i45 %tmp_3_i6 to i57" [reduce.c:55->ntt.c:48]   --->   Operation 681 'zext' 'tmp_3_i6_cast' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 682 [1/1] (2.77ns)   --->   "%tmp23 = add i55 %t_18_cast, %a_assign_6" [reduce.c:55->ntt.c:48]   --->   Operation 682 'add' 'tmp23' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 683 [1/1] (0.00ns)   --->   "%tmp23_cast = zext i55 %tmp23 to i56" [reduce.c:55->ntt.c:48]   --->   Operation 683 'zext' 'tmp23_cast' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 684 [1/1] (2.77ns)   --->   "%tmp_5_i6 = add i56 %tmp_2_i6_cast, %tmp23_cast" [reduce.c:55->ntt.c:48]   --->   Operation 684 'add' 'tmp_5_i6' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 685 [1/1] (0.00ns)   --->   "%tmp_5_i6_cast = zext i56 %tmp_5_i6 to i57" [reduce.c:55->ntt.c:48]   --->   Operation 685 'zext' 'tmp_5_i6_cast' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 686 [1/1] (2.80ns)   --->   "%t_6 = sub i57 %tmp_5_i6_cast, %tmp_3_i6_cast" [reduce.c:55->ntt.c:48]   --->   Operation 686 'sub' 't_6' <Predicate = true> <Delay = 2.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_39 = call i25 @_ssdm_op_PartSelect.i25.i57.i32.i32(i57 %t_6, i32 32, i32 56)" [reduce.c:57->ntt.c:48]   --->   Operation 687 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 688 [1/1] (0.00ns)   --->   "%newIndex21 = zext i7 %tmp_74 to i64" [ntt.c:49]   --->   Operation 688 'zext' 'newIndex21' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 689 [1/1] (0.00ns)   --->   "%p_0_addr_12 = getelementptr [128 x i32]* %p_0, i64 0, i64 %newIndex21" [ntt.c:49]   --->   Operation 689 'getelementptr' 'p_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 690 [1/1] (0.00ns)   --->   "%p_1_addr_12 = getelementptr [128 x i32]* %p_1, i64 0, i64 %newIndex21" [ntt.c:49]   --->   Operation 690 'getelementptr' 'p_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 691 [2/2] (2.77ns)   --->   "%p_0_load_17 = load i32* %p_0_addr_12, align 4" [ntt.c:49]   --->   Operation 691 'load' 'p_0_load_17' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_63 : Operation 692 [2/2] (2.77ns)   --->   "%p_1_load_17 = load i32* %p_1_addr_12, align 4" [ntt.c:49]   --->   Operation 692 'load' 'p_1_load_17' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 64 <SV = 14> <Delay = 7.72>
ST_64 : Operation 693 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3113) nounwind" [ntt.c:44]   --->   Operation 693 'specloopname' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 694 [1/1] (0.00ns)   --->   "%tmp_40 = sext i25 %tmp_39 to i32" [reduce.c:57->ntt.c:48]   --->   Operation 694 'sext' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 695 [1/1] (0.00ns)   --->   "%tmp_42_cast = sext i25 %tmp_39 to i26" [ntt.c:49]   --->   Operation 695 'sext' 'tmp_42_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 696 [1/1] (0.00ns)   --->   "%tmp_80 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %j1_6, i32 7, i32 31)" [ntt.c:49]   --->   Operation 696 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 697 [1/1] (2.05ns)   --->   "%icmp13 = icmp eq i25 %tmp_80, 0" [ntt.c:49]   --->   Operation 697 'icmp' 'icmp13' <Predicate = true> <Delay = 2.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 698 [1/2] (2.77ns)   --->   "%p_0_load_17 = load i32* %p_0_addr_12, align 4" [ntt.c:49]   --->   Operation 698 'load' 'p_0_load_17' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_64 : Operation 699 [1/2] (2.77ns)   --->   "%p_1_load_17 = load i32* %p_1_addr_12, align 4" [ntt.c:49]   --->   Operation 699 'load' 'p_1_load_17' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_64 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_6)   --->   "%p_load_1_6_phi = select i1 %icmp13, i32 %p_0_load_17, i32 %p_1_load_17" [ntt.c:49]   --->   Operation 700 'select' 'p_load_1_6_phi' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 701 [1/1] (2.03ns)   --->   "%tmp_11_6 = sub i26 16760834, %tmp_42_cast" [ntt.c:49]   --->   Operation 701 'sub' 'tmp_11_6' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_6)   --->   "%tmp_11_6_cast = sext i26 %tmp_11_6 to i32" [ntt.c:49]   --->   Operation 702 'sext' 'tmp_11_6_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 703 [1/1] (2.18ns) (out node of the LUT)   --->   "%tmp_12_6 = add i32 %p_load_1_6_phi, %tmp_11_6_cast" [ntt.c:49]   --->   Operation 703 'add' 'tmp_12_6' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 704 [1/1] (0.00ns)   --->   "br i1 %icmp12, label %branch16, label %branch17" [ntt.c:49]   --->   Operation 704 'br' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 705 [1/1] (2.77ns)   --->   "store i32 %tmp_12_6, i32* %p_1_addr_10, align 4" [ntt.c:49]   --->   Operation 705 'store' <Predicate = (!icmp12)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_64 : Operation 706 [1/1] (0.00ns)   --->   "br label %_ifconv13" [ntt.c:49]   --->   Operation 706 'br' <Predicate = (!icmp12)> <Delay = 0.00>
ST_64 : Operation 707 [1/1] (2.77ns)   --->   "store i32 %tmp_12_6, i32* %p_0_addr_10, align 4" [ntt.c:49]   --->   Operation 707 'store' <Predicate = (icmp12)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_64 : Operation 708 [1/1] (0.00ns)   --->   "br label %_ifconv13" [ntt.c:49]   --->   Operation 708 'br' <Predicate = (icmp12)> <Delay = 0.00>
ST_64 : Operation 709 [2/2] (2.77ns)   --->   "%p_0_load_21 = load i32* %p_0_addr_12, align 4" [ntt.c:50]   --->   Operation 709 'load' 'p_0_load_21' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_64 : Operation 710 [2/2] (2.77ns)   --->   "%p_1_load_21 = load i32* %p_1_addr_12, align 4" [ntt.c:50]   --->   Operation 710 'load' 'p_1_load_21' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 65 <SV = 15> <Delay = 7.72>
ST_65 : Operation 711 [1/2] (2.77ns)   --->   "%p_0_load_21 = load i32* %p_0_addr_12, align 4" [ntt.c:50]   --->   Operation 711 'load' 'p_0_load_21' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_65 : Operation 712 [1/2] (2.77ns)   --->   "%p_1_load_21 = load i32* %p_1_addr_12, align 4" [ntt.c:50]   --->   Operation 712 'load' 'p_1_load_21' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_65 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node tmp_13_6)   --->   "%p_load_2_6_phi = select i1 %icmp13, i32 %p_0_load_21, i32 %p_1_load_21" [ntt.c:50]   --->   Operation 713 'select' 'p_load_2_6_phi' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 714 [1/1] (2.18ns) (out node of the LUT)   --->   "%tmp_13_6 = add i32 %p_load_2_6_phi, %tmp_40" [ntt.c:50]   --->   Operation 714 'add' 'tmp_13_6' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 715 [1/1] (0.00ns)   --->   "br i1 %icmp13, label %branch10, label %branch11" [ntt.c:50]   --->   Operation 715 'br' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 716 [1/1] (2.77ns)   --->   "store i32 %tmp_13_6, i32* %p_1_addr_12, align 4" [ntt.c:50]   --->   Operation 716 'store' <Predicate = (!icmp13)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_65 : Operation 717 [1/1] (0.00ns)   --->   "br label %35" [ntt.c:50]   --->   Operation 717 'br' <Predicate = (!icmp13)> <Delay = 0.00>
ST_65 : Operation 718 [1/1] (2.77ns)   --->   "store i32 %tmp_13_6, i32* %p_0_addr_12, align 4" [ntt.c:50]   --->   Operation 718 'store' <Predicate = (icmp13)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_65 : Operation 719 [1/1] (0.00ns)   --->   "br label %35" [ntt.c:50]   --->   Operation 719 'br' <Predicate = (icmp13)> <Delay = 0.00>
ST_65 : Operation 720 [1/1] (2.18ns)   --->   "%j_1_6 = add i32 %j1_6, 1" [ntt.c:44]   --->   Operation 720 'add' 'j_1_6' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 721 [1/1] (0.00ns)   --->   "br label %34" [ntt.c:44]   --->   Operation 721 'br' <Predicate = true> <Delay = 0.00>

State 66 <SV = 8> <Delay = 2.77>
ST_66 : Operation 722 [1/1] (0.00ns)   --->   "%j_7 = phi i9 [ 0, %31 ], [ %tmp_14_7, %38 ]" [ntt.c:42]   --->   Operation 722 'phi' 'j_7' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 723 [1/1] (0.00ns)   --->   "%k_1_7 = phi i32 [ 128, %31 ], [ %k_2_7, %38 ]" [ntt.c:43]   --->   Operation 723 'phi' 'k_1_7' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %j_7, i32 8)" [ntt.c:42]   --->   Operation 724 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 725 [1/1] (0.00ns)   --->   "br i1 %tmp_71, label %36, label %_ifconv16" [ntt.c:42]   --->   Operation 725 'br' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 726 [1/1] (2.18ns)   --->   "%k_2_7 = add i32 1, %k_1_7" [ntt.c:43]   --->   Operation 726 'add' 'k_2_7' <Predicate = (!tmp_71)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i32 %k_1_7 to i7" [ntt.c:43]   --->   Operation 727 'trunc' 'tmp_72' <Predicate = (!tmp_71)> <Delay = 0.00>
ST_66 : Operation 728 [1/1] (0.00ns)   --->   "%newIndex18 = zext i7 %tmp_72 to i64" [ntt.c:43]   --->   Operation 728 'zext' 'newIndex18' <Predicate = (!tmp_71)> <Delay = 0.00>
ST_66 : Operation 729 [1/1] (0.00ns)   --->   "%zetas_0_addr_7 = getelementptr [128 x i23]* @zetas_0, i64 0, i64 %newIndex18" [ntt.c:43]   --->   Operation 729 'getelementptr' 'zetas_0_addr_7' <Predicate = (!tmp_71)> <Delay = 0.00>
ST_66 : Operation 730 [1/1] (0.00ns)   --->   "%zetas_1_addr = getelementptr [128 x i23]* @zetas_1, i64 0, i64 %newIndex18" [ntt.c:43]   --->   Operation 730 'getelementptr' 'zetas_1_addr' <Predicate = (!tmp_71)> <Delay = 0.00>
ST_66 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_73 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %k_1_7, i32 7, i32 31)" [ntt.c:43]   --->   Operation 731 'partselect' 'tmp_73' <Predicate = (!tmp_71)> <Delay = 0.00>
ST_66 : Operation 732 [1/1] (2.05ns)   --->   "%icmp11 = icmp eq i25 %tmp_73, 0" [ntt.c:43]   --->   Operation 732 'icmp' 'icmp11' <Predicate = (!tmp_71)> <Delay = 2.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 733 [2/2] (2.77ns)   --->   "%zetas_0_load_7 = load i23* %zetas_0_addr_7, align 4" [ntt.c:43]   --->   Operation 733 'load' 'zetas_0_load_7' <Predicate = (!tmp_71)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 128> <ROM>
ST_66 : Operation 734 [2/2] (2.77ns)   --->   "%zetas_1_load = load i23* %zetas_1_addr, align 4" [ntt.c:43]   --->   Operation 734 'load' 'zetas_1_load' <Predicate = (!tmp_71)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 128> <ROM>
ST_66 : Operation 735 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2112, i32 %tmp_18) nounwind" [ntt.c:53]   --->   Operation 735 'specregionend' 'empty_28' <Predicate = (tmp_71)> <Delay = 0.00>
ST_66 : Operation 736 [1/1] (0.00ns)   --->   "ret void" [ntt.c:54]   --->   Operation 736 'ret' <Predicate = (tmp_71)> <Delay = 0.00>

State 67 <SV = 9> <Delay = 4.14>
ST_67 : Operation 737 [1/2] (2.77ns)   --->   "%zetas_0_load_7 = load i23* %zetas_0_addr_7, align 4" [ntt.c:43]   --->   Operation 737 'load' 'zetas_0_load_7' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 128> <ROM>
ST_67 : Operation 738 [1/2] (2.77ns)   --->   "%zetas_1_load = load i23* %zetas_1_addr, align 4" [ntt.c:43]   --->   Operation 738 'load' 'zetas_1_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 128> <ROM>
ST_67 : Operation 739 [1/1] (0.99ns)   --->   "%zeta_7_phi = select i1 %icmp11, i23 %zetas_0_load_7, i23 %zetas_1_load" [ntt.c:43]   --->   Operation 739 'select' 'zeta_7_phi' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 740 [1/1] (1.73ns)   --->   "%tmp_4_7 = add i9 1, %j_7" [ntt.c:44]   --->   Operation 740 'add' 'tmp_4_7' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 741 [1/1] (1.34ns)   --->   "%tmp_5_7 = icmp ugt i9 %j_7, %tmp_4_7" [ntt.c:42]   --->   Operation 741 'icmp' 'tmp_5_7' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 742 [1/1] (1.07ns)   --->   "%start_7 = select i1 %tmp_5_7, i9 %j_7, i9 %tmp_4_7" [ntt.c:42]   --->   Operation 742 'select' 'start_7' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_6_7_cast = zext i23 %zeta_7_phi to i55" [ntt.c:44]   --->   Operation 743 'zext' 'tmp_6_7_cast' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 744 [1/1] (1.35ns)   --->   "br label %39" [ntt.c:44]   --->   Operation 744 'br' <Predicate = true> <Delay = 1.35>

State 68 <SV = 10> <Delay = 4.43>
ST_68 : Operation 745 [1/1] (0.00ns)   --->   "%j1_7 = phi i9 [ %j_7, %_ifconv16 ], [ %tmp_9_7, %40 ]" [ntt.c:42]   --->   Operation 745 'phi' 'j1_7' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 746 [1/1] (1.34ns)   --->   "%tmp_8_7 = icmp ult i9 %j1_7, %tmp_4_7" [ntt.c:44]   --->   Operation 746 'icmp' 'tmp_8_7' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 747 [1/1] (0.00ns)   --->   "br i1 %tmp_8_7, label %_ifconv14, label %38" [ntt.c:44]   --->   Operation 747 'br' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 748 [1/1] (0.00ns)   --->   "%tmp_81 = trunc i9 %j1_7 to i7" [ntt.c:42]   --->   Operation 748 'trunc' 'tmp_81' <Predicate = (tmp_8_7)> <Delay = 0.00>
ST_68 : Operation 749 [1/1] (1.73ns)   --->   "%tmp_9_7 = add i9 1, %j1_7" [ntt.c:48]   --->   Operation 749 'add' 'tmp_9_7' <Predicate = (tmp_8_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 750 [1/1] (1.66ns)   --->   "%newIndex_trunc8 = add i7 1, %tmp_81" [ntt.c:48]   --->   Operation 750 'add' 'newIndex_trunc8' <Predicate = (tmp_8_7)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 751 [1/1] (0.00ns)   --->   "%newIndex22 = zext i7 %newIndex_trunc8 to i64" [ntt.c:48]   --->   Operation 751 'zext' 'newIndex22' <Predicate = (tmp_8_7)> <Delay = 0.00>
ST_68 : Operation 752 [1/1] (0.00ns)   --->   "%p_0_addr_13 = getelementptr [128 x i32]* %p_0, i64 0, i64 %newIndex22" [ntt.c:48]   --->   Operation 752 'getelementptr' 'p_0_addr_13' <Predicate = (tmp_8_7)> <Delay = 0.00>
ST_68 : Operation 753 [1/1] (0.00ns)   --->   "%p_1_addr_13 = getelementptr [128 x i32]* %p_1, i64 0, i64 %newIndex22" [ntt.c:48]   --->   Operation 753 'getelementptr' 'p_1_addr_13' <Predicate = (tmp_8_7)> <Delay = 0.00>
ST_68 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_82 = call i2 @_ssdm_op_PartSelect.i2.i9.i32.i32(i9 %tmp_9_7, i32 7, i32 8)" [ntt.c:48]   --->   Operation 754 'partselect' 'tmp_82' <Predicate = (tmp_8_7)> <Delay = 0.00>
ST_68 : Operation 755 [1/1] (0.79ns)   --->   "%icmp14 = icmp eq i2 %tmp_82, 0" [ntt.c:48]   --->   Operation 755 'icmp' 'icmp14' <Predicate = (tmp_8_7)> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 756 [2/2] (2.77ns)   --->   "%p_0_load_19 = load i32* %p_0_addr_13, align 4" [ntt.c:48]   --->   Operation 756 'load' 'p_0_load_19' <Predicate = (tmp_8_7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_68 : Operation 757 [2/2] (2.77ns)   --->   "%p_1_load_19 = load i32* %p_1_addr_13, align 4" [ntt.c:48]   --->   Operation 757 'load' 'p_1_load_19' <Predicate = (tmp_8_7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_68 : Operation 758 [1/1] (0.00ns)   --->   "%tmp_87 = call i2 @_ssdm_op_PartSelect.i2.i9.i32.i32(i9 %j1_7, i32 7, i32 8)" [ntt.c:49]   --->   Operation 758 'partselect' 'tmp_87' <Predicate = (tmp_8_7)> <Delay = 0.00>
ST_68 : Operation 759 [1/1] (0.79ns)   --->   "%icmp15 = icmp eq i2 %tmp_87, 0" [ntt.c:49]   --->   Operation 759 'icmp' 'icmp15' <Predicate = (tmp_8_7)> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 760 [1/1] (1.73ns)   --->   "%tmp_14_7 = add i9 %start_7, 1" [ntt.c:42]   --->   Operation 760 'add' 'tmp_14_7' <Predicate = (!tmp_8_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 761 [1/1] (0.00ns)   --->   "br label %37" [ntt.c:42]   --->   Operation 761 'br' <Predicate = (!tmp_8_7)> <Delay = 0.00>

State 69 <SV = 11> <Delay = 3.54>
ST_69 : Operation 762 [1/2] (2.77ns)   --->   "%p_0_load_19 = load i32* %p_0_addr_13, align 4" [ntt.c:48]   --->   Operation 762 'load' 'p_0_load_19' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_69 : Operation 763 [1/2] (2.77ns)   --->   "%p_1_load_19 = load i32* %p_1_addr_13, align 4" [ntt.c:48]   --->   Operation 763 'load' 'p_1_load_19' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_69 : Operation 764 [1/1] (0.77ns)   --->   "%p_load_7_phi = select i1 %icmp14, i32 %p_0_load_19, i32 %p_1_load_19" [ntt.c:48]   --->   Operation 764 'select' 'p_load_7_phi' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 70 <SV = 12> <Delay = 6.88>
ST_70 : Operation 765 [1/1] (0.00ns)   --->   "%tmp_2_7_cast = zext i32 %p_load_7_phi to i55" [ntt.c:48]   --->   Operation 765 'zext' 'tmp_2_7_cast' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 766 [1/1] (6.88ns)   --->   "%a_assign_7 = mul i55 %tmp_6_7_cast, %tmp_2_7_cast" [ntt.c:48]   --->   Operation 766 'mul' 'a_assign_7' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 767 [1/1] (0.00ns)   --->   "%temp_14 = trunc i55 %a_assign_7 to i32" [reduce.c:47->ntt.c:48]   --->   Operation 767 'trunc' 'temp_14' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_84 = trunc i55 %a_assign_7 to i6" [ntt.c:48]   --->   Operation 768 'trunc' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_85 = trunc i55 %a_assign_7 to i9" [ntt.c:48]   --->   Operation 769 'trunc' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_86 = trunc i55 %a_assign_7 to i19" [ntt.c:48]   --->   Operation 770 'trunc' 'tmp_86' <Predicate = true> <Delay = 0.00>

State 71 <SV = 13> <Delay = 5.89>
ST_71 : Operation 771 [1/1] (0.00ns)   --->   "%tmp_i7 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_84, i26 0)" [reduce.c:49->ntt.c:48]   --->   Operation 771 'bitconcatenate' 'tmp_i7' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 772 [1/1] (0.00ns)   --->   "%tmp_i7_29 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_85, i23 0)" [reduce.c:49->ntt.c:48]   --->   Operation 772 'bitconcatenate' 'tmp_i7_29' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 773 [1/1] (0.00ns)   --->   "%tmp_1_i7 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_86, i13 0)" [reduce.c:49->ntt.c:48]   --->   Operation 773 'bitconcatenate' 'tmp_1_i7' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 774 [1/1] (2.18ns)   --->   "%sum_neg_i7 = sub i32 %tmp_i7_29, %temp_14" [reduce.c:49->ntt.c:48]   --->   Operation 774 'sub' 'sum_neg_i7' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 775 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sum3_neg_i7 = sub i32 %sum_neg_i7, %tmp_i7" [reduce.c:49->ntt.c:48]   --->   Operation 775 'sub' 'sum3_neg_i7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 776 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%temp_15 = sub i32 %sum3_neg_i7, %tmp_1_i7" [reduce.c:49->ntt.c:48]   --->   Operation 776 'sub' 'temp_15' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 72 <SV = 14> <Delay = 8.36>
ST_72 : Operation 777 [1/1] (0.00ns)   --->   "%t_21_cast = zext i32 %temp_15 to i55" [reduce.c:52->ntt.c:48]   --->   Operation 777 'zext' 't_21_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 778 [1/1] (0.00ns)   --->   "%tmp_2_i7 = call i55 @_ssdm_op_BitConcatenate.i55.i32.i23(i32 %temp_15, i23 0)" [reduce.c:55->ntt.c:48]   --->   Operation 778 'bitconcatenate' 'tmp_2_i7' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_2_i7_cast = zext i55 %tmp_2_i7 to i56" [reduce.c:55->ntt.c:48]   --->   Operation 779 'zext' 'tmp_2_i7_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 780 [1/1] (0.00ns)   --->   "%tmp_3_i7 = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temp_15, i13 0)" [reduce.c:55->ntt.c:48]   --->   Operation 780 'bitconcatenate' 'tmp_3_i7' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 781 [1/1] (0.00ns)   --->   "%tmp_3_i7_cast = zext i45 %tmp_3_i7 to i57" [reduce.c:55->ntt.c:48]   --->   Operation 781 'zext' 'tmp_3_i7_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 782 [1/1] (2.77ns)   --->   "%tmp24 = add i55 %t_21_cast, %a_assign_7" [reduce.c:55->ntt.c:48]   --->   Operation 782 'add' 'tmp24' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 783 [1/1] (0.00ns)   --->   "%tmp24_cast = zext i55 %tmp24 to i56" [reduce.c:55->ntt.c:48]   --->   Operation 783 'zext' 'tmp24_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 784 [1/1] (2.77ns)   --->   "%tmp_5_i7 = add i56 %tmp_2_i7_cast, %tmp24_cast" [reduce.c:55->ntt.c:48]   --->   Operation 784 'add' 'tmp_5_i7' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 785 [1/1] (0.00ns)   --->   "%tmp_5_i7_cast = zext i56 %tmp_5_i7 to i57" [reduce.c:55->ntt.c:48]   --->   Operation 785 'zext' 'tmp_5_i7_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 786 [1/1] (2.80ns)   --->   "%t_7 = sub i57 %tmp_5_i7_cast, %tmp_3_i7_cast" [reduce.c:55->ntt.c:48]   --->   Operation 786 'sub' 't_7' <Predicate = true> <Delay = 2.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 787 [1/1] (0.00ns)   --->   "%tmp_41 = call i25 @_ssdm_op_PartSelect.i25.i57.i32.i32(i57 %t_7, i32 32, i32 56)" [reduce.c:57->ntt.c:48]   --->   Operation 787 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 788 [1/1] (0.00ns)   --->   "%newIndex1 = zext i7 %tmp_81 to i64" [ntt.c:49]   --->   Operation 788 'zext' 'newIndex1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 789 [1/1] (0.00ns)   --->   "%p_0_addr_14 = getelementptr [128 x i32]* %p_0, i64 0, i64 %newIndex1" [ntt.c:49]   --->   Operation 789 'getelementptr' 'p_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 790 [1/1] (0.00ns)   --->   "%p_1_addr_14 = getelementptr [128 x i32]* %p_1, i64 0, i64 %newIndex1" [ntt.c:49]   --->   Operation 790 'getelementptr' 'p_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 791 [2/2] (2.77ns)   --->   "%p_0_load_20 = load i32* %p_0_addr_14, align 4" [ntt.c:49]   --->   Operation 791 'load' 'p_0_load_20' <Predicate = (icmp15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_72 : Operation 792 [2/2] (2.77ns)   --->   "%p_1_load_20 = load i32* %p_1_addr_14, align 4" [ntt.c:49]   --->   Operation 792 'load' 'p_1_load_20' <Predicate = (!icmp15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 73 <SV = 15> <Delay = 7.72>
ST_73 : Operation 793 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3113) nounwind" [ntt.c:44]   --->   Operation 793 'specloopname' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 794 [1/1] (0.00ns)   --->   "%tmp_42 = sext i25 %tmp_41 to i32" [reduce.c:57->ntt.c:48]   --->   Operation 794 'sext' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 795 [1/1] (0.00ns)   --->   "%tmp_45_cast = sext i25 %tmp_41 to i26" [ntt.c:49]   --->   Operation 795 'sext' 'tmp_45_cast' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 796 [1/2] (2.77ns)   --->   "%p_0_load_20 = load i32* %p_0_addr_14, align 4" [ntt.c:49]   --->   Operation 796 'load' 'p_0_load_20' <Predicate = (icmp15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_73 : Operation 797 [1/2] (2.77ns)   --->   "%p_1_load_20 = load i32* %p_1_addr_14, align 4" [ntt.c:49]   --->   Operation 797 'load' 'p_1_load_20' <Predicate = (!icmp15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_73 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_7)   --->   "%p_load_1_7_phi = select i1 %icmp15, i32 %p_0_load_20, i32 %p_1_load_20" [ntt.c:49]   --->   Operation 798 'select' 'p_load_1_7_phi' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 799 [1/1] (2.03ns)   --->   "%tmp_11_7 = sub i26 16760834, %tmp_45_cast" [ntt.c:49]   --->   Operation 799 'sub' 'tmp_11_7' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_7)   --->   "%tmp_11_7_cast = sext i26 %tmp_11_7 to i32" [ntt.c:49]   --->   Operation 800 'sext' 'tmp_11_7_cast' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 801 [1/1] (2.18ns) (out node of the LUT)   --->   "%tmp_12_7 = add i32 %p_load_1_7_phi, %tmp_11_7_cast" [ntt.c:49]   --->   Operation 801 'add' 'tmp_12_7' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 802 [1/1] (0.00ns)   --->   "br i1 %icmp14, label %branch6, label %branch7" [ntt.c:49]   --->   Operation 802 'br' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 803 [1/1] (2.77ns)   --->   "store i32 %tmp_12_7, i32* %p_1_addr_13, align 4" [ntt.c:49]   --->   Operation 803 'store' <Predicate = (!icmp14)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_73 : Operation 804 [1/1] (0.00ns)   --->   "br label %_ifconv15" [ntt.c:49]   --->   Operation 804 'br' <Predicate = (!icmp14)> <Delay = 0.00>
ST_73 : Operation 805 [1/1] (2.77ns)   --->   "store i32 %tmp_12_7, i32* %p_0_addr_13, align 4" [ntt.c:49]   --->   Operation 805 'store' <Predicate = (icmp14)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_73 : Operation 806 [1/1] (0.00ns)   --->   "br label %_ifconv15" [ntt.c:49]   --->   Operation 806 'br' <Predicate = (icmp14)> <Delay = 0.00>
ST_73 : Operation 807 [2/2] (2.77ns)   --->   "%p_0_load_22 = load i32* %p_0_addr_14, align 4" [ntt.c:50]   --->   Operation 807 'load' 'p_0_load_22' <Predicate = (icmp15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_73 : Operation 808 [2/2] (2.77ns)   --->   "%p_1_load_22 = load i32* %p_1_addr_14, align 4" [ntt.c:50]   --->   Operation 808 'load' 'p_1_load_22' <Predicate = (!icmp15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 74 <SV = 16> <Delay = 7.72>
ST_74 : Operation 809 [1/2] (2.77ns)   --->   "%p_0_load_22 = load i32* %p_0_addr_14, align 4" [ntt.c:50]   --->   Operation 809 'load' 'p_0_load_22' <Predicate = (icmp15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_74 : Operation 810 [1/2] (2.77ns)   --->   "%p_1_load_22 = load i32* %p_1_addr_14, align 4" [ntt.c:50]   --->   Operation 810 'load' 'p_1_load_22' <Predicate = (!icmp15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_74 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node tmp_13_7)   --->   "%p_load_2_7_phi = select i1 %icmp15, i32 %p_0_load_22, i32 %p_1_load_22" [ntt.c:50]   --->   Operation 811 'select' 'p_load_2_7_phi' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 812 [1/1] (2.18ns) (out node of the LUT)   --->   "%tmp_13_7 = add i32 %p_load_2_7_phi, %tmp_42" [ntt.c:50]   --->   Operation 812 'add' 'tmp_13_7' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 813 [1/1] (0.00ns)   --->   "br i1 %icmp15, label %branch0, label %branch1" [ntt.c:50]   --->   Operation 813 'br' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 814 [1/1] (2.77ns)   --->   "store i32 %tmp_13_7, i32* %p_1_addr_14, align 4" [ntt.c:50]   --->   Operation 814 'store' <Predicate = (!icmp15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_74 : Operation 815 [1/1] (0.00ns)   --->   "br label %40" [ntt.c:50]   --->   Operation 815 'br' <Predicate = (!icmp15)> <Delay = 0.00>
ST_74 : Operation 816 [1/1] (2.77ns)   --->   "store i32 %tmp_13_7, i32* %p_0_addr_14, align 4" [ntt.c:50]   --->   Operation 816 'store' <Predicate = (icmp15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_74 : Operation 817 [1/1] (0.00ns)   --->   "br label %40" [ntt.c:50]   --->   Operation 817 'br' <Predicate = (icmp15)> <Delay = 0.00>
ST_74 : Operation 818 [1/1] (0.00ns)   --->   "br label %39" [ntt.c:44]   --->   Operation 818 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ntt.c:42) with incoming values : ('tmp_s', ntt.c:42) [11]  (1.35 ns)

 <State 2>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_1', ntt.c:43) with incoming values : ('k_2', ntt.c:43) [12]  (0 ns)
	'getelementptr' operation ('zetas_0_addr', ntt.c:43) [19]  (0 ns)
	'load' operation ('zetas_0_load', ntt.c:43) on array 'zetas_0' [20]  (2.77 ns)

 <State 3>: 5.06ns
The critical path consists of the following:
	'add' operation ('tmp_4', ntt.c:44) [21]  (2.18 ns)
	'icmp' operation ('tmp_5', ntt.c:42) [22]  (2.11 ns)
	'select' operation ('start', ntt.c:42) [23]  (0.773 ns)

 <State 4>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j1', ntt.c:42) with incoming values : ('j_1', ntt.c:44) ('tmp_s', ntt.c:42) [27]  (0 ns)
	'getelementptr' operation ('p_0_addr', ntt.c:48) [34]  (0 ns)
	'load' operation ('p_0_load', ntt.c:48) on array 'p_0' [37]  (2.77 ns)

 <State 5>: 2.77ns
The critical path consists of the following:
	'load' operation ('p_0_load', ntt.c:48) on array 'p_0' [37]  (2.77 ns)

 <State 6>: 7.65ns
The critical path consists of the following:
	'select' operation ('p_load_0_phi', ntt.c:48) [39]  (0.773 ns)
	'mul' operation ('a', ntt.c:48) [41]  (6.88 ns)

 <State 7>: 5.9ns
The critical path consists of the following:
	'sub' operation ('sum_neg_i', reduce.c:49->ntt.c:48) [49]  (2.18 ns)
	'sub' operation ('sum3_neg_i', reduce.c:49->ntt.c:48) [50]  (0 ns)
	'sub' operation ('temp', reduce.c:49->ntt.c:48) [51]  (3.72 ns)

 <State 8>: 8.36ns
The critical path consists of the following:
	'add' operation ('tmp1', reduce.c:55->ntt.c:48) [57]  (2.78 ns)
	'add' operation ('tmp_5_i', reduce.c:55->ntt.c:48) [59]  (2.78 ns)
	'sub' operation ('t', reduce.c:55->ntt.c:48) [61]  (2.8 ns)

 <State 9>: 7ns
The critical path consists of the following:
	'icmp' operation ('icmp', ntt.c:49) [66]  (2.05 ns)
	'select' operation ('p_load_1_0_phi', ntt.c:49) [67]  (0 ns)
	'add' operation ('tmp_19', ntt.c:49) [70]  (2.18 ns)
	'store' operation (ntt.c:49) of variable 'tmp_19', ntt.c:49 on array 'p_1' [73]  (2.77 ns)

 <State 10>: 2.77ns
The critical path consists of the following:
	'load' operation ('p_0_load_4', ntt.c:50) on array 'p_0' [79]  (2.77 ns)

 <State 11>: 7.72ns
The critical path consists of the following:
	'load' operation ('p_0_load_4', ntt.c:50) on array 'p_0' [79]  (2.77 ns)
	'select' operation ('p_load_2_0_phi', ntt.c:50) [81]  (0 ns)
	'add' operation ('tmp_24', ntt.c:50) [82]  (2.18 ns)
	'store' operation (ntt.c:50) of variable 'tmp_24', ntt.c:50 on array 'p_1' [85]  (2.77 ns)

 <State 12>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_1_1', ntt.c:43) with incoming values : ('k_2_1', ntt.c:43) [102]  (0 ns)
	'getelementptr' operation ('zetas_0_addr_1', ntt.c:43) [109]  (0 ns)
	'load' operation ('zetas_0_load_1', ntt.c:43) on array 'zetas_0' [110]  (2.77 ns)

 <State 13>: 5.06ns
The critical path consists of the following:
	'add' operation ('tmp_4_1', ntt.c:44) [111]  (2.18 ns)
	'icmp' operation ('tmp_5_1', ntt.c:42) [112]  (2.11 ns)
	'select' operation ('start_1', ntt.c:42) [113]  (0.773 ns)

 <State 14>: 3.57ns
The critical path consists of the following:
	'phi' operation ('j1_1', ntt.c:42) with incoming values : ('j_1_1', ntt.c:44) ('tmp_14_1', ntt.c:42) [117]  (0 ns)
	'xor' operation ('newIndex_trunc5', ntt.c:48) [124]  (0.8 ns)
	'getelementptr' operation ('p_0_addr_1', ntt.c:48) [126]  (0 ns)
	'load' operation ('p_0_load_1', ntt.c:48) on array 'p_0' [130]  (2.77 ns)

 <State 15>: 5.01ns
The critical path consists of the following:
	'add' operation ('tmp_9_1', ntt.c:48) [123]  (2.18 ns)
	'icmp' operation ('icmp3', ntt.c:48) [129]  (2.05 ns)
	'select' operation ('p_load_18_phi', ntt.c:48) [132]  (0.773 ns)

 <State 16>: 6.88ns
The critical path consists of the following:
	'mul' operation ('a', ntt.c:48) [134]  (6.88 ns)

 <State 17>: 5.9ns
The critical path consists of the following:
	'sub' operation ('sum_neg_i1', reduce.c:49->ntt.c:48) [142]  (2.18 ns)
	'sub' operation ('sum3_neg_i1', reduce.c:49->ntt.c:48) [143]  (0 ns)
	'sub' operation ('temp', reduce.c:49->ntt.c:48) [144]  (3.72 ns)

 <State 18>: 8.36ns
The critical path consists of the following:
	'add' operation ('tmp15', reduce.c:55->ntt.c:48) [150]  (2.78 ns)
	'add' operation ('tmp_5_i1', reduce.c:55->ntt.c:48) [152]  (2.78 ns)
	'sub' operation ('t', reduce.c:55->ntt.c:48) [154]  (2.8 ns)

 <State 19>: 7.72ns
The critical path consists of the following:
	'load' operation ('p_0_load_2', ntt.c:49) on array 'p_0' [163]  (2.77 ns)
	'select' operation ('p_load_1_1_phi', ntt.c:49) [165]  (0 ns)
	'add' operation ('tmp_12_1', ntt.c:49) [168]  (2.18 ns)
	'store' operation (ntt.c:49) of variable 'tmp_12_1', ntt.c:49 on array 'p_0' [174]  (2.77 ns)

 <State 20>: 7.72ns
The critical path consists of the following:
	'load' operation ('p_0_load_7', ntt.c:50) on array 'p_0' [177]  (2.77 ns)
	'select' operation ('p_load_2_1_phi', ntt.c:50) [179]  (0 ns)
	'add' operation ('tmp_13_1', ntt.c:50) [180]  (2.18 ns)
	'store' operation (ntt.c:50) of variable 'tmp_13_1', ntt.c:50 on array 'p_1' [183]  (2.77 ns)

 <State 21>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_1_2', ntt.c:43) with incoming values : ('k_2_2', ntt.c:43) [200]  (0 ns)
	'getelementptr' operation ('zetas_0_addr_2', ntt.c:43) [207]  (0 ns)
	'load' operation ('zetas_0_load_2', ntt.c:43) on array 'zetas_0' [208]  (2.77 ns)

 <State 22>: 5.06ns
The critical path consists of the following:
	'add' operation ('tmp_4_2', ntt.c:44) [209]  (2.18 ns)
	'icmp' operation ('tmp_5_2', ntt.c:42) [210]  (2.11 ns)
	'select' operation ('start_2', ntt.c:42) [211]  (0.773 ns)

 <State 23>: 4.43ns
The critical path consists of the following:
	'phi' operation ('j1_2', ntt.c:42) with incoming values : ('j_1_2', ntt.c:44) ('tmp_14_2', ntt.c:42) [215]  (0 ns)
	'add' operation ('newIndex_trunc9', ntt.c:48) [222]  (1.66 ns)
	'getelementptr' operation ('p_0_addr_2', ntt.c:48) [224]  (0 ns)
	'load' operation ('p_0_load_3', ntt.c:48) on array 'p_0' [228]  (2.77 ns)

 <State 24>: 5.01ns
The critical path consists of the following:
	'add' operation ('tmp_9_2', ntt.c:48) [221]  (2.18 ns)
	'icmp' operation ('icmp9', ntt.c:48) [227]  (2.05 ns)
	'select' operation ('p_load_211_phi', ntt.c:48) [230]  (0.773 ns)

 <State 25>: 6.88ns
The critical path consists of the following:
	'mul' operation ('a', ntt.c:48) [232]  (6.88 ns)

 <State 26>: 5.9ns
The critical path consists of the following:
	'sub' operation ('sum_neg_i2', reduce.c:49->ntt.c:48) [240]  (2.18 ns)
	'sub' operation ('sum3_neg_i2', reduce.c:49->ntt.c:48) [241]  (0 ns)
	'sub' operation ('temp', reduce.c:49->ntt.c:48) [242]  (3.72 ns)

 <State 27>: 8.36ns
The critical path consists of the following:
	'add' operation ('tmp19', reduce.c:55->ntt.c:48) [248]  (2.78 ns)
	'add' operation ('tmp_5_i2', reduce.c:55->ntt.c:48) [250]  (2.78 ns)
	'sub' operation ('t', reduce.c:55->ntt.c:48) [252]  (2.8 ns)

 <State 28>: 7.72ns
The critical path consists of the following:
	'load' operation ('p_0_load_6', ntt.c:49) on array 'p_0' [261]  (2.77 ns)
	'select' operation ('p_load_1_2_phi', ntt.c:49) [263]  (0 ns)
	'add' operation ('tmp_12_2', ntt.c:49) [266]  (2.18 ns)
	'store' operation (ntt.c:49) of variable 'tmp_12_2', ntt.c:49 on array 'p_1' [269]  (2.77 ns)

 <State 29>: 7.72ns
The critical path consists of the following:
	'load' operation ('p_0_load_10', ntt.c:50) on array 'p_0' [275]  (2.77 ns)
	'select' operation ('p_load_2_2_phi', ntt.c:50) [277]  (0 ns)
	'add' operation ('tmp_13_2', ntt.c:50) [278]  (2.18 ns)
	'store' operation (ntt.c:50) of variable 'tmp_13_2', ntt.c:50 on array 'p_0' [284]  (2.77 ns)

 <State 30>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_1_3', ntt.c:43) with incoming values : ('k_2_3', ntt.c:43) [298]  (0 ns)
	'getelementptr' operation ('zetas_0_addr_3', ntt.c:43) [305]  (0 ns)
	'load' operation ('zetas_0_load_3', ntt.c:43) on array 'zetas_0' [306]  (2.77 ns)

 <State 31>: 5.06ns
The critical path consists of the following:
	'add' operation ('tmp_4_3', ntt.c:44) [307]  (2.18 ns)
	'icmp' operation ('tmp_5_3', ntt.c:42) [308]  (2.11 ns)
	'select' operation ('start_3', ntt.c:42) [309]  (0.773 ns)

 <State 32>: 4.43ns
The critical path consists of the following:
	'phi' operation ('j1_3', ntt.c:42) with incoming values : ('j_1_3', ntt.c:44) ('tmp_14_3', ntt.c:42) [313]  (0 ns)
	'add' operation ('newIndex_trunc3', ntt.c:48) [320]  (1.66 ns)
	'getelementptr' operation ('p_0_addr_4', ntt.c:48) [322]  (0 ns)
	'load' operation ('p_0_load_5', ntt.c:48) on array 'p_0' [326]  (2.77 ns)

 <State 33>: 5.01ns
The critical path consists of the following:
	'add' operation ('tmp_9_3', ntt.c:48) [319]  (2.18 ns)
	'icmp' operation ('icmp2', ntt.c:48) [325]  (2.05 ns)
	'select' operation ('p_load_3_phi', ntt.c:48) [328]  (0.773 ns)

 <State 34>: 6.88ns
The critical path consists of the following:
	'mul' operation ('a', ntt.c:48) [330]  (6.88 ns)

 <State 35>: 5.9ns
The critical path consists of the following:
	'sub' operation ('sum_neg_i3', reduce.c:49->ntt.c:48) [338]  (2.18 ns)
	'sub' operation ('sum3_neg_i3', reduce.c:49->ntt.c:48) [339]  (0 ns)
	'sub' operation ('temp', reduce.c:49->ntt.c:48) [340]  (3.72 ns)

 <State 36>: 8.36ns
The critical path consists of the following:
	'add' operation ('tmp20', reduce.c:55->ntt.c:48) [346]  (2.78 ns)
	'add' operation ('tmp_5_i3', reduce.c:55->ntt.c:48) [348]  (2.78 ns)
	'sub' operation ('t', reduce.c:55->ntt.c:48) [350]  (2.8 ns)

 <State 37>: 7.72ns
The critical path consists of the following:
	'load' operation ('p_0_load_9', ntt.c:49) on array 'p_0' [359]  (2.77 ns)
	'select' operation ('p_load_1_3_phi', ntt.c:49) [361]  (0 ns)
	'add' operation ('tmp_12_3', ntt.c:49) [364]  (2.18 ns)
	'store' operation (ntt.c:49) of variable 'tmp_12_3', ntt.c:49 on array 'p_1' [367]  (2.77 ns)

 <State 38>: 7.72ns
The critical path consists of the following:
	'load' operation ('p_0_load_13', ntt.c:50) on array 'p_0' [373]  (2.77 ns)
	'select' operation ('p_load_2_3_phi', ntt.c:50) [375]  (0 ns)
	'add' operation ('tmp_13_3', ntt.c:50) [376]  (2.18 ns)
	'store' operation (ntt.c:50) of variable 'tmp_13_3', ntt.c:50 on array 'p_1' [379]  (2.77 ns)

 <State 39>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_1_4', ntt.c:43) with incoming values : ('k_2_4', ntt.c:43) [396]  (0 ns)
	'getelementptr' operation ('zetas_0_addr_4', ntt.c:43) [403]  (0 ns)
	'load' operation ('zetas_0_load_4', ntt.c:43) on array 'zetas_0' [404]  (2.77 ns)

 <State 40>: 5.06ns
The critical path consists of the following:
	'add' operation ('tmp_4_4', ntt.c:44) [405]  (2.18 ns)
	'icmp' operation ('tmp_5_4', ntt.c:42) [406]  (2.11 ns)
	'select' operation ('start_4', ntt.c:42) [407]  (0.773 ns)

 <State 41>: 4.43ns
The critical path consists of the following:
	'phi' operation ('j1_4', ntt.c:42) with incoming values : ('j_1_4', ntt.c:44) ('tmp_14_4', ntt.c:42) [411]  (0 ns)
	'add' operation ('newIndex_trunc', ntt.c:48) [418]  (1.66 ns)
	'getelementptr' operation ('p_0_addr_6', ntt.c:48) [420]  (0 ns)
	'load' operation ('p_0_load_8', ntt.c:48) on array 'p_0' [424]  (2.77 ns)

 <State 42>: 5.01ns
The critical path consists of the following:
	'add' operation ('tmp_9_4', ntt.c:48) [417]  (2.18 ns)
	'icmp' operation ('icmp5', ntt.c:48) [423]  (2.05 ns)
	'select' operation ('p_load_4_phi', ntt.c:48) [426]  (0.773 ns)

 <State 43>: 6.88ns
The critical path consists of the following:
	'mul' operation ('a', ntt.c:48) [428]  (6.88 ns)

 <State 44>: 5.9ns
The critical path consists of the following:
	'sub' operation ('sum_neg_i4', reduce.c:49->ntt.c:48) [436]  (2.18 ns)
	'sub' operation ('sum3_neg_i4', reduce.c:49->ntt.c:48) [437]  (0 ns)
	'sub' operation ('temp', reduce.c:49->ntt.c:48) [438]  (3.72 ns)

 <State 45>: 8.36ns
The critical path consists of the following:
	'add' operation ('tmp21', reduce.c:55->ntt.c:48) [444]  (2.78 ns)
	'add' operation ('tmp_5_i4', reduce.c:55->ntt.c:48) [446]  (2.78 ns)
	'sub' operation ('t', reduce.c:55->ntt.c:48) [448]  (2.8 ns)

 <State 46>: 7.72ns
The critical path consists of the following:
	'load' operation ('p_0_load_12', ntt.c:49) on array 'p_0' [457]  (2.77 ns)
	'select' operation ('p_load_1_4_phi', ntt.c:49) [459]  (0 ns)
	'add' operation ('tmp_12_4', ntt.c:49) [462]  (2.18 ns)
	'store' operation (ntt.c:49) of variable 'tmp_12_4', ntt.c:49 on array 'p_1' [465]  (2.77 ns)

 <State 47>: 7.72ns
The critical path consists of the following:
	'load' operation ('p_0_load_16', ntt.c:50) on array 'p_0' [471]  (2.77 ns)
	'select' operation ('p_load_2_4_phi', ntt.c:50) [473]  (0 ns)
	'add' operation ('tmp_13_4', ntt.c:50) [474]  (2.18 ns)
	'store' operation (ntt.c:50) of variable 'tmp_13_4', ntt.c:50 on array 'p_1' [477]  (2.77 ns)

 <State 48>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_1_5', ntt.c:43) with incoming values : ('k_2_5', ntt.c:43) [494]  (0 ns)
	'getelementptr' operation ('zetas_0_addr_5', ntt.c:43) [501]  (0 ns)
	'load' operation ('zetas_0_load_5', ntt.c:43) on array 'zetas_0' [502]  (2.77 ns)

 <State 49>: 5.06ns
The critical path consists of the following:
	'add' operation ('tmp_4_5', ntt.c:44) [503]  (2.18 ns)
	'icmp' operation ('tmp_5_5', ntt.c:42) [504]  (2.11 ns)
	'select' operation ('start_5', ntt.c:42) [505]  (0.773 ns)

 <State 50>: 4.43ns
The critical path consists of the following:
	'phi' operation ('j1_5', ntt.c:42) with incoming values : ('j_1_5', ntt.c:44) ('tmp_14_5', ntt.c:42) [509]  (0 ns)
	'add' operation ('newIndex_trunc2', ntt.c:48) [516]  (1.66 ns)
	'getelementptr' operation ('p_0_addr_8', ntt.c:48) [518]  (0 ns)
	'load' operation ('p_0_load_11', ntt.c:48) on array 'p_0' [522]  (2.77 ns)

 <State 51>: 5.01ns
The critical path consists of the following:
	'add' operation ('tmp_9_5', ntt.c:48) [515]  (2.18 ns)
	'icmp' operation ('icmp8', ntt.c:48) [521]  (2.05 ns)
	'select' operation ('p_load_5_phi', ntt.c:48) [524]  (0.773 ns)

 <State 52>: 6.88ns
The critical path consists of the following:
	'mul' operation ('a', ntt.c:48) [526]  (6.88 ns)

 <State 53>: 5.9ns
The critical path consists of the following:
	'sub' operation ('sum_neg_i5', reduce.c:49->ntt.c:48) [534]  (2.18 ns)
	'sub' operation ('sum3_neg_i5', reduce.c:49->ntt.c:48) [535]  (0 ns)
	'sub' operation ('temp', reduce.c:49->ntt.c:48) [536]  (3.72 ns)

 <State 54>: 8.36ns
The critical path consists of the following:
	'add' operation ('tmp22', reduce.c:55->ntt.c:48) [542]  (2.78 ns)
	'add' operation ('tmp_5_i5', reduce.c:55->ntt.c:48) [544]  (2.78 ns)
	'sub' operation ('t', reduce.c:55->ntt.c:48) [546]  (2.8 ns)

 <State 55>: 7.72ns
The critical path consists of the following:
	'load' operation ('p_0_load_15', ntt.c:49) on array 'p_0' [555]  (2.77 ns)
	'select' operation ('p_load_1_5_phi', ntt.c:49) [557]  (0 ns)
	'add' operation ('tmp_12_5', ntt.c:49) [560]  (2.18 ns)
	'store' operation (ntt.c:49) of variable 'tmp_12_5', ntt.c:49 on array 'p_1' [563]  (2.77 ns)

 <State 56>: 7.72ns
The critical path consists of the following:
	'load' operation ('p_0_load_18', ntt.c:50) on array 'p_0' [569]  (2.77 ns)
	'select' operation ('p_load_2_5_phi', ntt.c:50) [571]  (0 ns)
	'add' operation ('tmp_13_5', ntt.c:50) [572]  (2.18 ns)
	'store' operation (ntt.c:50) of variable 'tmp_13_5', ntt.c:50 on array 'p_1' [575]  (2.77 ns)

 <State 57>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_1_6', ntt.c:43) with incoming values : ('k_2_6', ntt.c:43) [592]  (0 ns)
	'getelementptr' operation ('zetas_0_addr_6', ntt.c:43) [600]  (0 ns)
	'load' operation ('zetas_0_load_6', ntt.c:43) on array 'zetas_0' [601]  (2.77 ns)

 <State 58>: 5.06ns
The critical path consists of the following:
	'add' operation ('tmp_4_6', ntt.c:44) [602]  (2.18 ns)
	'icmp' operation ('tmp_5_6', ntt.c:42) [603]  (2.11 ns)
	'select' operation ('start_6', ntt.c:42) [604]  (0.773 ns)

 <State 59>: 4.43ns
The critical path consists of the following:
	'phi' operation ('j1_6', ntt.c:42) with incoming values : ('j_1_6', ntt.c:44) ('tmp_14_6', ntt.c:42) [608]  (0 ns)
	'add' operation ('newIndex_trunc6', ntt.c:48) [615]  (1.66 ns)
	'getelementptr' operation ('p_0_addr_10', ntt.c:48) [617]  (0 ns)
	'load' operation ('p_0_load_14', ntt.c:48) on array 'p_0' [621]  (2.77 ns)

 <State 60>: 5.01ns
The critical path consists of the following:
	'add' operation ('tmp_9_6', ntt.c:48) [614]  (2.18 ns)
	'icmp' operation ('icmp12', ntt.c:48) [620]  (2.05 ns)
	'select' operation ('p_load_6_phi', ntt.c:48) [623]  (0.773 ns)

 <State 61>: 6.88ns
The critical path consists of the following:
	'mul' operation ('a', ntt.c:48) [625]  (6.88 ns)

 <State 62>: 5.9ns
The critical path consists of the following:
	'sub' operation ('sum_neg_i6', reduce.c:49->ntt.c:48) [633]  (2.18 ns)
	'sub' operation ('sum3_neg_i6', reduce.c:49->ntt.c:48) [634]  (0 ns)
	'sub' operation ('temp', reduce.c:49->ntt.c:48) [635]  (3.72 ns)

 <State 63>: 8.36ns
The critical path consists of the following:
	'add' operation ('tmp23', reduce.c:55->ntt.c:48) [641]  (2.78 ns)
	'add' operation ('tmp_5_i6', reduce.c:55->ntt.c:48) [643]  (2.78 ns)
	'sub' operation ('t', reduce.c:55->ntt.c:48) [645]  (2.8 ns)

 <State 64>: 7.72ns
The critical path consists of the following:
	'load' operation ('p_0_load_17', ntt.c:49) on array 'p_0' [654]  (2.77 ns)
	'select' operation ('p_load_1_6_phi', ntt.c:49) [656]  (0 ns)
	'add' operation ('tmp_12_6', ntt.c:49) [659]  (2.18 ns)
	'store' operation (ntt.c:49) of variable 'tmp_12_6', ntt.c:49 on array 'p_1' [662]  (2.77 ns)

 <State 65>: 7.72ns
The critical path consists of the following:
	'load' operation ('p_0_load_21', ntt.c:50) on array 'p_0' [668]  (2.77 ns)
	'select' operation ('p_load_2_6_phi', ntt.c:50) [670]  (0 ns)
	'add' operation ('tmp_13_6', ntt.c:50) [671]  (2.18 ns)
	'store' operation (ntt.c:50) of variable 'tmp_13_6', ntt.c:50 on array 'p_1' [674]  (2.77 ns)

 <State 66>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_1_7', ntt.c:43) with incoming values : ('k_2_7', ntt.c:43) [691]  (0 ns)
	'getelementptr' operation ('zetas_0_addr_7', ntt.c:43) [698]  (0 ns)
	'load' operation ('zetas_0_load_7', ntt.c:43) on array 'zetas_0' [702]  (2.77 ns)

 <State 67>: 4.14ns
The critical path consists of the following:
	'add' operation ('tmp_4_7', ntt.c:44) [705]  (1.73 ns)
	'icmp' operation ('tmp_5_7', ntt.c:42) [706]  (1.34 ns)
	'select' operation ('start_7', ntt.c:42) [707]  (1.07 ns)

 <State 68>: 4.43ns
The critical path consists of the following:
	'phi' operation ('j1_7', ntt.c:42) with incoming values : ('tmp_9_7', ntt.c:48) ('tmp_14_7', ntt.c:42) [711]  (0 ns)
	'add' operation ('newIndex_trunc8', ntt.c:48) [718]  (1.66 ns)
	'getelementptr' operation ('p_0_addr_13', ntt.c:48) [720]  (0 ns)
	'load' operation ('p_0_load_19', ntt.c:48) on array 'p_0' [724]  (2.77 ns)

 <State 69>: 3.54ns
The critical path consists of the following:
	'load' operation ('p_0_load_19', ntt.c:48) on array 'p_0' [724]  (2.77 ns)
	'select' operation ('p_load_7_phi', ntt.c:48) [726]  (0.773 ns)

 <State 70>: 6.88ns
The critical path consists of the following:
	'mul' operation ('a', ntt.c:48) [728]  (6.88 ns)

 <State 71>: 5.9ns
The critical path consists of the following:
	'sub' operation ('sum_neg_i7', reduce.c:49->ntt.c:48) [736]  (2.18 ns)
	'sub' operation ('sum3_neg_i7', reduce.c:49->ntt.c:48) [737]  (0 ns)
	'sub' operation ('temp', reduce.c:49->ntt.c:48) [738]  (3.72 ns)

 <State 72>: 8.36ns
The critical path consists of the following:
	'add' operation ('tmp24', reduce.c:55->ntt.c:48) [744]  (2.78 ns)
	'add' operation ('tmp_5_i7', reduce.c:55->ntt.c:48) [746]  (2.78 ns)
	'sub' operation ('t', reduce.c:55->ntt.c:48) [748]  (2.8 ns)

 <State 73>: 7.72ns
The critical path consists of the following:
	'load' operation ('p_0_load_20', ntt.c:49) on array 'p_0' [757]  (2.77 ns)
	'select' operation ('p_load_1_7_phi', ntt.c:49) [759]  (0 ns)
	'add' operation ('tmp_12_7', ntt.c:49) [762]  (2.18 ns)
	'store' operation (ntt.c:49) of variable 'tmp_12_7', ntt.c:49 on array 'p_1' [765]  (2.77 ns)

 <State 74>: 7.72ns
The critical path consists of the following:
	'load' operation ('p_0_load_22', ntt.c:50) on array 'p_0' [771]  (2.77 ns)
	'select' operation ('p_load_2_7_phi', ntt.c:50) [773]  (0 ns)
	'add' operation ('tmp_13_7', ntt.c:50) [774]  (2.18 ns)
	'store' operation (ntt.c:50) of variable 'tmp_13_7', ntt.c:50 on array 'p_1' [777]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
